#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b69f500c40 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v000001b69f575cb0_0 .net "PC", 31 0, v000001b69f56ae20_0;  1 drivers
v000001b69f575b70_0 .var "clk", 0 0;
v000001b69f575030_0 .net "clkout", 0 0, L_000001b69f4f6600;  1 drivers
v000001b69f575850_0 .net "cycles_consumed", 31 0, v000001b69f56dd60_0;  1 drivers
v000001b69f5758f0_0 .net "regs0", 31 0, L_000001b69f4f6210;  1 drivers
v000001b69f575a30_0 .net "regs1", 31 0, L_000001b69f4f6750;  1 drivers
v000001b69f575210_0 .net "regs2", 31 0, L_000001b69f4f67c0;  1 drivers
v000001b69f5748b0_0 .net "regs3", 31 0, L_000001b69f4f6280;  1 drivers
v000001b69f574e50_0 .net "regs4", 31 0, L_000001b69f4f62f0;  1 drivers
v000001b69f574bd0_0 .net "regs5", 31 0, L_000001b69f4f6360;  1 drivers
v000001b69f574d10_0 .var "rst", 0 0;
S_000001b69f503d00 .scope module, "cpu" "processor" 2 33, 3 4 0, S_000001b69f500c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001b69f503e90 .param/l "RType" 0 4 2, C4<000000>;
P_000001b69f503ec8 .param/l "add" 0 4 5, C4<100000>;
P_000001b69f503f00 .param/l "addi" 0 4 8, C4<001000>;
P_000001b69f503f38 .param/l "addu" 0 4 5, C4<100001>;
P_000001b69f503f70 .param/l "and_" 0 4 5, C4<100100>;
P_000001b69f503fa8 .param/l "andi" 0 4 8, C4<001100>;
P_000001b69f503fe0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b69f504018 .param/l "bne" 0 4 10, C4<000101>;
P_000001b69f504050 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001b69f504088 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b69f5040c0 .param/l "j" 0 4 12, C4<000010>;
P_000001b69f5040f8 .param/l "jal" 0 4 12, C4<000011>;
P_000001b69f504130 .param/l "jr" 0 4 6, C4<001000>;
P_000001b69f504168 .param/l "lw" 0 4 8, C4<100011>;
P_000001b69f5041a0 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b69f5041d8 .param/l "or_" 0 4 5, C4<100101>;
P_000001b69f504210 .param/l "ori" 0 4 8, C4<001101>;
P_000001b69f504248 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b69f504280 .param/l "sll" 0 4 6, C4<000000>;
P_000001b69f5042b8 .param/l "slt" 0 4 5, C4<101010>;
P_000001b69f5042f0 .param/l "slti" 0 4 8, C4<101010>;
P_000001b69f504328 .param/l "srl" 0 4 6, C4<000010>;
P_000001b69f504360 .param/l "sub" 0 4 5, C4<100010>;
P_000001b69f504398 .param/l "subu" 0 4 5, C4<100011>;
P_000001b69f5043d0 .param/l "sw" 0 4 8, C4<101011>;
P_000001b69f504408 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b69f504440 .param/l "xori" 0 4 8, C4<001110>;
L_000001b69f4f6980 .functor NOT 1, v000001b69f574d10_0, C4<0>, C4<0>, C4<0>;
L_000001b69f4f66e0 .functor NOT 1, v000001b69f574d10_0, C4<0>, C4<0>, C4<0>;
L_000001b69f4f5db0 .functor NOT 1, v000001b69f574d10_0, C4<0>, C4<0>, C4<0>;
L_000001b69f4f5e20 .functor NOT 1, v000001b69f574d10_0, C4<0>, C4<0>, C4<0>;
L_000001b69f4f5f70 .functor NOT 1, v000001b69f574d10_0, C4<0>, C4<0>, C4<0>;
L_000001b69f4f6ad0 .functor NOT 1, v000001b69f574d10_0, C4<0>, C4<0>, C4<0>;
L_000001b69f4f69f0 .functor NOT 1, v000001b69f574d10_0, C4<0>, C4<0>, C4<0>;
L_000001b69f4f5e90 .functor NOT 1, v000001b69f574d10_0, C4<0>, C4<0>, C4<0>;
L_000001b69f4f6600 .functor OR 1, v000001b69f575b70_0, v000001b69f4ebf40_0, C4<0>, C4<0>;
L_000001b69f4f5fe0 .functor OR 1, L_000001b69f575670, L_000001b69f574770, C4<0>, C4<0>;
L_000001b69f4f6670 .functor AND 1, L_000001b69f5ce660, L_000001b69f5ce020, C4<1>, C4<1>;
L_000001b69f4f6050 .functor NOT 1, v000001b69f574d10_0, C4<0>, C4<0>, C4<0>;
L_000001b69f4f63d0 .functor OR 1, L_000001b69f5ceb60, L_000001b69f5cf600, C4<0>, C4<0>;
L_000001b69f4f64b0 .functor OR 1, L_000001b69f4f63d0, L_000001b69f5ce3e0, C4<0>, C4<0>;
L_000001b69f4f6910 .functor OR 1, L_000001b69f5cfc40, L_000001b69f5ceca0, C4<0>, C4<0>;
L_000001b69f4f60c0 .functor AND 1, L_000001b69f5ce700, L_000001b69f4f6910, C4<1>, C4<1>;
L_000001b69f4f68a0 .functor OR 1, L_000001b69f5ced40, L_000001b69f5cede0, C4<0>, C4<0>;
L_000001b69f4f6830 .functor AND 1, L_000001b69f5ce5c0, L_000001b69f4f68a0, C4<1>, C4<1>;
L_000001b69f4b7660 .functor NOT 1, L_000001b69f4f6600, C4<0>, C4<0>, C4<0>;
v000001b69f56a920_0 .net "ALUOp", 3 0, v000001b69f4ec9e0_0;  1 drivers
v000001b69f569b60_0 .net "ALUResult", 31 0, v000001b69f5678e0_0;  1 drivers
v000001b69f56a4c0_0 .net "ALUSrc", 0 0, v000001b69f4ed980_0;  1 drivers
v000001b69f569840_0 .net "ALUin2", 31 0, L_000001b69f5ce520;  1 drivers
v000001b69f569660_0 .net "MemReadEn", 0 0, v000001b69f4ece40_0;  1 drivers
v000001b69f56ad80_0 .net "MemWriteEn", 0 0, v000001b69f4eda20_0;  1 drivers
v000001b69f569700_0 .net "MemtoReg", 0 0, v000001b69f4ecd00_0;  1 drivers
v000001b69f56b320_0 .net "PC", 31 0, v000001b69f56ae20_0;  alias, 1 drivers
v000001b69f5698e0_0 .net "PCPlus1", 31 0, L_000001b69f574db0;  1 drivers
v000001b69f569980_0 .net "PCsrc", 1 0, v000001b69f566440_0;  1 drivers
v000001b69f56a1a0_0 .net "RegDst", 0 0, v000001b69f4ecb20_0;  1 drivers
v000001b69f56a380_0 .net "RegWriteEn", 0 0, v000001b69f4ebe00_0;  1 drivers
v000001b69f56a240_0 .net "WriteRegister", 4 0, L_000001b69f5cf4c0;  1 drivers
v000001b69f56b0a0_0 .net *"_ivl_0", 0 0, L_000001b69f4f6980;  1 drivers
L_000001b69f575ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b69f56a9c0_0 .net/2u *"_ivl_10", 4 0, L_000001b69f575ec0;  1 drivers
L_000001b69f5762b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56a880_0 .net *"_ivl_101", 15 0, L_000001b69f5762b0;  1 drivers
v000001b69f56a740_0 .net *"_ivl_102", 31 0, L_000001b69f5cea20;  1 drivers
L_000001b69f5762f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56a560_0 .net *"_ivl_105", 25 0, L_000001b69f5762f8;  1 drivers
L_000001b69f576340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56aa60_0 .net/2u *"_ivl_106", 31 0, L_000001b69f576340;  1 drivers
v000001b69f56b3c0_0 .net *"_ivl_108", 0 0, L_000001b69f5ce660;  1 drivers
L_000001b69f576388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001b69f56aec0_0 .net/2u *"_ivl_110", 5 0, L_000001b69f576388;  1 drivers
v000001b69f569a20_0 .net *"_ivl_112", 0 0, L_000001b69f5ce020;  1 drivers
v000001b69f56af60_0 .net *"_ivl_115", 0 0, L_000001b69f4f6670;  1 drivers
v000001b69f56aba0_0 .net *"_ivl_116", 47 0, L_000001b69f5cec00;  1 drivers
L_000001b69f5763d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56a7e0_0 .net *"_ivl_119", 15 0, L_000001b69f5763d0;  1 drivers
L_000001b69f575f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b69f56b000_0 .net/2u *"_ivl_12", 5 0, L_000001b69f575f08;  1 drivers
v000001b69f56ac40_0 .net *"_ivl_120", 47 0, L_000001b69f5cf9c0;  1 drivers
L_000001b69f576418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56b140_0 .net *"_ivl_123", 15 0, L_000001b69f576418;  1 drivers
v000001b69f56ace0_0 .net *"_ivl_125", 0 0, L_000001b69f5cf880;  1 drivers
v000001b69f56b1e0_0 .net *"_ivl_126", 31 0, L_000001b69f5cf7e0;  1 drivers
v000001b69f56b500_0 .net *"_ivl_128", 47 0, L_000001b69f5cefc0;  1 drivers
v000001b69f569ac0_0 .net *"_ivl_130", 47 0, L_000001b69f5cf060;  1 drivers
v000001b69f56a2e0_0 .net *"_ivl_132", 47 0, L_000001b69f5cf100;  1 drivers
v000001b69f56ab00_0 .net *"_ivl_134", 47 0, L_000001b69f5cf1a0;  1 drivers
L_000001b69f576460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b69f569c00_0 .net/2u *"_ivl_138", 1 0, L_000001b69f576460;  1 drivers
v000001b69f569de0_0 .net *"_ivl_14", 0 0, L_000001b69f575c10;  1 drivers
v000001b69f569e80_0 .net *"_ivl_140", 0 0, L_000001b69f5cf240;  1 drivers
L_000001b69f5764a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001b69f569f20_0 .net/2u *"_ivl_142", 1 0, L_000001b69f5764a8;  1 drivers
v000001b69f569fc0_0 .net *"_ivl_144", 0 0, L_000001b69f5ceac0;  1 drivers
L_000001b69f5764f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b69f56a100_0 .net/2u *"_ivl_146", 1 0, L_000001b69f5764f0;  1 drivers
v000001b69f56a600_0 .net *"_ivl_148", 0 0, L_000001b69f5cfba0;  1 drivers
L_000001b69f576538 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001b69f56a6a0_0 .net/2u *"_ivl_150", 31 0, L_000001b69f576538;  1 drivers
L_000001b69f576580 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001b69f56d0b0_0 .net/2u *"_ivl_152", 31 0, L_000001b69f576580;  1 drivers
v000001b69f56d150_0 .net *"_ivl_154", 31 0, L_000001b69f5cf380;  1 drivers
v000001b69f56c750_0 .net *"_ivl_156", 31 0, L_000001b69f5cf420;  1 drivers
L_000001b69f575f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001b69f56c570_0 .net/2u *"_ivl_16", 4 0, L_000001b69f575f50;  1 drivers
v000001b69f56c390_0 .net *"_ivl_160", 0 0, L_000001b69f4f6050;  1 drivers
L_000001b69f576610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56c1b0_0 .net/2u *"_ivl_162", 31 0, L_000001b69f576610;  1 drivers
L_000001b69f5766e8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001b69f56d330_0 .net/2u *"_ivl_166", 5 0, L_000001b69f5766e8;  1 drivers
v000001b69f56d1f0_0 .net *"_ivl_168", 0 0, L_000001b69f5ceb60;  1 drivers
L_000001b69f576730 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001b69f56d290_0 .net/2u *"_ivl_170", 5 0, L_000001b69f576730;  1 drivers
v000001b69f56ced0_0 .net *"_ivl_172", 0 0, L_000001b69f5cf600;  1 drivers
v000001b69f56be90_0 .net *"_ivl_175", 0 0, L_000001b69f4f63d0;  1 drivers
L_000001b69f576778 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001b69f56d3d0_0 .net/2u *"_ivl_176", 5 0, L_000001b69f576778;  1 drivers
v000001b69f56bdf0_0 .net *"_ivl_178", 0 0, L_000001b69f5ce3e0;  1 drivers
v000001b69f56bfd0_0 .net *"_ivl_181", 0 0, L_000001b69f4f64b0;  1 drivers
L_000001b69f5767c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56bf30_0 .net/2u *"_ivl_182", 15 0, L_000001b69f5767c0;  1 drivers
v000001b69f56ccf0_0 .net *"_ivl_184", 31 0, L_000001b69f5cfce0;  1 drivers
v000001b69f56c610_0 .net *"_ivl_187", 0 0, L_000001b69f5ce480;  1 drivers
v000001b69f56c4d0_0 .net *"_ivl_188", 15 0, L_000001b69f5cfa60;  1 drivers
v000001b69f56c430_0 .net *"_ivl_19", 4 0, L_000001b69f574950;  1 drivers
v000001b69f56cd90_0 .net *"_ivl_190", 31 0, L_000001b69f5cfd80;  1 drivers
v000001b69f56d470_0 .net *"_ivl_194", 31 0, L_000001b69f5cfb00;  1 drivers
L_000001b69f576808 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56c6b0_0 .net *"_ivl_197", 25 0, L_000001b69f576808;  1 drivers
L_000001b69f576850 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56cb10_0 .net/2u *"_ivl_198", 31 0, L_000001b69f576850;  1 drivers
L_000001b69f575e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56d510_0 .net/2u *"_ivl_2", 5 0, L_000001b69f575e78;  1 drivers
v000001b69f56b710_0 .net *"_ivl_20", 4 0, L_000001b69f5750d0;  1 drivers
v000001b69f56c7f0_0 .net *"_ivl_200", 0 0, L_000001b69f5ce700;  1 drivers
L_000001b69f576898 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56c890_0 .net/2u *"_ivl_202", 5 0, L_000001b69f576898;  1 drivers
v000001b69f56d010_0 .net *"_ivl_204", 0 0, L_000001b69f5cfc40;  1 drivers
L_000001b69f5768e0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b69f56c930_0 .net/2u *"_ivl_206", 5 0, L_000001b69f5768e0;  1 drivers
v000001b69f56cc50_0 .net *"_ivl_208", 0 0, L_000001b69f5ceca0;  1 drivers
v000001b69f56b850_0 .net *"_ivl_211", 0 0, L_000001b69f4f6910;  1 drivers
v000001b69f56b670_0 .net *"_ivl_213", 0 0, L_000001b69f4f60c0;  1 drivers
L_000001b69f576928 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b69f56ce30_0 .net/2u *"_ivl_214", 5 0, L_000001b69f576928;  1 drivers
v000001b69f56b7b0_0 .net *"_ivl_216", 0 0, L_000001b69f5cdee0;  1 drivers
L_000001b69f576970 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b69f56b8f0_0 .net/2u *"_ivl_218", 31 0, L_000001b69f576970;  1 drivers
v000001b69f56b990_0 .net *"_ivl_220", 31 0, L_000001b69f5ce7a0;  1 drivers
v000001b69f56c9d0_0 .net *"_ivl_224", 31 0, L_000001b69f5ce840;  1 drivers
L_000001b69f5769b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56c110_0 .net *"_ivl_227", 25 0, L_000001b69f5769b8;  1 drivers
L_000001b69f576a00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56cf70_0 .net/2u *"_ivl_228", 31 0, L_000001b69f576a00;  1 drivers
v000001b69f56ca70_0 .net *"_ivl_230", 0 0, L_000001b69f5ce5c0;  1 drivers
L_000001b69f576a48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56ba30_0 .net/2u *"_ivl_232", 5 0, L_000001b69f576a48;  1 drivers
v000001b69f56cbb0_0 .net *"_ivl_234", 0 0, L_000001b69f5ced40;  1 drivers
L_000001b69f576a90 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b69f56bad0_0 .net/2u *"_ivl_236", 5 0, L_000001b69f576a90;  1 drivers
v000001b69f56bb70_0 .net *"_ivl_238", 0 0, L_000001b69f5cede0;  1 drivers
v000001b69f56c250_0 .net *"_ivl_24", 0 0, L_000001b69f4f5db0;  1 drivers
v000001b69f56bc10_0 .net *"_ivl_241", 0 0, L_000001b69f4f68a0;  1 drivers
v000001b69f56bcb0_0 .net *"_ivl_243", 0 0, L_000001b69f4f6830;  1 drivers
L_000001b69f576ad8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b69f56bd50_0 .net/2u *"_ivl_244", 5 0, L_000001b69f576ad8;  1 drivers
v000001b69f56c070_0 .net *"_ivl_246", 0 0, L_000001b69f5cef20;  1 drivers
v000001b69f56c2f0_0 .net *"_ivl_248", 31 0, L_000001b69f5d0680;  1 drivers
L_000001b69f575f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b69f56dfe0_0 .net/2u *"_ivl_26", 4 0, L_000001b69f575f98;  1 drivers
v000001b69f56e1c0_0 .net *"_ivl_29", 4 0, L_000001b69f575d50;  1 drivers
v000001b69f56f340_0 .net *"_ivl_32", 0 0, L_000001b69f4f5e20;  1 drivers
L_000001b69f575fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b69f56f160_0 .net/2u *"_ivl_34", 4 0, L_000001b69f575fe0;  1 drivers
v000001b69f56e620_0 .net *"_ivl_37", 4 0, L_000001b69f573ff0;  1 drivers
v000001b69f56d7c0_0 .net *"_ivl_40", 0 0, L_000001b69f4f5f70;  1 drivers
L_000001b69f576028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56eee0_0 .net/2u *"_ivl_42", 15 0, L_000001b69f576028;  1 drivers
v000001b69f56eda0_0 .net *"_ivl_45", 15 0, L_000001b69f574090;  1 drivers
v000001b69f56e8a0_0 .net *"_ivl_48", 0 0, L_000001b69f4f6ad0;  1 drivers
v000001b69f56dea0_0 .net *"_ivl_5", 5 0, L_000001b69f574130;  1 drivers
L_000001b69f576070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56e4e0_0 .net/2u *"_ivl_50", 36 0, L_000001b69f576070;  1 drivers
L_000001b69f5760b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56e080_0 .net/2u *"_ivl_52", 31 0, L_000001b69f5760b8;  1 drivers
v000001b69f56f480_0 .net *"_ivl_55", 4 0, L_000001b69f574310;  1 drivers
v000001b69f56e760_0 .net *"_ivl_56", 36 0, L_000001b69f5743b0;  1 drivers
v000001b69f56f0c0_0 .net *"_ivl_58", 36 0, L_000001b69f574450;  1 drivers
v000001b69f56d720_0 .net *"_ivl_62", 0 0, L_000001b69f4f69f0;  1 drivers
L_000001b69f576100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56d860_0 .net/2u *"_ivl_64", 5 0, L_000001b69f576100;  1 drivers
v000001b69f56e260_0 .net *"_ivl_67", 5 0, L_000001b69f5744f0;  1 drivers
v000001b69f56e9e0_0 .net *"_ivl_70", 0 0, L_000001b69f4f5e90;  1 drivers
L_000001b69f576148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56e440_0 .net/2u *"_ivl_72", 57 0, L_000001b69f576148;  1 drivers
L_000001b69f576190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f56e800_0 .net/2u *"_ivl_74", 31 0, L_000001b69f576190;  1 drivers
v000001b69f56df40_0 .net *"_ivl_77", 25 0, L_000001b69f5746d0;  1 drivers
v000001b69f56f200_0 .net *"_ivl_78", 57 0, L_000001b69f574c70;  1 drivers
v000001b69f56e6c0_0 .net *"_ivl_8", 0 0, L_000001b69f4f66e0;  1 drivers
v000001b69f56e940_0 .net *"_ivl_80", 57 0, L_000001b69f575530;  1 drivers
L_000001b69f5761d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b69f56f2a0_0 .net/2u *"_ivl_84", 31 0, L_000001b69f5761d8;  1 drivers
L_000001b69f576220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b69f56ebc0_0 .net/2u *"_ivl_88", 5 0, L_000001b69f576220;  1 drivers
v000001b69f56ef80_0 .net *"_ivl_90", 0 0, L_000001b69f575670;  1 drivers
L_000001b69f576268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b69f56ee40_0 .net/2u *"_ivl_92", 5 0, L_000001b69f576268;  1 drivers
v000001b69f56d680_0 .net *"_ivl_94", 0 0, L_000001b69f574770;  1 drivers
v000001b69f56da40_0 .net *"_ivl_97", 0 0, L_000001b69f4f5fe0;  1 drivers
v000001b69f56d900_0 .net *"_ivl_98", 47 0, L_000001b69f5ce8e0;  1 drivers
v000001b69f56d9a0_0 .net "adderResult", 31 0, L_000001b69f5cf920;  1 drivers
v000001b69f56e580_0 .net "address", 31 0, L_000001b69f5755d0;  1 drivers
v000001b69f56f3e0_0 .net "clk", 0 0, L_000001b69f4f6600;  alias, 1 drivers
v000001b69f56dd60_0 .var "cycles_consumed", 31 0;
o000001b69f521888 .functor BUFZ 1, C4<z>; HiZ drive
v000001b69f56ea80_0 .net "excep_flag", 0 0, o000001b69f521888;  0 drivers
v000001b69f56f520_0 .net "extImm", 31 0, L_000001b69f5cf740;  1 drivers
v000001b69f56eb20_0 .net "funct", 5 0, L_000001b69f575490;  1 drivers
v000001b69f56dae0_0 .net "hlt", 0 0, v000001b69f4ebf40_0;  1 drivers
v000001b69f56dc20_0 .net "imm", 15 0, L_000001b69f575170;  1 drivers
v000001b69f56de00_0 .net "immediate", 31 0, L_000001b69f5cdf80;  1 drivers
v000001b69f56e120_0 .net "input_clk", 0 0, v000001b69f575b70_0;  1 drivers
v000001b69f56ec60_0 .net "instruction", 31 0, L_000001b69f5ce200;  1 drivers
v000001b69f56f020_0 .net "memoryReadData", 31 0, v000001b69f5697a0_0;  1 drivers
v000001b69f56ed00_0 .net "nextPC", 31 0, L_000001b69f5cf6a0;  1 drivers
v000001b69f56db80_0 .net "opcode", 5 0, L_000001b69f5741d0;  1 drivers
v000001b69f56dcc0_0 .net "rd", 4 0, L_000001b69f5752b0;  1 drivers
v000001b69f56e300_0 .net "readData1", 31 0, L_000001b69f4f6b40;  1 drivers
v000001b69f56e3a0_0 .net "readData1_w", 31 0, L_000001b69f5d1940;  1 drivers
v000001b69f575ad0_0 .net "readData2", 31 0, L_000001b69f4f6130;  1 drivers
v000001b69f573eb0_0 .net "regs0", 31 0, L_000001b69f4f6210;  alias, 1 drivers
v000001b69f5757b0_0 .net "regs1", 31 0, L_000001b69f4f6750;  alias, 1 drivers
v000001b69f5749f0_0 .net "regs2", 31 0, L_000001b69f4f67c0;  alias, 1 drivers
v000001b69f574630_0 .net "regs3", 31 0, L_000001b69f4f6280;  alias, 1 drivers
v000001b69f575350_0 .net "regs4", 31 0, L_000001b69f4f62f0;  alias, 1 drivers
v000001b69f574f90_0 .net "regs5", 31 0, L_000001b69f4f6360;  alias, 1 drivers
v000001b69f574810_0 .net "rs", 4 0, L_000001b69f574b30;  1 drivers
v000001b69f575990_0 .net "rst", 0 0, v000001b69f574d10_0;  1 drivers
v000001b69f5753f0_0 .net "rt", 4 0, L_000001b69f574ef0;  1 drivers
v000001b69f574a90_0 .net "shamt", 31 0, L_000001b69f574590;  1 drivers
v000001b69f575710_0 .net "wire_instruction", 31 0, L_000001b69f4f5f00;  1 drivers
v000001b69f573f50_0 .net "writeData", 31 0, L_000001b69f5d13a0;  1 drivers
v000001b69f574270_0 .net "zero", 0 0, L_000001b69f5d0540;  1 drivers
L_000001b69f574130 .part L_000001b69f5ce200, 26, 6;
L_000001b69f5741d0 .functor MUXZ 6, L_000001b69f574130, L_000001b69f575e78, L_000001b69f4f6980, C4<>;
L_000001b69f575c10 .cmp/eq 6, L_000001b69f5741d0, L_000001b69f575f08;
L_000001b69f574950 .part L_000001b69f5ce200, 11, 5;
L_000001b69f5750d0 .functor MUXZ 5, L_000001b69f574950, L_000001b69f575f50, L_000001b69f575c10, C4<>;
L_000001b69f5752b0 .functor MUXZ 5, L_000001b69f5750d0, L_000001b69f575ec0, L_000001b69f4f66e0, C4<>;
L_000001b69f575d50 .part L_000001b69f5ce200, 21, 5;
L_000001b69f574b30 .functor MUXZ 5, L_000001b69f575d50, L_000001b69f575f98, L_000001b69f4f5db0, C4<>;
L_000001b69f573ff0 .part L_000001b69f5ce200, 16, 5;
L_000001b69f574ef0 .functor MUXZ 5, L_000001b69f573ff0, L_000001b69f575fe0, L_000001b69f4f5e20, C4<>;
L_000001b69f574090 .part L_000001b69f5ce200, 0, 16;
L_000001b69f575170 .functor MUXZ 16, L_000001b69f574090, L_000001b69f576028, L_000001b69f4f5f70, C4<>;
L_000001b69f574310 .part L_000001b69f5ce200, 6, 5;
L_000001b69f5743b0 .concat [ 5 32 0 0], L_000001b69f574310, L_000001b69f5760b8;
L_000001b69f574450 .functor MUXZ 37, L_000001b69f5743b0, L_000001b69f576070, L_000001b69f4f6ad0, C4<>;
L_000001b69f574590 .part L_000001b69f574450, 0, 32;
L_000001b69f5744f0 .part L_000001b69f5ce200, 0, 6;
L_000001b69f575490 .functor MUXZ 6, L_000001b69f5744f0, L_000001b69f576100, L_000001b69f4f69f0, C4<>;
L_000001b69f5746d0 .part L_000001b69f5ce200, 0, 26;
L_000001b69f574c70 .concat [ 26 32 0 0], L_000001b69f5746d0, L_000001b69f576190;
L_000001b69f575530 .functor MUXZ 58, L_000001b69f574c70, L_000001b69f576148, L_000001b69f4f5e90, C4<>;
L_000001b69f5755d0 .part L_000001b69f575530, 0, 32;
L_000001b69f574db0 .arith/sum 32, v000001b69f56ae20_0, L_000001b69f5761d8;
L_000001b69f575670 .cmp/eq 6, L_000001b69f5741d0, L_000001b69f576220;
L_000001b69f574770 .cmp/eq 6, L_000001b69f5741d0, L_000001b69f576268;
L_000001b69f5ce8e0 .concat [ 32 16 0 0], L_000001b69f5755d0, L_000001b69f5762b0;
L_000001b69f5cea20 .concat [ 6 26 0 0], L_000001b69f5741d0, L_000001b69f5762f8;
L_000001b69f5ce660 .cmp/eq 32, L_000001b69f5cea20, L_000001b69f576340;
L_000001b69f5ce020 .cmp/eq 6, L_000001b69f575490, L_000001b69f576388;
L_000001b69f5cec00 .concat [ 32 16 0 0], L_000001b69f4f6b40, L_000001b69f5763d0;
L_000001b69f5cf9c0 .concat [ 32 16 0 0], v000001b69f56ae20_0, L_000001b69f576418;
L_000001b69f5cf880 .part L_000001b69f575170, 15, 1;
LS_000001b69f5cf7e0_0_0 .concat [ 1 1 1 1], L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880;
LS_000001b69f5cf7e0_0_4 .concat [ 1 1 1 1], L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880;
LS_000001b69f5cf7e0_0_8 .concat [ 1 1 1 1], L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880;
LS_000001b69f5cf7e0_0_12 .concat [ 1 1 1 1], L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880;
LS_000001b69f5cf7e0_0_16 .concat [ 1 1 1 1], L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880;
LS_000001b69f5cf7e0_0_20 .concat [ 1 1 1 1], L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880;
LS_000001b69f5cf7e0_0_24 .concat [ 1 1 1 1], L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880;
LS_000001b69f5cf7e0_0_28 .concat [ 1 1 1 1], L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880, L_000001b69f5cf880;
LS_000001b69f5cf7e0_1_0 .concat [ 4 4 4 4], LS_000001b69f5cf7e0_0_0, LS_000001b69f5cf7e0_0_4, LS_000001b69f5cf7e0_0_8, LS_000001b69f5cf7e0_0_12;
LS_000001b69f5cf7e0_1_4 .concat [ 4 4 4 4], LS_000001b69f5cf7e0_0_16, LS_000001b69f5cf7e0_0_20, LS_000001b69f5cf7e0_0_24, LS_000001b69f5cf7e0_0_28;
L_000001b69f5cf7e0 .concat [ 16 16 0 0], LS_000001b69f5cf7e0_1_0, LS_000001b69f5cf7e0_1_4;
L_000001b69f5cefc0 .concat [ 16 32 0 0], L_000001b69f575170, L_000001b69f5cf7e0;
L_000001b69f5cf060 .arith/sum 48, L_000001b69f5cf9c0, L_000001b69f5cefc0;
L_000001b69f5cf100 .functor MUXZ 48, L_000001b69f5cf060, L_000001b69f5cec00, L_000001b69f4f6670, C4<>;
L_000001b69f5cf1a0 .functor MUXZ 48, L_000001b69f5cf100, L_000001b69f5ce8e0, L_000001b69f4f5fe0, C4<>;
L_000001b69f5cf920 .part L_000001b69f5cf1a0, 0, 32;
L_000001b69f5cf240 .cmp/eq 2, v000001b69f566440_0, L_000001b69f576460;
L_000001b69f5ceac0 .cmp/eq 2, v000001b69f566440_0, L_000001b69f5764a8;
L_000001b69f5cfba0 .cmp/eq 2, v000001b69f566440_0, L_000001b69f5764f0;
L_000001b69f5cf380 .functor MUXZ 32, L_000001b69f576580, L_000001b69f576538, L_000001b69f5cfba0, C4<>;
L_000001b69f5cf420 .functor MUXZ 32, L_000001b69f5cf380, L_000001b69f5cf920, L_000001b69f5ceac0, C4<>;
L_000001b69f5cf6a0 .functor MUXZ 32, L_000001b69f5cf420, L_000001b69f574db0, L_000001b69f5cf240, C4<>;
L_000001b69f5ce200 .functor MUXZ 32, L_000001b69f4f5f00, L_000001b69f576610, L_000001b69f4f6050, C4<>;
L_000001b69f5ceb60 .cmp/eq 6, L_000001b69f5741d0, L_000001b69f5766e8;
L_000001b69f5cf600 .cmp/eq 6, L_000001b69f5741d0, L_000001b69f576730;
L_000001b69f5ce3e0 .cmp/eq 6, L_000001b69f5741d0, L_000001b69f576778;
L_000001b69f5cfce0 .concat [ 16 16 0 0], L_000001b69f575170, L_000001b69f5767c0;
L_000001b69f5ce480 .part L_000001b69f575170, 15, 1;
LS_000001b69f5cfa60_0_0 .concat [ 1 1 1 1], L_000001b69f5ce480, L_000001b69f5ce480, L_000001b69f5ce480, L_000001b69f5ce480;
LS_000001b69f5cfa60_0_4 .concat [ 1 1 1 1], L_000001b69f5ce480, L_000001b69f5ce480, L_000001b69f5ce480, L_000001b69f5ce480;
LS_000001b69f5cfa60_0_8 .concat [ 1 1 1 1], L_000001b69f5ce480, L_000001b69f5ce480, L_000001b69f5ce480, L_000001b69f5ce480;
LS_000001b69f5cfa60_0_12 .concat [ 1 1 1 1], L_000001b69f5ce480, L_000001b69f5ce480, L_000001b69f5ce480, L_000001b69f5ce480;
L_000001b69f5cfa60 .concat [ 4 4 4 4], LS_000001b69f5cfa60_0_0, LS_000001b69f5cfa60_0_4, LS_000001b69f5cfa60_0_8, LS_000001b69f5cfa60_0_12;
L_000001b69f5cfd80 .concat [ 16 16 0 0], L_000001b69f575170, L_000001b69f5cfa60;
L_000001b69f5cf740 .functor MUXZ 32, L_000001b69f5cfd80, L_000001b69f5cfce0, L_000001b69f4f64b0, C4<>;
L_000001b69f5cfb00 .concat [ 6 26 0 0], L_000001b69f5741d0, L_000001b69f576808;
L_000001b69f5ce700 .cmp/eq 32, L_000001b69f5cfb00, L_000001b69f576850;
L_000001b69f5cfc40 .cmp/eq 6, L_000001b69f575490, L_000001b69f576898;
L_000001b69f5ceca0 .cmp/eq 6, L_000001b69f575490, L_000001b69f5768e0;
L_000001b69f5cdee0 .cmp/eq 6, L_000001b69f5741d0, L_000001b69f576928;
L_000001b69f5ce7a0 .functor MUXZ 32, L_000001b69f5cf740, L_000001b69f576970, L_000001b69f5cdee0, C4<>;
L_000001b69f5cdf80 .functor MUXZ 32, L_000001b69f5ce7a0, L_000001b69f574590, L_000001b69f4f60c0, C4<>;
L_000001b69f5ce840 .concat [ 6 26 0 0], L_000001b69f5741d0, L_000001b69f5769b8;
L_000001b69f5ce5c0 .cmp/eq 32, L_000001b69f5ce840, L_000001b69f576a00;
L_000001b69f5ced40 .cmp/eq 6, L_000001b69f575490, L_000001b69f576a48;
L_000001b69f5cede0 .cmp/eq 6, L_000001b69f575490, L_000001b69f576a90;
L_000001b69f5cef20 .cmp/eq 6, L_000001b69f5741d0, L_000001b69f576ad8;
L_000001b69f5d0680 .functor MUXZ 32, L_000001b69f4f6b40, v000001b69f56ae20_0, L_000001b69f5cef20, C4<>;
L_000001b69f5d1940 .functor MUXZ 32, L_000001b69f5d0680, L_000001b69f4f6130, L_000001b69f4f6830, C4<>;
S_000001b69f481bd0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001b69f503d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b69f4f7d30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b69f4f6590 .functor NOT 1, v000001b69f4ed980_0, C4<0>, C4<0>, C4<0>;
v000001b69f4ebd60_0 .net *"_ivl_0", 0 0, L_000001b69f4f6590;  1 drivers
v000001b69f4ed480_0 .net "in1", 31 0, L_000001b69f4f6130;  alias, 1 drivers
v000001b69f4ed520_0 .net "in2", 31 0, L_000001b69f5cdf80;  alias, 1 drivers
v000001b69f4ed8e0_0 .net "out", 31 0, L_000001b69f5ce520;  alias, 1 drivers
v000001b69f4ed5c0_0 .net "s", 0 0, v000001b69f4ed980_0;  alias, 1 drivers
L_000001b69f5ce520 .functor MUXZ 32, L_000001b69f5cdf80, L_000001b69f4f6130, L_000001b69f4f6590, C4<>;
S_000001b69f481d60 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001b69f503d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001b69f51e500 .param/l "RType" 0 4 2, C4<000000>;
P_000001b69f51e538 .param/l "add" 0 4 5, C4<100000>;
P_000001b69f51e570 .param/l "addi" 0 4 8, C4<001000>;
P_000001b69f51e5a8 .param/l "addu" 0 4 5, C4<100001>;
P_000001b69f51e5e0 .param/l "and_" 0 4 5, C4<100100>;
P_000001b69f51e618 .param/l "andi" 0 4 8, C4<001100>;
P_000001b69f51e650 .param/l "beq" 0 4 10, C4<000100>;
P_000001b69f51e688 .param/l "bne" 0 4 10, C4<000101>;
P_000001b69f51e6c0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b69f51e6f8 .param/l "j" 0 4 12, C4<000010>;
P_000001b69f51e730 .param/l "jal" 0 4 12, C4<000011>;
P_000001b69f51e768 .param/l "jr" 0 4 6, C4<001000>;
P_000001b69f51e7a0 .param/l "lw" 0 4 8, C4<100011>;
P_000001b69f51e7d8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b69f51e810 .param/l "or_" 0 4 5, C4<100101>;
P_000001b69f51e848 .param/l "ori" 0 4 8, C4<001101>;
P_000001b69f51e880 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b69f51e8b8 .param/l "sll" 0 4 6, C4<000000>;
P_000001b69f51e8f0 .param/l "slt" 0 4 5, C4<101010>;
P_000001b69f51e928 .param/l "slti" 0 4 8, C4<101010>;
P_000001b69f51e960 .param/l "srl" 0 4 6, C4<000010>;
P_000001b69f51e998 .param/l "sub" 0 4 5, C4<100010>;
P_000001b69f51e9d0 .param/l "subu" 0 4 5, C4<100011>;
P_000001b69f51ea08 .param/l "sw" 0 4 8, C4<101011>;
P_000001b69f51ea40 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b69f51ea78 .param/l "xori" 0 4 8, C4<001110>;
v000001b69f4ec9e0_0 .var "ALUOp", 3 0;
v000001b69f4ed980_0 .var "ALUSrc", 0 0;
v000001b69f4ece40_0 .var "MemReadEn", 0 0;
v000001b69f4eda20_0 .var "MemWriteEn", 0 0;
v000001b69f4ecd00_0 .var "MemtoReg", 0 0;
v000001b69f4ecb20_0 .var "RegDst", 0 0;
v000001b69f4ebe00_0 .var "RegWriteEn", 0 0;
v000001b69f4ebea0_0 .net "funct", 5 0, L_000001b69f575490;  alias, 1 drivers
v000001b69f4ebf40_0 .var "hlt", 0 0;
v000001b69f4edac0_0 .net "opcode", 5 0, L_000001b69f5741d0;  alias, 1 drivers
v000001b69f4ec760_0 .net "rst", 0 0, v000001b69f574d10_0;  alias, 1 drivers
E_000001b69f4f8c30 .event anyedge, v000001b69f4ec760_0, v000001b69f4edac0_0, v000001b69f4ebea0_0;
S_000001b69f49b3a0 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_000001b69f503d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001b69f4f86b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001b69f4f5f00 .functor BUFZ 32, L_000001b69f5ce160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b69f4ec300_0 .net "Data_Out", 31 0, L_000001b69f4f5f00;  alias, 1 drivers
v000001b69f4ebfe0 .array "InstMem", 0 1023, 31 0;
v000001b69f4ec120_0 .net *"_ivl_0", 31 0, L_000001b69f5ce160;  1 drivers
v000001b69f4ec3a0_0 .net *"_ivl_3", 9 0, L_000001b69f5cf2e0;  1 drivers
v000001b69f4ec940_0 .net *"_ivl_4", 11 0, L_000001b69f5ce0c0;  1 drivers
L_000001b69f5765c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b69f4eca80_0 .net *"_ivl_7", 1 0, L_000001b69f5765c8;  1 drivers
v000001b69f4ecee0_0 .net "addr", 31 0, v000001b69f56ae20_0;  alias, 1 drivers
v000001b69f4c7fa0_0 .var/i "i", 31 0;
L_000001b69f5ce160 .array/port v000001b69f4ebfe0, L_000001b69f5ce0c0;
L_000001b69f5cf2e0 .part v000001b69f56ae20_0, 0, 10;
L_000001b69f5ce0c0 .concat [ 10 2 0 0], L_000001b69f5cf2e0, L_000001b69f5765c8;
S_000001b69f49b530 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001b69f503d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001b69f4f6b40 .functor BUFZ 32, L_000001b69f5cf560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b69f4f6130 .functor BUFZ 32, L_000001b69f5ce2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b69f566300_1 .array/port v000001b69f566300, 1;
L_000001b69f4f6210 .functor BUFZ 32, v000001b69f566300_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b69f566300_2 .array/port v000001b69f566300, 2;
L_000001b69f4f6750 .functor BUFZ 32, v000001b69f566300_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b69f566300_3 .array/port v000001b69f566300, 3;
L_000001b69f4f67c0 .functor BUFZ 32, v000001b69f566300_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b69f566300_4 .array/port v000001b69f566300, 4;
L_000001b69f4f6280 .functor BUFZ 32, v000001b69f566300_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b69f566300_5 .array/port v000001b69f566300, 5;
L_000001b69f4f62f0 .functor BUFZ 32, v000001b69f566300_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b69f566300_6 .array/port v000001b69f566300, 6;
L_000001b69f4f6360 .functor BUFZ 32, v000001b69f566300_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b69f5675c0_0 .net *"_ivl_0", 31 0, L_000001b69f5cf560;  1 drivers
v000001b69f566bc0_0 .net *"_ivl_10", 6 0, L_000001b69f5ce340;  1 drivers
L_000001b69f5766a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b69f567700_0 .net *"_ivl_13", 1 0, L_000001b69f5766a0;  1 drivers
v000001b69f566080_0 .net *"_ivl_2", 6 0, L_000001b69f5ce980;  1 drivers
L_000001b69f576658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b69f567d40_0 .net *"_ivl_5", 1 0, L_000001b69f576658;  1 drivers
v000001b69f566800_0 .net *"_ivl_8", 31 0, L_000001b69f5ce2a0;  1 drivers
v000001b69f566c60_0 .net "clk", 0 0, L_000001b69f4f6600;  alias, 1 drivers
v000001b69f567ca0_0 .var/i "i", 31 0;
v000001b69f566a80_0 .net "readData1", 31 0, L_000001b69f4f6b40;  alias, 1 drivers
v000001b69f567f20_0 .net "readData2", 31 0, L_000001b69f4f6130;  alias, 1 drivers
v000001b69f566f80_0 .net "readRegister1", 4 0, L_000001b69f574b30;  alias, 1 drivers
v000001b69f5661c0_0 .net "readRegister2", 4 0, L_000001b69f574ef0;  alias, 1 drivers
v000001b69f566300 .array "registers", 31 0, 31 0;
v000001b69f567de0_0 .net "regs0", 31 0, L_000001b69f4f6210;  alias, 1 drivers
v000001b69f567340_0 .net "regs1", 31 0, L_000001b69f4f6750;  alias, 1 drivers
v000001b69f5673e0_0 .net "regs2", 31 0, L_000001b69f4f67c0;  alias, 1 drivers
v000001b69f566d00_0 .net "regs3", 31 0, L_000001b69f4f6280;  alias, 1 drivers
v000001b69f5677a0_0 .net "regs4", 31 0, L_000001b69f4f62f0;  alias, 1 drivers
v000001b69f567480_0 .net "regs5", 31 0, L_000001b69f4f6360;  alias, 1 drivers
v000001b69f566120_0 .net "rst", 0 0, v000001b69f574d10_0;  alias, 1 drivers
v000001b69f566da0_0 .net "we", 0 0, v000001b69f4ebe00_0;  alias, 1 drivers
v000001b69f566e40_0 .net "writeData", 31 0, L_000001b69f5d13a0;  alias, 1 drivers
v000001b69f567a20_0 .net "writeRegister", 4 0, L_000001b69f5cf4c0;  alias, 1 drivers
E_000001b69f4f80f0/0 .event negedge, v000001b69f4ec760_0;
E_000001b69f4f80f0/1 .event posedge, v000001b69f566c60_0;
E_000001b69f4f80f0 .event/or E_000001b69f4f80f0/0, E_000001b69f4f80f0/1;
L_000001b69f5cf560 .array/port v000001b69f566300, L_000001b69f5ce980;
L_000001b69f5ce980 .concat [ 5 2 0 0], L_000001b69f574b30, L_000001b69f576658;
L_000001b69f5ce2a0 .array/port v000001b69f566300, L_000001b69f5ce340;
L_000001b69f5ce340 .concat [ 5 2 0 0], L_000001b69f574ef0, L_000001b69f5766a0;
S_000001b69f481290 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001b69f49b530;
 .timescale 0 0;
v000001b69f4c93a0_0 .var/i "i", 31 0;
S_000001b69f481420 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001b69f503d00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001b69f4f8430 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001b69f4f6a60 .functor NOT 1, v000001b69f4ecb20_0, C4<0>, C4<0>, C4<0>;
v000001b69f567520_0 .net *"_ivl_0", 0 0, L_000001b69f4f6a60;  1 drivers
v000001b69f566760_0 .net "in1", 4 0, L_000001b69f574ef0;  alias, 1 drivers
v000001b69f567b60_0 .net "in2", 4 0, L_000001b69f5752b0;  alias, 1 drivers
v000001b69f566260_0 .net "out", 4 0, L_000001b69f5cf4c0;  alias, 1 drivers
v000001b69f567ac0_0 .net "s", 0 0, v000001b69f4ecb20_0;  alias, 1 drivers
L_000001b69f5cf4c0 .functor MUXZ 5, L_000001b69f5752b0, L_000001b69f574ef0, L_000001b69f4f6a60, C4<>;
S_000001b69f4b39d0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001b69f503d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b69f4f8130 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b69f5d4c20 .functor NOT 1, v000001b69f4ecd00_0, C4<0>, C4<0>, C4<0>;
v000001b69f566b20_0 .net *"_ivl_0", 0 0, L_000001b69f5d4c20;  1 drivers
v000001b69f567e80_0 .net "in1", 31 0, v000001b69f5678e0_0;  alias, 1 drivers
v000001b69f5668a0_0 .net "in2", 31 0, v000001b69f5697a0_0;  alias, 1 drivers
v000001b69f567200_0 .net "out", 31 0, L_000001b69f5d13a0;  alias, 1 drivers
v000001b69f5670c0_0 .net "s", 0 0, v000001b69f4ecd00_0;  alias, 1 drivers
L_000001b69f5d13a0 .functor MUXZ 32, v000001b69f5697a0_0, v000001b69f5678e0_0, L_000001b69f5d4c20, C4<>;
S_000001b69f4b3b60 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001b69f503d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001b69f466af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001b69f466b28 .param/l "AND" 0 9 12, C4<0010>;
P_000001b69f466b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001b69f466b98 .param/l "OR" 0 9 12, C4<0011>;
P_000001b69f466bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001b69f466c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001b69f466c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001b69f466c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001b69f466cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001b69f466ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001b69f466d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001b69f466d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001b69f576b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b69f567c00_0 .net/2u *"_ivl_0", 31 0, L_000001b69f576b20;  1 drivers
v000001b69f567840_0 .net "opSel", 3 0, v000001b69f4ec9e0_0;  alias, 1 drivers
v000001b69f5663a0_0 .net "operand1", 31 0, L_000001b69f5d1940;  alias, 1 drivers
v000001b69f567160_0 .net "operand2", 31 0, L_000001b69f5ce520;  alias, 1 drivers
v000001b69f5678e0_0 .var "result", 31 0;
v000001b69f566940_0 .net "zero", 0 0, L_000001b69f5d0540;  alias, 1 drivers
E_000001b69f4f7e30 .event anyedge, v000001b69f4ec9e0_0, v000001b69f5663a0_0, v000001b69f4ed8e0_0;
L_000001b69f5d0540 .cmp/eq 32, v000001b69f5678e0_0, L_000001b69f576b20;
S_000001b69f466da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001b69f503d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001b69f568040 .param/l "RType" 0 4 2, C4<000000>;
P_000001b69f568078 .param/l "add" 0 4 5, C4<100000>;
P_000001b69f5680b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b69f5680e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001b69f568120 .param/l "and_" 0 4 5, C4<100100>;
P_000001b69f568158 .param/l "andi" 0 4 8, C4<001100>;
P_000001b69f568190 .param/l "beq" 0 4 10, C4<000100>;
P_000001b69f5681c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b69f568200 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b69f568238 .param/l "j" 0 4 12, C4<000010>;
P_000001b69f568270 .param/l "jal" 0 4 12, C4<000011>;
P_000001b69f5682a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b69f5682e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001b69f568318 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b69f568350 .param/l "or_" 0 4 5, C4<100101>;
P_000001b69f568388 .param/l "ori" 0 4 8, C4<001101>;
P_000001b69f5683c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b69f5683f8 .param/l "sll" 0 4 6, C4<000000>;
P_000001b69f568430 .param/l "slt" 0 4 5, C4<101010>;
P_000001b69f568468 .param/l "slti" 0 4 8, C4<101010>;
P_000001b69f5684a0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b69f5684d8 .param/l "sub" 0 4 5, C4<100010>;
P_000001b69f568510 .param/l "subu" 0 4 5, C4<100011>;
P_000001b69f568548 .param/l "sw" 0 4 8, C4<101011>;
P_000001b69f568580 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b69f5685b8 .param/l "xori" 0 4 8, C4<001110>;
v000001b69f566440_0 .var "PCsrc", 1 0;
v000001b69f5669e0_0 .net "excep_flag", 0 0, o000001b69f521888;  alias, 0 drivers
v000001b69f5664e0_0 .net "funct", 5 0, L_000001b69f575490;  alias, 1 drivers
v000001b69f566580_0 .net "opcode", 5 0, L_000001b69f5741d0;  alias, 1 drivers
v000001b69f5666c0_0 .net "operand1", 31 0, L_000001b69f4f6b40;  alias, 1 drivers
v000001b69f567660_0 .net "operand2", 31 0, L_000001b69f5ce520;  alias, 1 drivers
v000001b69f5672a0_0 .net "rst", 0 0, v000001b69f574d10_0;  alias, 1 drivers
E_000001b69f4f8830/0 .event anyedge, v000001b69f4ec760_0, v000001b69f5669e0_0, v000001b69f4edac0_0, v000001b69f566a80_0;
E_000001b69f4f8830/1 .event anyedge, v000001b69f4ed8e0_0, v000001b69f4ebea0_0;
E_000001b69f4f8830 .event/or E_000001b69f4f8830/0, E_000001b69f4f8830/1;
S_000001b69f49a610 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_000001b69f503d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001b69f567980 .array "DataMem", 0 1023, 31 0;
v000001b69f566620_0 .net "address", 31 0, v000001b69f5678e0_0;  alias, 1 drivers
v000001b69f566ee0_0 .net "clock", 0 0, L_000001b69f4b7660;  1 drivers
v000001b69f567020_0 .net "data", 31 0, L_000001b69f4f6130;  alias, 1 drivers
v000001b69f56a060_0 .var/i "i", 31 0;
v000001b69f5697a0_0 .var "q", 31 0;
v000001b69f569d40_0 .net "rden", 0 0, v000001b69f4ece40_0;  alias, 1 drivers
v000001b69f56b280_0 .net "wren", 0 0, v000001b69f4eda20_0;  alias, 1 drivers
E_000001b69f4f8b30 .event posedge, v000001b69f566ee0_0;
S_000001b69f49a7a0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001b69f503d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001b69f4f89f0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001b69f56b460_0 .net "PCin", 31 0, L_000001b69f5cf6a0;  alias, 1 drivers
v000001b69f56ae20_0 .var "PCout", 31 0;
v000001b69f569ca0_0 .net "clk", 0 0, L_000001b69f4f6600;  alias, 1 drivers
v000001b69f56a420_0 .net "rst", 0 0, v000001b69f574d10_0;  alias, 1 drivers
    .scope S_000001b69f466da0;
T_0 ;
    %wait E_000001b69f4f8830;
    %load/vec4 v000001b69f5672a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b69f566440_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b69f5669e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b69f566440_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001b69f566580_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001b69f5666c0_0;
    %load/vec4 v000001b69f567660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001b69f566580_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001b69f5666c0_0;
    %load/vec4 v000001b69f567660_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001b69f566580_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001b69f566580_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001b69f566580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001b69f5664e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b69f566440_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b69f566440_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b69f49a7a0;
T_1 ;
    %wait E_000001b69f4f80f0;
    %load/vec4 v000001b69f56a420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b69f56ae20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b69f56b460_0;
    %assign/vec4 v000001b69f56ae20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b69f49b3a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b69f4c7fa0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001b69f4c7fa0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b69f4c7fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f4ebfe0, 0, 4;
    %load/vec4 v000001b69f4c7fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b69f4c7fa0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f4ebfe0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f4ebfe0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f4ebfe0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f4ebfe0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f4ebfe0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f4ebfe0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f4ebfe0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f4ebfe0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f4ebfe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f4ebfe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f4ebfe0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f4ebfe0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f4ebfe0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001b69f481d60;
T_3 ;
    %wait E_000001b69f4f8c30;
    %load/vec4 v000001b69f4ec760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001b69f4ebf40_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b69f4ed980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b69f4ebe00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b69f4eda20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b69f4ecd00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b69f4ece40_0, 0;
    %assign/vec4 v000001b69f4ecb20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b69f4ebf40_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001b69f4ec9e0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001b69f4ed980_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b69f4ebe00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b69f4eda20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b69f4ecd00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b69f4ece40_0, 0, 1;
    %store/vec4 v000001b69f4ecb20_0, 0, 1;
    %load/vec4 v000001b69f4edac0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ebf40_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ecb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ebe00_0, 0;
    %load/vec4 v000001b69f4ebea0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ed980_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ed980_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ebe00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ecb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ed980_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ebe00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b69f4ecb20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ed980_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ebe00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ed980_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ebe00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ed980_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ebe00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ed980_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ebe00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ed980_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ece40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ebe00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ed980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ecd00_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4eda20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b69f4ed980_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b69f4ec9e0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b69f49b530;
T_4 ;
    %wait E_000001b69f4f80f0;
    %fork t_1, S_000001b69f481290;
    %jmp t_0;
    .scope S_000001b69f481290;
t_1 ;
    %load/vec4 v000001b69f566120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b69f4c93a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b69f4c93a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b69f4c93a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f566300, 0, 4;
    %load/vec4 v000001b69f4c93a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b69f4c93a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b69f566da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b69f566e40_0;
    %load/vec4 v000001b69f567a20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f566300, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f566300, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001b69f49b530;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b69f49b530;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b69f567ca0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b69f567ca0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001b69f567ca0_0;
    %ix/getv/s 4, v000001b69f567ca0_0;
    %load/vec4a v000001b69f566300, 4;
    %ix/getv/s 4, v000001b69f567ca0_0;
    %load/vec4a v000001b69f566300, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b69f567ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b69f567ca0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001b69f4b3b60;
T_6 ;
    %wait E_000001b69f4f7e30;
    %load/vec4 v000001b69f567840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b69f5678e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001b69f5663a0_0;
    %load/vec4 v000001b69f567160_0;
    %add;
    %assign/vec4 v000001b69f5678e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001b69f5663a0_0;
    %load/vec4 v000001b69f567160_0;
    %sub;
    %assign/vec4 v000001b69f5678e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001b69f5663a0_0;
    %load/vec4 v000001b69f567160_0;
    %and;
    %assign/vec4 v000001b69f5678e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001b69f5663a0_0;
    %load/vec4 v000001b69f567160_0;
    %or;
    %assign/vec4 v000001b69f5678e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001b69f5663a0_0;
    %load/vec4 v000001b69f567160_0;
    %xor;
    %assign/vec4 v000001b69f5678e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001b69f5663a0_0;
    %load/vec4 v000001b69f567160_0;
    %or;
    %inv;
    %assign/vec4 v000001b69f5678e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001b69f5663a0_0;
    %load/vec4 v000001b69f567160_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001b69f5678e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001b69f567160_0;
    %load/vec4 v000001b69f5663a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001b69f5678e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001b69f5663a0_0;
    %ix/getv 4, v000001b69f567160_0;
    %shiftl 4;
    %assign/vec4 v000001b69f5678e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001b69f5663a0_0;
    %ix/getv 4, v000001b69f567160_0;
    %shiftr 4;
    %assign/vec4 v000001b69f5678e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b69f49a610;
T_7 ;
    %wait E_000001b69f4f8b30;
    %load/vec4 v000001b69f569d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b69f566620_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b69f567980, 4;
    %assign/vec4 v000001b69f5697a0_0, 0;
T_7.0 ;
    %load/vec4 v000001b69f56b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001b69f567020_0;
    %ix/getv 3, v000001b69f566620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b69f567980, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b69f49a610;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001b69f49a610;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b69f56a060_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b69f56a060_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001b69f56a060_0;
    %load/vec4a v000001b69f567980, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v000001b69f56a060_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b69f56a060_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b69f56a060_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001b69f503d00;
T_10 ;
    %wait E_000001b69f4f80f0;
    %load/vec4 v000001b69f575990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b69f56dd60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b69f56dd60_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b69f56dd60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b69f500c40;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b69f575b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b69f574d10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001b69f500c40;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001b69f575b70_0;
    %inv;
    %assign/vec4 v000001b69f575b70_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b69f500c40;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b69f574d10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b69f574d10_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001b69f575850_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
