// Seed: 3505371336
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 ();
  initial begin
    assign id_1 = id_1;
    $display(1, id_1, id_1, id_1, 1, 1'b0, id_1, id_1, 1, id_1, 1, 1, id_1, 1, id_1, 1);
    id_1 = 1;
    id_1 <= 1;
  end
  initial begin
    if (id_2) id_2 <= id_2;
    else for (id_2 = 1; id_2; id_2 = id_2) id_2 = 1;
  end
  tri id_3 = id_3;
  assign id_3 = 1 - 1'b0;
  assign id_3 = 1;
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
  wire id_4, id_5;
  uwire id_6 = 1;
endmodule
