
---------- Begin Simulation Statistics ----------
final_tick                               18769042239930                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64330                       # Simulator instruction rate (inst/s)
host_mem_usage                               17865364                       # Number of bytes of host memory used
host_op_rate                                   114969                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15330.13                       # Real time elapsed on the host
host_tick_rate                               35869225                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   986193583                       # Number of instructions simulated
sim_ops                                    1762486622                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.549880                       # Number of seconds simulated
sim_ticks                                549879998904                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12131192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops      6995668                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     24254113                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops      6995672                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  41                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     9                       # Number of float alu accesses
system.cpu0.num_fp_insts                            9                       # number of float instructions
system.cpu0.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  7                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                15                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       17     62.96%     62.96% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     62.96% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     62.96% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      2      7.41%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  2      7.41%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     77.78% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  1      3.70%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  2      7.41%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     88.89% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      3.70%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     92.59% # Class of executed instruction
system.cpu0.op_class::MemRead                       1      3.70%     96.30% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     96.30% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  1      3.70%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12223941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         3863                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     24445604                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         3863                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12104138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops      6996940                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     24201375                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops      6996942                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu2.num_int_insts                           5                       # number of integer instructions
system.cpu2.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        23                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12234575                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         3874                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     24466774                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         3874                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu3.num_fp_insts                           20                       # number of float instructions
system.cpu3.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu3.num_int_insts                           5                       # number of integer instructions
system.cpu3.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     43697980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       87327419                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34613905                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      69297387                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        197376796                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       122602508                       # number of cc regfile writes
system.switch_cpus0.committedInsts          245717528                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            439169754                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      6.720283                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                6.720283                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        375876403                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       282994775                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  51260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       635503                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        29139572                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.360316                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           185409297                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          64330799                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      303437594                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    114593703                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          114                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         9450                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     65882945                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    598170181                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    121078498                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1310300                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    594986965                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1715034                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    339091884                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1670325                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    341785514                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         7109                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       316644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       318859                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        548085469                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            571667392                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.618742                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        339123375                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.346194                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             584713289                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       588625157                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189809540                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.148803                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.148803                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass     13068075      2.19%      2.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    247271035     41.47%     43.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     43.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     43.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     72346750     12.13%     55.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     55.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     55.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     55.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     55.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     55.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     55.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        54310      0.01%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     55.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     28265397      4.74%     60.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp     29162792      4.89%     65.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      5611786      0.94%     66.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     14771392      2.48%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     68.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     26932324      4.52%     73.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21481283      3.60%     76.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     94382629     15.83%     92.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     42949497      7.20%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     596297270                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      354991205                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    695107607                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    331481125                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    383529972                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           24738257                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.041486                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1196497      4.84%      4.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      4.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        23842      0.10%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      4.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       207753      0.84%      5.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp       894738      3.62%      9.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      9.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        23523      0.10%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      9.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1806862      7.30%     16.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      6862890     27.74%     44.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead     10007713     40.45%     84.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      3714439     15.01%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     252976247                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   2173652804                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    240186267                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    373647542                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         598160259                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        596297270                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         9922                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    159000409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       187623                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         8937                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     52390964                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1651239996                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.361121                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303536                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1485971973     89.99%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     40594804      2.46%     92.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     28300080      1.71%     94.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     20353532      1.23%     95.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     20381457      1.23%     96.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     15785702      0.96%     97.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15667807      0.95%     98.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      9896598      0.60%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     14288043      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1651239996                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.361110                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     17142973                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     16352189                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    114593703                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     65882945                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      245443155                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1651291256                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        199908661                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       123648839                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249765378                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            446580265                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      6.611370                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                6.611370                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        381414963                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       287291885                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  42755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       646650                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29528600                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.364301                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           186649324                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          65045251                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      306866335                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    116066468                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          121                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        10736                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     66603335                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    605801618                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    121604073                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1394385                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    601566749                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1626307                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    345164641                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1686450                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    347695415                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         7736                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       321058                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       325592                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        556144819                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            579154411                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.618716                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        344095926                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.350728                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             592303966                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       593814396                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191815011                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.151255                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.151255                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass     13174391      2.18%      2.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    250132868     41.48%     43.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     43.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     43.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     73581463     12.20%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        58006      0.01%     55.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     55.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     55.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     55.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     55.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     55.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     55.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     28682052      4.76%     60.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp     29631382      4.91%     65.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      5707283      0.95%     66.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     14984399      2.49%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     68.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     27183891      4.51%     73.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     21697419      3.60%     77.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     94673407     15.70%     92.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     43454577      7.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     602961138                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      358881300                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    703001939                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    336372815                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    388984372                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           24775167                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.041089                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1277318      5.16%      5.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        22029      0.09%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      5.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       217621      0.88%      6.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      6.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp       904765      3.65%      9.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        28185      0.11%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%      9.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1839013      7.42%     17.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      6898979     27.85%     45.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      9849826     39.76%     84.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      3737431     15.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     255680614                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   2179141216                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    242781596                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    376046014                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         605791199                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        602961138                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        10419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    159221240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       197215                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         9378                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     52179182                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1651248501                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.365155                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.313361                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1485244164     89.95%     89.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     40269307      2.44%     92.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     28156348      1.71%     94.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20790594      1.26%     95.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     20035318      1.21%     96.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     16004750      0.97%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     16001455      0.97%     98.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     10138919      0.61%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     14607646      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1651248501                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.365145                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     17466481                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     16845434                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    116066468                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     66603335                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      247375693                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1651291256                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        193066586                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       120398665                       # number of cc regfile writes
system.switch_cpus2.committedInsts          240710613                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            429744047                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      6.860068                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                6.860068                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        370549359                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       278771588                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  50547                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       605078                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        28336198                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.352914                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           181226584                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          63446488                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      303495885                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    112701470                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           93                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         8315                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     64900062                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    586862234                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    117780096                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1220144                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    582763624                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1720253                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    353629270                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1638349                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    356329660                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         6312                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       303608                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       301470                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        536278739                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            561005040                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.619140                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        332031512                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.339737                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             573979333                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       574408390                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      185171923                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.145771                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.145771                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass     12965221      2.22%      2.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    241745017     41.40%     43.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     43.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     43.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     71037894     12.16%     55.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     55.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     55.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     55.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     55.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     55.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     55.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     55.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     55.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     55.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        43857      0.01%     55.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     55.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     55.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     55.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     55.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     55.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     55.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     27865968      4.77%     60.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp     28747684      4.92%     65.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      5482168      0.94%     66.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     14564136      2.49%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     68.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     26231873      4.49%     73.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21040007      3.60%     77.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     91762256     15.71%     92.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     42497688      7.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     583983769                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      348324824                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    682122838                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    326690346                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    377983800                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           24245654                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.041518                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1092295      4.51%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      4.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        17383      0.07%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      4.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       209004      0.86%      5.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      5.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp       885870      3.65%      9.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            1      0.00%      9.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        22602      0.09%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1801143      7.43%     16.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      6832422     28.18%     44.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      9690321     39.97%     84.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      3694613     15.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     246939378                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   2161498454                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    234314694                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    366002619                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         586854170                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        583983769                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded         8064                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    157118034                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       167392                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         7269                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     50441893                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1651240709                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.353664                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.284861                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1486754811     90.04%     90.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     41797498      2.53%     92.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     28609902      1.73%     94.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20575915      1.25%     95.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     19632904      1.19%     96.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     15448073      0.94%     97.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15186524      0.92%     98.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      9533059      0.58%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     13702023      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1651240709                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.353653                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     16822925                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     16157984                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    112701470                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     64900062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      239677508                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1651291256                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        200150290                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       123765711                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            446992460                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      6.605165                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                6.605165                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        381815455                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       287569043                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  46468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       647289                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        29561684                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.364581                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           186701746                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          65093784                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      307280179                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    116158500                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          117                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        10185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     66649403                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    606349061                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    121607962                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1394229                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    602029228                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1603899                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    350494713                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1688034                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    353001262                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         7646                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       321308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       325981                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        556774349                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            579714063                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.618779                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        344520545                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.351067                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             592873513                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       594147987                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      192008732                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.151397                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.151397                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass     13184370      2.18%      2.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    250396933     41.50%     43.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     43.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     43.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     73634998     12.20%     55.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     55.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     55.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     55.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     55.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     55.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     55.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     55.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        57989      0.01%     55.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     55.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     55.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     55.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     55.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     55.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     55.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     55.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     55.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     28715954      4.76%     60.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp     29653502      4.91%     65.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      5714355      0.95%     66.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     15003581      2.49%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     69.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     27212939      4.51%     73.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21719290      3.60%     77.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     94648474     15.69%     92.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     43481072      7.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     603423457                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      359190852                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    703513850                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    336683947                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    389304598                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           24869325                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.041214                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1278408      5.14%      5.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        22966      0.09%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       217591      0.87%      6.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      6.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp       907017      3.65%      9.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        28445      0.11%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%      9.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1819402      7.32%     17.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      6906458     27.77%     44.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      9949814     40.01%     84.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      3739224     15.04%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     255917560                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   2179641747                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    243030116                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    376408360                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         606338648                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        603423457                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        10413                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    159356438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       194570                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         9371                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     52116171                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1651244788                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.365435                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.313918                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1485016890     89.93%     89.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     40439859      2.45%     92.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     28170342      1.71%     94.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20790914      1.26%     95.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     20120400      1.22%     96.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     15998166      0.97%     97.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     15880743      0.96%     98.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     10106508      0.61%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     14720966      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1651244788                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.365425                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     17465736                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     16958259                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    116158500                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     66649403                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      247492695                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1651291256                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     97061913                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        97061913                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    102562773                       # number of overall hits
system.cpu0.dcache.overall_hits::total      102562773                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     36753981                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36753983                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37796464                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37796466                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 3672541655599                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3672541655599                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 3672541655599                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3672541655599                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    133815894                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    133815896                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    140359237                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    140359239                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.274661                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.274661                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.269284                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.269284                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 99922.282041                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 99922.276603                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 97166.276073                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97166.270931                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1896745                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9993                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   189.807365                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12122096                       # number of writebacks
system.cpu0.dcache.writebacks::total         12122096                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25035533                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25035533                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25035533                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25035533                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11718448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11718448                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12131513                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12131513                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 1521533462287                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1521533462287                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 1575146299117                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1575146299117                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.087571                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087571                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.086432                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086432                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 129840.868201                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 129840.868201                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 129839.229379                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 129839.229379                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12122096                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     72506849                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       72506849                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     34116912                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34116914                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 3310484487048                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3310484487048                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    106623761                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    106623763                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.319975                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.319975                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 97033.532432                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97033.526744                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25035287                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25035287                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9081625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9081625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 1160372459673                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1160372459673                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.085174                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.085174                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 127771.457165                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 127771.457165                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     24555064                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      24555064                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2637069                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2637069                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 362057168551                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 362057168551                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27192133                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27192133                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.096979                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.096979                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 137295.295857                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 137295.295857                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          246                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          246                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2636823                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2636823                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 361161002614                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 361161002614                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.096970                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.096970                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 136968.238905                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 136968.238905                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      5500860                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      5500860                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1042483                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1042483                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6543343                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6543343                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.159320                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.159320                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       413065                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       413065                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  53612836830                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  53612836830                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.063128                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.063128                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 129792.736809                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 129792.736809                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.987945                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          114694451                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12122608                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.461203                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18219162243024                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000134                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.987811                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1134996520                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1134996520                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45856102                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45856120                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45856102                       # number of overall hits
system.cpu0.icache.overall_hits::total       45856120                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          350                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           353                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          350                       # number of overall misses
system.cpu0.icache.overall_misses::total          353                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     48276342                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     48276342                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     48276342                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     48276342                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           21                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45856452                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45856473                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           21                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45856452                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45856473                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142857                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142857                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 137932.405714                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 136760.175637                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 137932.405714                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 136760.175637                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           75                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           75                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          275                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          275                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     41242050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41242050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     41242050                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41242050                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 149971.090909                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 149971.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 149971.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 149971.090909                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45856102                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45856120                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          350                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          353                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     48276342                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     48276342                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45856452                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45856473                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 137932.405714                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 136760.175637                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           75                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          275                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          275                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     41242050                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41242050                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 149971.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 149971.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          123.550436                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45856398                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              278                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         164951.071942                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   120.550436                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.235450                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.241309                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        366852062                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       366852062                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        9494959                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5534638                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     24702744                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         8935                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         8935                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       2627927                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      2627927                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      9494959                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          556                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     36385182                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           36385738                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        17792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1551661056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1551678848                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     18115286                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic             1159378304                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      30247142                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.231284                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.421654                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            23251453     76.87%     76.87% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1             6995685     23.13%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   4      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        30247142                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     16149985297                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         276053                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    12113458749                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       957374                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         957374                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       957374                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        957374                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          275                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     11165232                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     11165512                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          275                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     11165232                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     11165512                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     41046246                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 1561512599581                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1561553645827                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     41046246                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 1561512599581                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1561553645827                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          275                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     12122606                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     12122886                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          275                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     12122606                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     12122886                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.921026                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.921028                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.921026                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.921028                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 149259.076364                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 139854.917442                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 139855.086433                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 149259.076364                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 139854.917442                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 139855.086433                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     18115286                       # number of writebacks
system.cpu0.l2cache.writebacks::total        18115286                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          275                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     11165232                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     11165507                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          275                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     11165232                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     11165507                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     40954671                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 1557794577325                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1557835531996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     40954671                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 1557794577325                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1557835531996                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.921026                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.921027                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.921026                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.921027                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 148926.076364                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 139521.917442                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 139522.149061                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 148926.076364                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 139521.917442                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 139522.149061                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             18115286                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2718373                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2718373                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2718373                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2718373                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      9360260                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      9360260                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      9360260                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      9360260                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         8733                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         8733                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data          202                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total          202                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data      2257740                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total      2257740                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         8935                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         8935                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.022608                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.022608                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data 11176.930693                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 11176.930693                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data          202                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total          202                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      3640023                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total      3640023                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.022608                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.022608                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18019.915842                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18019.915842                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       109208                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       109208                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      2518719                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      2518719                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 358321252054                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 358321252054                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      2627927                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      2627927                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.958443                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.958443                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 142263.290210                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 142263.290210                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      2518719                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      2518719                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 357482518627                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 357482518627                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.958443                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.958443                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 141930.290210                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 141930.290210                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       848166                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       848166                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          275                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      8646513                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      8646793                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     41046246                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1203191347527                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 1203232393773                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          275                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      9494679                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      9494959                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.910669                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.910672                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 149259.076364                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 139153.361306                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 139153.602240                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          275                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      8646513                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      8646788                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     40954671                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1200312058698                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 1200353013369                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.910669                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.910671                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 148926.076364                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 138820.361306                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 138820.682705                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1266.272437                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          24210375                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        18117077                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.336329                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   340.055446                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000211                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    98.999422                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   824.217358                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.083021                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.024170                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.201225                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.309149                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1791                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          959                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          398                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.437256                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       406179493                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      406179493                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 549879988248                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30221.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30221.numOps                      0                       # Number of Ops committed
system.cpu0.thread30221.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     99074112                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        99074113                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    104615387                       # number of overall hits
system.cpu1.dcache.overall_hits::total      104615388                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     36663372                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      36663373                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     37709791                       # number of overall misses
system.cpu1.dcache.overall_misses::total     37709792                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 3675200775494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3675200775494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 3675200775494                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3675200775494                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    135737484                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    135737486                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    142325178                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    142325180                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.270105                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.270105                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.264955                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.264955                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 100241.755600                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100241.752866                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 97460.120516                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97460.117932                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1777639                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7798                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   227.960887                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     12220858                       # number of writebacks
system.cpu1.dcache.writebacks::total         12220858                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     24854643                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     24854643                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     24854643                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     24854643                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     11808729                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     11808729                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12224400                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12224400                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 1520080348865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1520080348865                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 1572954842111                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1572954842111                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.086997                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086997                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.085891                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.085891                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 128725.144668                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 128725.144668                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 128673.378007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 128673.378007                       # average overall mshr miss latency
system.cpu1.dcache.replacements              12220858                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     74029713                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       74029714                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     34007296                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     34007297                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 3314615793273                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3314615793273                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    108037009                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    108037011                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.314775                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.314775                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 97467.784362                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97467.781496                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     24854422                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     24854422                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9152874                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9152874                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 1160397778662                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1160397778662                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.084720                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.084720                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 126779.608095                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 126779.608095                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25044399                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25044399                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2656076                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2656076                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 360584982221                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 360584982221                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     27700475                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     27700475                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.095886                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.095886                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 135758.533348                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 135758.533348                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          221                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          221                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2655855                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2655855                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 359682570203                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 359682570203                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.095878                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.095878                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 135430.048027                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 135430.048027                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      5541275                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      5541275                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1046419                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1046419                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      6587694                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      6587694                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.158845                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.158845                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       415671                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       415671                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  52874493246                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  52874493246                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.063098                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.063098                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 127202.747476                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 127202.747476                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.987885                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          116839857                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12221370                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.560291                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000069                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.987816                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1150822810                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1150822810                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     46263925                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        46263947                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     46263925                       # number of overall hits
system.cpu1.icache.overall_hits::total       46263947                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          352                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           354                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          352                       # number of overall misses
system.cpu1.icache.overall_misses::total          354                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     47038248                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     47038248                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     47038248                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     47038248                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     46264277                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     46264301                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     46264277                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     46264301                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 133631.386364                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 132876.406780                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 133631.386364                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 132876.406780                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           73                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           73                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          279                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          279                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          279                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     38641653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     38641653                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     38641653                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     38641653                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 138500.548387                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 138500.548387                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 138500.548387                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 138500.548387                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     46263925                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       46263947                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          352                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          354                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     47038248                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     47038248                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     46264277                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     46264301                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 133631.386364                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 132876.406780                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           73                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          279                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     38641653                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     38641653                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 138500.548387                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 138500.548387                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          124.518156                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           46264228                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              281                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         164641.380783                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   122.518156                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.239293                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.243200                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        370114689                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       370114689                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        9568817                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5538874                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     17101562                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         3050                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         3050                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       2652835                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      2652834                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      9568819                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          562                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     36669701                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           36670263                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        17984                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1564302592                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1564320576                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     10419578                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              666852992                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      22644291                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000171                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.013080                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            22640416     99.98%     99.98% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                3875      0.02%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        22644291                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     16279489490                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         278721                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    12210163281                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1803003                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1803004                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1803003                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1803004                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          278                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     10418369                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     10418650                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          278                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     10418369                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     10418650                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     38441853                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 1556088672332                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1556127114185                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     38441853                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 1556088672332                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1556127114185                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          279                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     12221372                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     12221654                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          279                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     12221372                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     12221654                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.996416                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.852471                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.852475                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.996416                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.852471                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.852475                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 138280.046763                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 149360.103518                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 149359.764863                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 138280.046763                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 149360.103518                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 149359.764863                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     10419578                       # number of writebacks
system.cpu1.l2cache.writebacks::total        10419578                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          278                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     10418369                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     10418647                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          278                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     10418369                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     10418647                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     38349279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 1552619356454                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1552657705733                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     38349279                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 1552619356454                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1552657705733                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.996416                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.852471                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.852474                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.996416                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.852471                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.852474                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 137947.046763                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 149027.103614                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 149026.807966                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 137947.046763                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 149027.103614                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 149026.807966                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             10419578                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2810837                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2810837                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2810837                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2810837                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      9409975                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      9409975                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      9409975                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      9409975                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         3050                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         3050                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         3050                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         3050                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       205061                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       205061                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      2447774                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      2447774                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 356491251565                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 356491251565                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      2652835                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      2652835                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.922701                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.922701                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 145638.956687                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 145638.956687                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      2447774                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      2447774                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 355676143156                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 355676143156                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.922701                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.922701                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 145305.956823                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 145305.956823                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1597942                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1597943                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          278                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      7970595                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      7970876                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     38441853                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1199597420767                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1199635862620                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          279                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      9568537                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      9568819                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.996416                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.833000                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.833005                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 138280.046763                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 150502.869706                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 150502.386767                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          278                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      7970595                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      7970873                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     38349279                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1196943213298                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1196981562577                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.996416                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.833000                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.833005                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 137947.046763                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 150169.869790                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 150169.443495                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2258.281557                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          24445513                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        10422368                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.345485                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.593244                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.000387                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000177                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    68.301537                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2189.386213                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000145                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.016675                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.534518                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.551338                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2790                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          860                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1120                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          318                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.681152                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       401551184                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      401551184                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 549879988248                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32486.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32486.numOps                      0                       # Number of Ops committed
system.cpu1.thread32486.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     94731837                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        94731838                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    100211931                       # number of overall hits
system.cpu2.dcache.overall_hits::total      100211932                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     36648750                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      36648751                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     37687757                       # number of overall misses
system.cpu2.dcache.overall_misses::total     37687758                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 3625541894733                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 3625541894733                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 3625541894733                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 3625541894733                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    131380587                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    131380589                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    137899688                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    137899690                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.278951                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.278951                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.273298                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.273298                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 98926.754520                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98926.751821                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 96199.460603                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 96199.458050                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1808878                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           9676                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   186.944812                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12096411                       # number of writebacks
system.cpu2.dcache.writebacks::total         12096411                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     24956522                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     24956522                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     24956522                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     24956522                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     11692228                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     11692228                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12104511                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12104511                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 1499065515717                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1499065515717                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 1554582270723                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1554582270723                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.088995                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.088995                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.087778                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.087778                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 128210.424542                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 128210.424542                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 128429.993638                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 128429.993638                       # average overall mshr miss latency
system.cpu2.dcache.replacements              12096411                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     70882697                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       70882698                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     34022048                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     34022049                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 3263029067970                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 3263029067970                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    104904745                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    104904747                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.324314                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.324314                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 95909.248849                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95909.246030                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     24956299                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     24956299                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9065749                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9065749                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 1137444958125                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1137444958125                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.086419                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.086419                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 125466.186867                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 125466.186867                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     23849140                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      23849140                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      2626702                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2626702                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 362512826763                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 362512826763                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26475842                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26475842                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.099211                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.099211                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 138010.641010                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 138010.641010                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          223                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          223                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      2626479                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      2626479                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 361620557592                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 361620557592                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.099203                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.099203                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 137682.638084                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 137682.638084                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      5480094                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      5480094                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1039007                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1039007                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      6519101                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      6519101                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.159379                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.159379                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       412283                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       412283                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  55516755006                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  55516755006                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.063242                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.063242                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 134656.910438                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 134656.910438                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.987901                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          112316604                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         12096923                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.284725                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000069                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.987832                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          433                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1115294443                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1115294443                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     44990288                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        44990310                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     44990288                       # number of overall hits
system.cpu2.icache.overall_hits::total       44990310                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          351                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           353                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          351                       # number of overall misses
system.cpu2.icache.overall_misses::total          353                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     55606671                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     55606671                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     55606671                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     55606671                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     44990639                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     44990663                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     44990639                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     44990663                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 158423.564103                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 157525.980170                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 158423.564103                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 157525.980170                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           75                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           75                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     46848105                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     46848105                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     46848105                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     46848105                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 169739.510870                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 169739.510870                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 169739.510870                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 169739.510870                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     44990288                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       44990310                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          351                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          353                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     55606671                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     55606671                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     44990639                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     44990663                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 158423.564103                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 157525.980170                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           75                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     46848105                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     46848105                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 169739.510870                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 169739.510870                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          123.262838                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           44990588                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              278                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         161836.647482                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   121.262838                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.236841                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.240748                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        359925582                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       359925582                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        9478304                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5506287                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     24695796                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         7625                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         7625                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       2618897                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      2618897                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      9478305                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          556                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     36305508                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           36306064                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1548373376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1548391168                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     18105672                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic             1158763008                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      30210534                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.231607                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.421859                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            23213579     76.84%     76.84% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1             6996953     23.16%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   2      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        30210534                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     16115300099                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         276388                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    12087364203                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       942769                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         942770                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       942769                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        942770                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          275                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     11154154                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     11154432                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          275                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     11154154                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     11154432                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     46650969                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 1541013836882                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1541060487851                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     46650969                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 1541013836882                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1541060487851                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          276                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     12096923                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     12097202                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          276                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     12096923                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     12097202                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.996377                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.922065                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.922067                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.996377                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.922065                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.922067                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 169639.887273                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 138156.048131                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 138156.787172                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 169639.887273                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 138156.048131                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 138156.787172                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     18105672                       # number of writebacks
system.cpu2.l2cache.writebacks::total        18105672                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          275                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     11154154                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     11154429                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          275                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     11154154                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     11154429                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     46559394                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 1537299503933                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1537346063327                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     46559394                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 1537299503933                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1537346063327                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.996377                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.922065                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.922067                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.996377                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.922065                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.922067                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 169306.887273                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 137823.048161                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 137823.824360                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 169306.887273                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 137823.048161                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 137823.824360                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             18105672                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2699178                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2699178                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2699178                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2699178                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      9353950                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      9353950                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      9353950                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      9353950                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         7457                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         7457                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data          168                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total          168                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data      1907424                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total      1907424                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         7625                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         7625                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.022033                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.022033                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data 11353.714286                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total 11353.714286                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data          168                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total          168                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data      3023973                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total      3023973                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.022033                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.022033                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 17999.839286                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17999.839286                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       105152                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       105152                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      2513745                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      2513745                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 358795672826                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 358795672826                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      2618897                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      2618897                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.959849                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.959849                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 142733.520236                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 142733.520236                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      2513745                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      2513745                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 357958595741                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 357958595741                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.959849                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.959849                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 142400.520236                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 142400.520236                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       837617                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       837618                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          275                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      8640409                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      8640687                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     46650969                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1182218164056                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 1182264815025                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      9478026                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      9478305                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.996377                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.911625                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.911628                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 169639.887273                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 136824.329040                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 136825.325929                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          275                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      8640409                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      8640684                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     46559394                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1179340908192                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 1179387467586                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.996377                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.911625                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.911628                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 169306.887273                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 136491.329079                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 136492.373473                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1258.068636                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          24157890                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        18107433                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.334142                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   341.245988                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000124                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    92.911588                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   821.910935                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.083312                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.022683                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.200662                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.307146                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1761                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          675                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.429932                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       405327049                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      405327049                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 549879988248                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30221.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30221.numOps                      0                       # Number of Ops committed
system.cpu2.thread30221.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     99177237                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        99177238                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    104741278                       # number of overall hits
system.cpu3.dcache.overall_hits::total      104741279                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     36659927                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      36659928                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     37689270                       # number of overall misses
system.cpu3.dcache.overall_misses::total     37689271                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 3676105667457                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 3676105667457                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 3676105667457                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 3676105667457                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    135837164                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    135837166                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    142430548                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    142430550                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.269881                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.269881                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.264615                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.264615                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 100275.858909                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100275.856173                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 97537.194736                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97537.192148                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1392828                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6980                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   199.545559                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     12231386                       # number of writebacks
system.cpu3.dcache.writebacks::total         12231386                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data     24841162                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     24841162                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data     24841162                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     24841162                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     11818765                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     11818765                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12235014                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12235014                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 1521021618081                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1521021618081                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 1574044899390                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1574044899390                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.087007                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.087007                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.085902                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.085902                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 128695.478595                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 128695.478595                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 128650.845793                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 128650.845793                       # average overall mshr miss latency
system.cpu3.dcache.replacements              12231386                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     74121330                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       74121331                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     34001046                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     34001047                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 3315796590627                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 3315796590627                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    108122376                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    108122378                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.314468                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.314468                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 97520.428949                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97520.426081                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data     24840913                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     24840913                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      9160133                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      9160133                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 1161617988564                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1161617988564                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.084720                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.084720                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 126812.349620                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 126812.349620                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25055907                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25055907                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      2658881                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2658881                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 360309076830                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 360309076830                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     27714788                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     27714788                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.095937                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.095937                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 135511.546711                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 135511.546711                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          249                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          249                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      2658632                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2658632                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 359403629517                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 359403629517                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.095928                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.095928                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 135183.669465                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 135183.669465                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      5564041                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      5564041                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1029343                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1029343                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      6593384                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      6593384                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.156118                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.156118                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       416249                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       416249                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  53023281309                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  53023281309                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.063131                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.063131                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 127383.564427                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 127383.564427                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.987923                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          116976363                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         12231898                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.563223                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000069                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.987854                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1151676298                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1151676298                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     46310704                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        46310726                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     46310704                       # number of overall hits
system.cpu3.icache.overall_hits::total       46310726                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          349                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           351                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          349                       # number of overall misses
system.cpu3.icache.overall_misses::total          351                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     50485797                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     50485797                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     50485797                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     50485797                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           24                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     46311053                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     46311077                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           24                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     46311053                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     46311077                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.083333                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.083333                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 144658.444126                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 143834.179487                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 144658.444126                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 143834.179487                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           71                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           71                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          278                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          278                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          278                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          278                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     41714577                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     41714577                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     41714577                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     41714577                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 150052.435252                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 150052.435252                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 150052.435252                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 150052.435252                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     46310704                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       46310726                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          349                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          351                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     50485797                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     50485797                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     46311053                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     46311077                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 144658.444126                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 143834.179487                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           71                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          278                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          278                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     41714577                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     41714577                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 150052.435252                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 150052.435252                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          124.626125                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           46311006                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              280                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         165396.450000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   122.626125                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.239504                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.243410                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          279                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        370488896                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       370488896                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        9576649                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5549030                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     17109370                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         3146                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         3146                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       2655530                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      2655530                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      9576651                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          560                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     36701478                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           36702038                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1565650240                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1565668160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     10427014                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              667328896                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      22662359                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000171                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.013094                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            22658473     99.98%     99.98% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                3886      0.02%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        22662359                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     16293557707                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         277722                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    12220713720                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1806106                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1806107                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1806106                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1806107                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          277                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     10425794                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     10426074                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          277                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     10425794                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     10426074                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     41514111                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 1557153700880                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1557195214991                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     41514111                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 1557153700880                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1557195214991                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          278                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     12231900                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     12232181                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          278                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     12231900                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     12232181                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.996403                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.852345                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.852348                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.996403                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.852345                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.852348                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 149870.436823                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 149355.886073                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 149355.856767                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 149870.436823                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 149355.886073                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 149355.856767                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     10427014                       # number of writebacks
system.cpu3.l2cache.writebacks::total        10427014                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          277                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     10425794                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     10426071                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          277                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     10425794                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     10426071                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     41421870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 1553681912144                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1553723334014                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     41421870                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 1553681912144                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1553723334014                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.996403                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.852345                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.852348                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.996403                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.852345                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.852348                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 149537.436823                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 149022.886136                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 149022.899807                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 149537.436823                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 149022.886136                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 149022.899807                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             10427014                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      2816406                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      2816406                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      2816406                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      2816406                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      9414934                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      9414934                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      9414934                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      9414934                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         3146                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         3146                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         3146                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         3146                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       205731                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       205731                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      2449799                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      2449799                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 356204735363                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 356204735363                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      2655530                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      2655530                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.922527                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.922527                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 145401.616771                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 145401.616771                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      2449799                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      2449799                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 355388952296                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 355388952296                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.922527                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.922527                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 145068.616771                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 145068.616771                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1600375                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1600376                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          277                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      7975995                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      7976275                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     41514111                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1200948965517                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 1200990479628                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          278                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      9576370                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      9576651                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.996403                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.832883                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.832888                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 149870.436823                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 150570.426074                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 150570.345133                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          277                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      7975995                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      7976272                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     41421870                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1198292959848                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 1198334381718                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.996403                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.832883                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.832887                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 149537.436823                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 150237.426158                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 150237.401849                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2258.796067                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          24466665                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        10429803                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.345842                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     0.579897                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.000392                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000176                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    68.209388                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2190.006213                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000142                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.016653                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.534669                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.551464                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2789                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0         1414                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          570                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          317                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.680908                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       401897035                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      401897035                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 549879988248                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            33234626                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      20313611                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      32112933                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict          25384301                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq              1486                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp             1486                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            9928921                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           9928920                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       33234630                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     33515953                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     31253076                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     33482654                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     31275350                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               129527033                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1430365376                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1333403200                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1428950464                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1334353600                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5527072640                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          34613881                       # Total snoops (count)
system.l3bus.snoopTraffic                   590693120                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           78244830                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 78244830    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             78244830                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          43761035766                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          7450217349                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          6953894928                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          7442943966                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          6958689239                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      2492645                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      1750327                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      2484141                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      1752932                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             8480045                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      2492645                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      1750327                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      2484141                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      1752932                       # number of overall hits
system.l3cache.overall_hits::total            8480045                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          275                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      8672009                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          278                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      8668041                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          275                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      8669476                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          277                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      8672861                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          34683506                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          275                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      8672009                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          278                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      8668041                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          275                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      8669476                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          277                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      8672861                       # number of overall misses
system.l3cache.overall_misses::total         34683506                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     39841784                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1476663850651                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     37220739                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1484729917042                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     45421529                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 1456347519613                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     40302654                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 1485745921182                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 5903649995194                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     39841784                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1476663850651                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     37220739                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1484729917042                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     45421529                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 1456347519613                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     40302654                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 1485745921182                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 5903649995194                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          275                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     11164654                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          278                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     10418368                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          275                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     11153617                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          277                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     10425793                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        43163551                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          275                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     11164654                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          278                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     10418368                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          275                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     11153617                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          277                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     10425793                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       43163551                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.776738                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.831996                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.777279                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.831866                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.803537                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.776738                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.831996                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.777279                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.831866                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.803537                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 144879.214545                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 170279.326353                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 133887.550360                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 171287.828131                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 165169.196364                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 167985.645224                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 145496.945848                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 171309.781303                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 170214.914121                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 144879.214545                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 170279.326353                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 133887.550360                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 171287.828131                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 165169.196364                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 167985.645224                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 145496.945848                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 171309.781303                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 170214.914121                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        9229580                       # number of writebacks
system.l3cache.writebacks::total              9229580                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          275                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      8672009                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          278                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      8668041                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          275                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      8669476                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          277                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      8672861                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     34683492                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          275                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      8672009                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          278                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      8668041                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          275                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      8669476                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          277                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      8672861                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     34683492                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     38010284                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1418908270711                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     35369259                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1427000763982                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     43590029                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1398608809453                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     38457834                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1427984666922                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 5672657938474                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     38010284                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1418908270711                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     35369259                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1427000763982                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     43590029                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1398608809453                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     38457834                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1427984666922                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 5672657938474                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.776738                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.831996                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.777279                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.831866                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.803537                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.776738                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.831996                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.777279                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.831866                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.803537                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 138219.214545                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 163619.326353                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 127227.550360                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 164627.828131                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 158509.196364                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 161325.645224                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 138836.945848                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 164649.781303                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 163554.982828                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 138219.214545                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 163619.326353                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 127227.550360                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 164627.828131                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 158509.196364                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 161325.645224                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 138836.945848                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 164649.781303                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 163554.982828                       # average overall mshr miss latency
system.l3cache.replacements                  34613881                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     11084031                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     11084031                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     11084031                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     11084031                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     32112933                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     32112933                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     32112933                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     32112933                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data          780                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data          704                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total            1486                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data          780                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data          704                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total         1486                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       294092                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       229218                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       290012                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       227606                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1040928                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      2224049                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      2218555                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      2223197                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      2222192                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        8887993                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 343100113181                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 342440536327                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 343654099792                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 342163732609                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 1371358481909                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      2518141                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      2447773                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      2513209                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      2449798                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      9928921                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.883211                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.906357                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.884605                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.907092                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.895162                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 154268.234729                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 154352.962323                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 154576.539907                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 153975.773745                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 154293.380059                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      2224049                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      2218555                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      2223197                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      2222192                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      8887993                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 328287946841                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 327664960027                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 328847607772                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 327363933889                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 1312164448529                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.883211                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.906357                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.884605                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.907092                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.895162                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 147608.234729                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 147692.962323                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 147916.539907                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 147315.773745                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 147633.380059                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      2198553                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      1521109                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      2194129                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      1525326                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      7439117                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          275                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      6447960                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          278                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      6449486                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          275                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      6446279                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          277                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      6450669                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     25795513                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     39841784                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1133563737470                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     37220739                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1142289380715                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     45421529                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1112693419821                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     40302654                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1143582188573                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 4532291513285                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          275                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      8646513                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          278                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      7970595                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          275                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      8640408                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          277                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      7975995                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     33234630                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.745730                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.809160                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.746062                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.808760                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.776164                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 144879.214545                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 175801.918354                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 133887.550360                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 177113.242934                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 165169.196364                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 172610.186407                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 145496.945848                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 177281.176351                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 175700.770645                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          275                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      6447960                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          278                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      6449486                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          275                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      6446279                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          277                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      6450669                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     25795499                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     38010284                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1090620323870                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     35369259                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1099335803955                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     43590029                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1069761201681                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     38457834                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1100620733033                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 4360493489945                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.745730                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.809160                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.746062                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.808760                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.776163                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 138219.214545                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 169141.918354                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 127227.550360                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 170453.242934                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 158509.196364                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 165950.186407                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 138836.945848                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 170621.176351                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 169040.866003                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64951.264351                       # Cycle average of tags in use
system.l3cache.tags.total_refs               51678495                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             43155474                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.197496                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18219191845725                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64951.264351                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.991078                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.991078                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        60062                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1995                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4885                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        23899                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        29283                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.916473                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1424947490                       # Number of tag accesses
system.l3cache.tags.data_accesses          1424947490                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   9229580.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   8671761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   8667771.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   8669212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   8672605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.047032186592                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       576214                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       576214                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            50618362                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8771563                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    34683492                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9229580                       # Number of write requests accepted
system.mem_ctrls.readBursts                  34683492                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9229580                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1038                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       9.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      63.40                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              34683492                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9229580                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1828303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3037666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3865116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3945650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3362909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2669414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2032226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1515231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1102517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  848116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 693887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 613503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 579136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 575388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 587019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 605294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 623700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 638454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 643769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 640377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 624595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 594072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 549895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 497352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 436492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 371653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 306352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 246053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 190615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 143190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 104615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  73489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                  50375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                  33395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                  21119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                  13035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                   7919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                   4653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                   2675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                   1496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                    846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                    440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                    236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                    111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  24553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  72007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 147752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 245807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 348727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 437676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 505495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 554952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 589555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 614472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 634666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 649529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 655831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 658595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 657466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 644783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 180585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 105791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  67173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  45579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  33310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  25503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  20662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  17295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  15140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  13523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  12470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  11615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  11168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  10762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  10566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  10561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  10938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  11267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  11713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  12334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  13128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  13800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  14629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  15260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  15967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  16779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  17391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  18017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  26181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  39290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  51874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  60851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  66004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  68478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  69164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 69291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 68877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 68518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 67743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 66959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 66095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 65330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 64417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 64650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 22892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  7991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  3278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  1477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                    97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                    54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       576214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.190134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3502.500857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       576205    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-196607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::393216-425983            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::458752-491519            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-622591            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.5401e+06-1.57286e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.83501e+06-1.86778e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        576214                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       576214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.017520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.355217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        573620     99.55%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1733      0.30%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           580      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           168      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            55      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            18      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::142-143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        576214                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   66432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              2219743488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            590693120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4036.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1074.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  549879914322                       # Total gap between requests
system.mem_ctrls.avgGap                      12522.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        17600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    554992704                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        17792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    554737344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    554829568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    555046720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    590689216                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 32006.983405615145                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1009297856.088947534561                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 32356.150497312763                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1008833463.856989741325                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 32006.983405615145                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1009001180.450035095215                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 32239.761466746888                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1009396088.430745124817                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1074214768.999307870865                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          275                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      8672009                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          278                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      8668041                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          275                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      8669476                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          277                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      8672861                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      9229580                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     27698394                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 1093532667955                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     24939339                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 1101668582703                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     33277926                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 1073342918705                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     28063391                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 1102474335173                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 34079115796685                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    100721.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    126099.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     89709.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    127095.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    121010.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    123807.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    101311.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    127117.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3692379.91                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         28850400                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets             139746                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     9395                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 721138                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            4                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            5                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8           11                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            8                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        17600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    555008576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        17792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    554754624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    554846464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    555063104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    2219744384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        17600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        17792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        71296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    590693120                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    590693120                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          275                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      8672009                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          278                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      8668041                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          275                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      8669476                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          277                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      8672861                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       34683506                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      9229580                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       9229580                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        32007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data   1009326721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        32356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   1008864889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        32007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   1009031907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        32240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1009425884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4036779640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        32007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        32356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        32007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        32240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       129657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1074221869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1074221869                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1074221869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        32007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data   1009326721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        32356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   1008864889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        32007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   1009031907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        32240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1009425884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5111001509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             34682454                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             9229519                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1089809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1089512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1079512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1079093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1067260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1067096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1077337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1076939                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1090405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1090115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1085480                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1085309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1087388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1087277                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1087992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1087499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      1110895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      1111036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      1071222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      1070287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      1083556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      1083836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      1089791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      1089355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      1106240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      1106264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      1088324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      1088049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      1052594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      1052214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      1075327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      1075441                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       287652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       287577                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       286836                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       286782                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       285888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       285644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       288329                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       288393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       291182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       290949                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       289079                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       289064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       289340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       289134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       289162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       289014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       292625                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       292500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       287719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       287649                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       288978                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       288936                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       288898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       288900                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       293331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       293239                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       288611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       288493                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       282929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       282745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       284975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       284966                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            3764466998218                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          115561936728                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       4371132483586                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               108540.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          126032.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            13523232                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1538315                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            38.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           16.67                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     28850421                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    97.411583                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.173972                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    99.142500                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     21995869     76.24%     76.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      5328575     18.47%     94.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       840431      2.91%     97.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       276461      0.96%     98.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       142555      0.49%     99.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        78412      0.27%     99.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        48337      0.17%     99.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        33342      0.12%     99.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       106439      0.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     28850421                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            2219677056                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          590689216                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4036.657199                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1074.214769                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   26.61                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               21.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               34.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    89977323788.353577                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    119623677689.450577                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   145885388925.422974                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  34689110243.424004                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 196042017269.507263                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 463599405092.328552                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2749672139.023964                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1052566595147.881348                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1914.175088                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    178300254                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  49527800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 500173887994                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           25795513                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9229580                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25384301                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8887993                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8887993                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       25795513                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port    103980893                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total    103980893                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              103980893                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2810437504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2810437504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2810437504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34683506                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34683506    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            34683506                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         35370199357                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        63265510058                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       36364800                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     34027112                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       595972                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     19706125                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19700860                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.973282                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         887341                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       885036                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       871450                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        13586                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          227                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    134729519                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          985                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       595735                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1632728491                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.268979                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.275527                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1528707181     93.63%     93.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     36390849      2.23%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5106694      0.31%     96.17% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9183188      0.56%     96.73% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      9855772      0.60%     97.34% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3433757      0.21%     97.55% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      4011194      0.25%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3961932      0.24%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     32077924      1.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1632728491                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    245717528                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     439169754                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          106025178                       # Number of memory references committed
system.switch_cpus0.commit.loads             78835243                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          23162684                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         282380194                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          238186797                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       808858                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       250720      0.06%      0.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    183986389     41.89%     41.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     41.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     41.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     71444398     16.27%     58.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     58.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     58.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     58.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     58.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     58.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     58.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.22% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        49970      0.01%     58.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     28121172      6.40%     64.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp     29009240      6.61%     71.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      5575551      1.27%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14707136      3.35%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     16612249      3.78%     79.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7757028      1.77%     81.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     62222994     14.17%     95.58% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19432907      4.42%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    439169754                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     32077924                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15240296                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1553204069                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         51626331                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     29498960                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1670325                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17493112                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     616753316                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         2261                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          123206130                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           64333473                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2716290                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               329023                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       834742                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             355075264                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           36364800                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21459651                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1648732243                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3341360                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles          124                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         2207                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         45856452                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1651239996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.410912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.643073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1538144913     93.15%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4875580      0.30%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12752286      0.77%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7563509      0.46%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         6692360      0.41%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        10091597      0.61%     95.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         6386811      0.39%     96.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         7967418      0.48%     96.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        56765522      3.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1651239996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.022022                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.215029                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45856660                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  237                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1053765                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       35758456                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1281                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         7109                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      38693009                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      8166995                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          9594                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 549879998904                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1670325                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        26619203                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      905656833                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         67857814                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    649435806                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     602921712                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      8781031                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents     159497107                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     298391895                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     312090160                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    615987762                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1440371736                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       598425978                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        378879992                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    464391515                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       151596201                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        163427481                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              2160649512                       # The number of ROB reads
system.switch_cpus0.rob.writes             1166316885                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        245717528                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          439169754                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       36728494                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     34296487                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       604135                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     19881641                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       19876146                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.972361                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         916545                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       912785                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       899763                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        13022                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          239                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    134708362                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1041                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       603861                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1632759183                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.273513                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.283760                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1526382718     93.48%     93.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     37552705      2.30%     95.78% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5026119      0.31%     96.09% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      9394404      0.58%     96.67% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4     10626583      0.65%     97.32% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3301960      0.20%     97.52% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      4080405      0.25%     97.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3860764      0.24%     98.01% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     32533525      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1632759183                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249765378                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     446580265                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          107873460                       # Number of memory references committed
system.switch_cpus1.commit.loads             80175354                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          23598193                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         286856729                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          242475430                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       832945                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       267803      0.06%      0.06% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    187165089     41.91%     41.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     41.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     41.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     72635404     16.26%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     28530903      6.39%     64.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp     29467914      6.60%     71.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      5668700      1.27%     72.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     14917632      3.34%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     16925408      3.79%     79.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      7919876      1.77%     81.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     63249946     14.16%     95.57% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19778230      4.43%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    446580265                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     32533525                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        15324107                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1552009375                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         52616054                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     29612512                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1686450                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17684564                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          391                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     624804807                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         2370                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          123721717                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           65048113                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              2727712                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               329549                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       841624                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             359089826                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           36728494                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     21692454                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1648717905                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        3373646                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles          106                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles         2043                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         46264277                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1651248501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.415686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.652691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1537009056     93.08%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4884229      0.30%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12854621      0.78%     94.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7597235      0.46%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         6678754      0.40%     95.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        10205791      0.62%     95.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6409437      0.39%     96.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         8059857      0.49%     96.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        57549521      3.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1651248501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.022242                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.217460                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           46264462                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  214                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1086244                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       35891083                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1384                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         7736                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      38905215                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      7238250                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          7417                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 549879998904                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1686450                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        26808139                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      921038066                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         68893588                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    632822255                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     610833341                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      8419864                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents     144030352                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     289590457                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     305416680                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    623711670                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1459086049                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       605861581                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        384558709                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    472076444                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       151635112                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        164013463                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              2167516561                       # The number of ROB reads
system.switch_cpus1.rob.writes             1181074470                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249765378                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          446580265                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       35358128                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     33265457                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       569278                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     19257971                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       19253339                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.975948                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         816910                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       816712                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       804133                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        12579                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          200                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    133019996                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          795                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       569089                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1632963498                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.263168                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.258101                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1529534658     93.67%     93.67% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     37126942      2.27%     95.94% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5127157      0.31%     96.25% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9055643      0.55%     96.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4     10248078      0.63%     97.44% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3130883      0.19%     97.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3805064      0.23%     97.86% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3761833      0.23%     98.09% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     31173240      1.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1632963498                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    240710613                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     429744047                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          103722067                       # Number of memory references committed
system.switch_cpus2.commit.loads             77247989                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          22431471                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         278032340                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          231810877                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       753294                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       202663      0.05%      0.05% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    179221238     41.70%     41.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     41.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     41.75% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     70244964     16.35%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        40414      0.01%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     58.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     27738526      6.45%     64.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp     28615796      6.66%     71.22% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      5451499      1.27%     72.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     14506880      3.38%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     16021606      3.73%     79.59% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7392210      1.72%     81.31% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     61226383     14.25%     95.56% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19081868      4.44%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    429744047                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     31173240                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        15274933                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1554903950                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         49573721                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     29849753                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1638349                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17082253                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          335                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     604930359                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         1969                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          119795160                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           63448612                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              2714111                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               328860                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       819310                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             348684168                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           35358128                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     20874382                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1648780433                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3277334                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          135                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2164                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         44990639                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          193                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1651240709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.403435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.628587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1540146151     93.27%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4765338      0.29%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12572407      0.76%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7403083      0.45%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6630150      0.40%     95.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         9917481      0.60%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         6330641      0.38%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         7846672      0.48%     96.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        55628786      3.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1651240709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.021412                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.211158                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           44990837                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  227                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             950672                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       35453448                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1072                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         6312                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      38425976                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      6696935                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          9312                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 549879998904                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1638349                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        26592668                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      913168176                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         66215235                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    643626278                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     591298506                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      8744198                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents     145934728                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     287636717                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     317221022                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    604043363                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1412523848                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       585901279                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        373263687                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    454652148                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       149391066                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        164463569                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              2150715697                       # The number of ROB reads
system.switch_cpus2.rob.writes             1143811407                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        240710613                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          429744047                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       36767436                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     34329317                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       604996                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     19898949                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       19893461                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.972421                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         919606                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       915817                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       903081                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        12736                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          237                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    134810727                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1042                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       604723                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1632741209                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.273768                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.284173                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1526305308     93.48%     93.48% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     37543420      2.30%     95.78% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5129770      0.31%     96.09% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9265994      0.57%     96.66% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4     10424401      0.64%     97.30% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3431043      0.21%     97.51% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      4367735      0.27%     97.78% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3856015      0.24%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     32417523      1.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1632741209                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     446992460                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          107949231                       # Number of memory references committed
system.switch_cpus3.commit.loads             80236817                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          23624370                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         287099960                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          242688568                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       836070                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       267809      0.06%      0.06% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    187368581     41.92%     41.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     72687810     16.26%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     28564339      6.39%     64.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp     29489018      6.60%     71.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      5675784      1.27%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     14936528      3.34%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     16946955      3.79%     79.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      7929919      1.77%     81.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     63289862     14.16%     95.57% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19782495      4.43%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    446992460                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     32417523                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        15423904                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1551828421                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         52510103                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     29794323                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1688034                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17699068                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          391                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     625369867                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         2392                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          123717721                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           65096651                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              2728184                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               329642                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       841335                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             359420274                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           36767436                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     21716148                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1648712887                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3376814                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles          106                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles         2053                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         46311053                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          189                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1651244788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.416059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.653329                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1536832609     93.07%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4961573      0.30%     93.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12882951      0.78%     94.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7596083      0.46%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6693970      0.41%     95.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        10237328      0.62%     95.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6404025      0.39%     96.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         7976591      0.48%     96.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        57659658      3.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1651244788                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.022266                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.217660                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           46311242                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  218                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18769042239930                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            1089724                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       35921663                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1405                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         7646                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      38936978                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      7164921                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          6633                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 549879998904                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1688034                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        26925656                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      927061805                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         68944043                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    626625247                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     611381169                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      8535798                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents     142693618                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     280914624                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     307702479                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    624282516                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1460437207                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       606377610                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        384939477                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    472517899                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       151764390                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        164599362                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              2168118281                       # The number of ROB reads
system.switch_cpus3.rob.writes             1182117833                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          446992460                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
