// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "01/17/2026 15:07:18"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	SW,
	KEY,
	CLOCK_50,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	LEDR,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS);
input 	[9:0] SW;
input 	[1:0] KEY;
input 	CLOCK_50;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;
output 	[9:0] LEDR;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;

// Design Ports Information
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[9]~input_o ;
wire \KEY[1]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_HS~output_o ;
wire \VGA_VS~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \count[0]~_wirecell_combout ;
wire \KEY[0]~input_o ;
wire \dut|v_count[0]~10_combout ;
wire \dut|v_count[3]~17 ;
wire \dut|v_count[4]~18_combout ;
wire \dut|h_count[0]~10_combout ;
wire \dut|h_count[4]~26_combout ;
wire \dut|clk_div_count~0_combout ;
wire \dut|vga_en~0_combout ;
wire \dut|vga_en~q ;
wire \dut|h_count[4]~27_combout ;
wire \dut|h_count[0]~11 ;
wire \dut|h_count[1]~12_combout ;
wire \dut|h_count[1]~13 ;
wire \dut|h_count[2]~14_combout ;
wire \dut|h_count[2]~15 ;
wire \dut|h_count[3]~16_combout ;
wire \dut|h_count[3]~17 ;
wire \dut|h_count[4]~18_combout ;
wire \dut|h_count[4]~19 ;
wire \dut|h_count[5]~20_combout ;
wire \dut|h_count[5]~21 ;
wire \dut|h_count[6]~22_combout ;
wire \dut|h_count[6]~23 ;
wire \dut|h_count[7]~24_combout ;
wire \dut|h_count[7]~25 ;
wire \dut|h_count[8]~28_combout ;
wire \dut|h_count[8]~29 ;
wire \dut|h_count[9]~30_combout ;
wire \dut|Equal0~1_combout ;
wire \dut|Equal0~0_combout ;
wire \dut|Equal0~2_combout ;
wire \dut|v_count[1]~29_combout ;
wire \dut|v_count[4]~19 ;
wire \dut|v_count[5]~20_combout ;
wire \dut|v_count[5]~21 ;
wire \dut|v_count[6]~22_combout ;
wire \dut|v_count[6]~23 ;
wire \dut|v_count[7]~24_combout ;
wire \dut|v_count[7]~25 ;
wire \dut|v_count[8]~26_combout ;
wire \dut|LessThan5~2_combout ;
wire \dut|Equal1~0_combout ;
wire \dut|v_count[8]~27 ;
wire \dut|v_count[9]~30_combout ;
wire \dut|Equal1~1_combout ;
wire \dut|v_count[1]~28_combout ;
wire \dut|v_count[0]~11 ;
wire \dut|v_count[1]~12_combout ;
wire \dut|v_count[1]~13 ;
wire \dut|v_count[2]~14_combout ;
wire \dut|v_count[2]~15 ;
wire \dut|v_count[3]~16_combout ;
wire \dut|Add4~1 ;
wire \dut|Add4~3 ;
wire \dut|Add4~5 ;
wire \dut|Add4~6_combout ;
wire \dut|Add4~4_combout ;
wire \dut|LessThan4~0_combout ;
wire \dut|LessThan4~1_combout ;
wire \dut|vga_active~0_combout ;
wire \dut|vga_active~1_combout ;
wire \dut|LessThan5~0_combout ;
wire \dut|LessThan5~1_combout ;
wire \dut|vga_active~2_combout ;
wire \always0~1_combout ;
wire \dut|Add4~0_combout ;
wire \dut|Add4~2_combout ;
wire \always0~0_combout ;
wire \dut|Add4~7 ;
wire \dut|Add4~9 ;
wire \dut|Add4~11 ;
wire \dut|Add4~13 ;
wire \dut|Add4~15 ;
wire \dut|Add4~17 ;
wire \dut|Add4~18_combout ;
wire \dut|Add4~16_combout ;
wire \always0~4_combout ;
wire \dut|Add4~14_combout ;
wire \dut|Add4~8_combout ;
wire \dut|Add4~10_combout ;
wire \always0~2_combout ;
wire \dut|Add4~12_combout ;
wire \always0~3_combout ;
wire \always0~5_combout ;
wire \frame_edge~0_combout ;
wire \frame_edge~q ;
wire \count[1]~0_combout ;
wire \Add0~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[95]~8_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[95]~9_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[94]~1_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[98]~3_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[98]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[97]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[96]~7_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~9_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[106]~11_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[96]~6_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[107]~12_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[97]~5_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[108]~13_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[94]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[105]~10_combout ;
wire \Equal2~1_combout ;
wire \always1~1_combout ;
wire \Equal2~2_combout ;
wire \always1~4_combout ;
wire \dut|Add3~1 ;
wire \dut|Add3~2_combout ;
wire \dut|Add3~3 ;
wire \dut|Add3~4_combout ;
wire \dut|Add3~0_combout ;
wire \dut|Add3~5 ;
wire \dut|Add3~6_combout ;
wire \always1~6_combout ;
wire \always1~7_combout ;
wire \Equal2~3_combout ;
wire \always1~5_combout ;
wire \dut|Add3~7 ;
wire \dut|Add3~8_combout ;
wire \dut|Add3~9 ;
wire \dut|Add3~10_combout ;
wire \always1~2_combout ;
wire \always1~3_combout ;
wire \always1~8_combout ;
wire \Equal2~0_combout ;
wire \always1~0_combout ;
wire \always1~9_combout ;
wire \SW[0]~input_o ;
wire \VGA_R~0_combout ;
wire \SW[1]~input_o ;
wire \VGA_R~1_combout ;
wire \SW[2]~input_o ;
wire \VGA_R~2_combout ;
wire \SW[3]~input_o ;
wire \VGA_G~0_combout ;
wire \SW[4]~input_o ;
wire \VGA_G~1_combout ;
wire \SW[5]~input_o ;
wire \VGA_G~2_combout ;
wire \SW[6]~input_o ;
wire \VGA_B~0_combout ;
wire \SW[7]~input_o ;
wire \VGA_B~1_combout ;
wire \SW[8]~input_o ;
wire \VGA_B~2_combout ;
wire \dut|LessThan0~0_combout ;
wire \dut|LessThan0~1_combout ;
wire \dut|LessThan1~0_combout ;
wire [9:0] \dut|v_count ;
wire [9:0] count;
wire [9:0] \dut|h_count ;
wire [0:0] \dut|clk_div_count ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(count[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(count[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(count[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(count[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(count[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(count[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(count[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(count[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(count[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \VGA_R[0]~output (
	.i(\always1~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \VGA_R[1]~output (
	.i(\VGA_R~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \VGA_R[2]~output (
	.i(\VGA_R~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
fiftyfivenm_io_obuf \VGA_R[3]~output (
	.i(\VGA_R~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \VGA_G[0]~output (
	.i(\always1~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \VGA_G[1]~output (
	.i(\VGA_G~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \VGA_G[2]~output (
	.i(\VGA_G~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N2
fiftyfivenm_io_obuf \VGA_G[3]~output (
	.i(\VGA_G~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \VGA_B[0]~output (
	.i(\always1~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \VGA_B[1]~output (
	.i(\VGA_B~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \VGA_B[2]~output (
	.i(\VGA_B~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N9
fiftyfivenm_io_obuf \VGA_B[3]~output (
	.i(\VGA_B~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \VGA_HS~output (
	.i(!\dut|LessThan0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \VGA_VS~output (
	.i(\dut|LessThan1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .listen_to_nsleep_signal = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N16
fiftyfivenm_lcell_comb \count[0]~_wirecell (
// Equation(s):
// \count[0]~_wirecell_combout  = !count[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(count[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\count[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \count[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \count[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N4
fiftyfivenm_lcell_comb \dut|v_count[0]~10 (
// Equation(s):
// \dut|v_count[0]~10_combout  = \dut|v_count [0] $ (VCC)
// \dut|v_count[0]~11  = CARRY(\dut|v_count [0])

	.dataa(gnd),
	.datab(\dut|v_count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut|v_count[0]~10_combout ),
	.cout(\dut|v_count[0]~11 ));
// synopsys translate_off
defparam \dut|v_count[0]~10 .lut_mask = 16'h33CC;
defparam \dut|v_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N10
fiftyfivenm_lcell_comb \dut|v_count[3]~16 (
// Equation(s):
// \dut|v_count[3]~16_combout  = (\dut|v_count [3] & (!\dut|v_count[2]~15 )) # (!\dut|v_count [3] & ((\dut|v_count[2]~15 ) # (GND)))
// \dut|v_count[3]~17  = CARRY((!\dut|v_count[2]~15 ) # (!\dut|v_count [3]))

	.dataa(\dut|v_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|v_count[2]~15 ),
	.combout(\dut|v_count[3]~16_combout ),
	.cout(\dut|v_count[3]~17 ));
// synopsys translate_off
defparam \dut|v_count[3]~16 .lut_mask = 16'h5A5F;
defparam \dut|v_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N12
fiftyfivenm_lcell_comb \dut|v_count[4]~18 (
// Equation(s):
// \dut|v_count[4]~18_combout  = (\dut|v_count [4] & (\dut|v_count[3]~17  $ (GND))) # (!\dut|v_count [4] & (!\dut|v_count[3]~17  & VCC))
// \dut|v_count[4]~19  = CARRY((\dut|v_count [4] & !\dut|v_count[3]~17 ))

	.dataa(\dut|v_count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|v_count[3]~17 ),
	.combout(\dut|v_count[4]~18_combout ),
	.cout(\dut|v_count[4]~19 ));
// synopsys translate_off
defparam \dut|v_count[4]~18 .lut_mask = 16'hA50A;
defparam \dut|v_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N6
fiftyfivenm_lcell_comb \dut|h_count[0]~10 (
// Equation(s):
// \dut|h_count[0]~10_combout  = \dut|h_count [0] $ (VCC)
// \dut|h_count[0]~11  = CARRY(\dut|h_count [0])

	.dataa(\dut|h_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut|h_count[0]~10_combout ),
	.cout(\dut|h_count[0]~11 ));
// synopsys translate_off
defparam \dut|h_count[0]~10 .lut_mask = 16'h55AA;
defparam \dut|h_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N20
fiftyfivenm_lcell_comb \dut|h_count[4]~26 (
// Equation(s):
// \dut|h_count[4]~26_combout  = (!\dut|Equal0~2_combout ) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\dut|Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|h_count[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dut|h_count[4]~26 .lut_mask = 16'h5F5F;
defparam \dut|h_count[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N24
fiftyfivenm_lcell_comb \dut|clk_div_count~0 (
// Equation(s):
// \dut|clk_div_count~0_combout  = (\KEY[0]~input_o  & !\dut|clk_div_count [0])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\dut|clk_div_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dut|clk_div_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|clk_div_count~0 .lut_mask = 16'h0A0A;
defparam \dut|clk_div_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N25
dffeas \dut|clk_div_count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|clk_div_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_div_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_div_count[0] .is_wysiwyg = "true";
defparam \dut|clk_div_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N22
fiftyfivenm_lcell_comb \dut|vga_en~0 (
// Equation(s):
// \dut|vga_en~0_combout  = (\KEY[0]~input_o  & \dut|clk_div_count [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\dut|clk_div_count [0]),
	.cin(gnd),
	.combout(\dut|vga_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_en~0 .lut_mask = 16'hF000;
defparam \dut|vga_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N23
dffeas \dut|vga_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|vga_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|vga_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|vga_en .is_wysiwyg = "true";
defparam \dut|vga_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N18
fiftyfivenm_lcell_comb \dut|h_count[4]~27 (
// Equation(s):
// \dut|h_count[4]~27_combout  = (\dut|vga_en~q ) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\dut|vga_en~q ),
	.cin(gnd),
	.combout(\dut|h_count[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dut|h_count[4]~27 .lut_mask = 16'hFF0F;
defparam \dut|h_count[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y47_N7
dffeas \dut|h_count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|h_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|h_count[4]~26_combout ),
	.sload(gnd),
	.ena(\dut|h_count[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|h_count[0] .is_wysiwyg = "true";
defparam \dut|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N8
fiftyfivenm_lcell_comb \dut|h_count[1]~12 (
// Equation(s):
// \dut|h_count[1]~12_combout  = (\dut|h_count [1] & (!\dut|h_count[0]~11 )) # (!\dut|h_count [1] & ((\dut|h_count[0]~11 ) # (GND)))
// \dut|h_count[1]~13  = CARRY((!\dut|h_count[0]~11 ) # (!\dut|h_count [1]))

	.dataa(gnd),
	.datab(\dut|h_count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|h_count[0]~11 ),
	.combout(\dut|h_count[1]~12_combout ),
	.cout(\dut|h_count[1]~13 ));
// synopsys translate_off
defparam \dut|h_count[1]~12 .lut_mask = 16'h3C3F;
defparam \dut|h_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y47_N9
dffeas \dut|h_count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|h_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|h_count[4]~26_combout ),
	.sload(gnd),
	.ena(\dut|h_count[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|h_count[1] .is_wysiwyg = "true";
defparam \dut|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N10
fiftyfivenm_lcell_comb \dut|h_count[2]~14 (
// Equation(s):
// \dut|h_count[2]~14_combout  = (\dut|h_count [2] & (\dut|h_count[1]~13  $ (GND))) # (!\dut|h_count [2] & (!\dut|h_count[1]~13  & VCC))
// \dut|h_count[2]~15  = CARRY((\dut|h_count [2] & !\dut|h_count[1]~13 ))

	.dataa(\dut|h_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|h_count[1]~13 ),
	.combout(\dut|h_count[2]~14_combout ),
	.cout(\dut|h_count[2]~15 ));
// synopsys translate_off
defparam \dut|h_count[2]~14 .lut_mask = 16'hA50A;
defparam \dut|h_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y47_N11
dffeas \dut|h_count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|h_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|h_count[4]~26_combout ),
	.sload(gnd),
	.ena(\dut|h_count[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|h_count[2] .is_wysiwyg = "true";
defparam \dut|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N12
fiftyfivenm_lcell_comb \dut|h_count[3]~16 (
// Equation(s):
// \dut|h_count[3]~16_combout  = (\dut|h_count [3] & (!\dut|h_count[2]~15 )) # (!\dut|h_count [3] & ((\dut|h_count[2]~15 ) # (GND)))
// \dut|h_count[3]~17  = CARRY((!\dut|h_count[2]~15 ) # (!\dut|h_count [3]))

	.dataa(\dut|h_count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|h_count[2]~15 ),
	.combout(\dut|h_count[3]~16_combout ),
	.cout(\dut|h_count[3]~17 ));
// synopsys translate_off
defparam \dut|h_count[3]~16 .lut_mask = 16'h5A5F;
defparam \dut|h_count[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y47_N13
dffeas \dut|h_count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|h_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|h_count[4]~26_combout ),
	.sload(gnd),
	.ena(\dut|h_count[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|h_count[3] .is_wysiwyg = "true";
defparam \dut|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N14
fiftyfivenm_lcell_comb \dut|h_count[4]~18 (
// Equation(s):
// \dut|h_count[4]~18_combout  = (\dut|h_count [4] & (\dut|h_count[3]~17  $ (GND))) # (!\dut|h_count [4] & (!\dut|h_count[3]~17  & VCC))
// \dut|h_count[4]~19  = CARRY((\dut|h_count [4] & !\dut|h_count[3]~17 ))

	.dataa(gnd),
	.datab(\dut|h_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|h_count[3]~17 ),
	.combout(\dut|h_count[4]~18_combout ),
	.cout(\dut|h_count[4]~19 ));
// synopsys translate_off
defparam \dut|h_count[4]~18 .lut_mask = 16'hC30C;
defparam \dut|h_count[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y47_N15
dffeas \dut|h_count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|h_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|h_count[4]~26_combout ),
	.sload(gnd),
	.ena(\dut|h_count[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|h_count[4] .is_wysiwyg = "true";
defparam \dut|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N16
fiftyfivenm_lcell_comb \dut|h_count[5]~20 (
// Equation(s):
// \dut|h_count[5]~20_combout  = (\dut|h_count [5] & (!\dut|h_count[4]~19 )) # (!\dut|h_count [5] & ((\dut|h_count[4]~19 ) # (GND)))
// \dut|h_count[5]~21  = CARRY((!\dut|h_count[4]~19 ) # (!\dut|h_count [5]))

	.dataa(gnd),
	.datab(\dut|h_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|h_count[4]~19 ),
	.combout(\dut|h_count[5]~20_combout ),
	.cout(\dut|h_count[5]~21 ));
// synopsys translate_off
defparam \dut|h_count[5]~20 .lut_mask = 16'h3C3F;
defparam \dut|h_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y47_N17
dffeas \dut|h_count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|h_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|h_count[4]~26_combout ),
	.sload(gnd),
	.ena(\dut|h_count[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|h_count[5] .is_wysiwyg = "true";
defparam \dut|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N18
fiftyfivenm_lcell_comb \dut|h_count[6]~22 (
// Equation(s):
// \dut|h_count[6]~22_combout  = (\dut|h_count [6] & (\dut|h_count[5]~21  $ (GND))) # (!\dut|h_count [6] & (!\dut|h_count[5]~21  & VCC))
// \dut|h_count[6]~23  = CARRY((\dut|h_count [6] & !\dut|h_count[5]~21 ))

	.dataa(gnd),
	.datab(\dut|h_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|h_count[5]~21 ),
	.combout(\dut|h_count[6]~22_combout ),
	.cout(\dut|h_count[6]~23 ));
// synopsys translate_off
defparam \dut|h_count[6]~22 .lut_mask = 16'hC30C;
defparam \dut|h_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y47_N19
dffeas \dut|h_count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|h_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|h_count[4]~26_combout ),
	.sload(gnd),
	.ena(\dut|h_count[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|h_count[6] .is_wysiwyg = "true";
defparam \dut|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N20
fiftyfivenm_lcell_comb \dut|h_count[7]~24 (
// Equation(s):
// \dut|h_count[7]~24_combout  = (\dut|h_count [7] & (!\dut|h_count[6]~23 )) # (!\dut|h_count [7] & ((\dut|h_count[6]~23 ) # (GND)))
// \dut|h_count[7]~25  = CARRY((!\dut|h_count[6]~23 ) # (!\dut|h_count [7]))

	.dataa(gnd),
	.datab(\dut|h_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|h_count[6]~23 ),
	.combout(\dut|h_count[7]~24_combout ),
	.cout(\dut|h_count[7]~25 ));
// synopsys translate_off
defparam \dut|h_count[7]~24 .lut_mask = 16'h3C3F;
defparam \dut|h_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y47_N21
dffeas \dut|h_count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|h_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|h_count[4]~26_combout ),
	.sload(gnd),
	.ena(\dut|h_count[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|h_count[7] .is_wysiwyg = "true";
defparam \dut|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N22
fiftyfivenm_lcell_comb \dut|h_count[8]~28 (
// Equation(s):
// \dut|h_count[8]~28_combout  = (\dut|h_count [8] & (\dut|h_count[7]~25  $ (GND))) # (!\dut|h_count [8] & (!\dut|h_count[7]~25  & VCC))
// \dut|h_count[8]~29  = CARRY((\dut|h_count [8] & !\dut|h_count[7]~25 ))

	.dataa(\dut|h_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|h_count[7]~25 ),
	.combout(\dut|h_count[8]~28_combout ),
	.cout(\dut|h_count[8]~29 ));
// synopsys translate_off
defparam \dut|h_count[8]~28 .lut_mask = 16'hA50A;
defparam \dut|h_count[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y47_N23
dffeas \dut|h_count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|h_count[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|h_count[4]~26_combout ),
	.sload(gnd),
	.ena(\dut|h_count[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|h_count[8] .is_wysiwyg = "true";
defparam \dut|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N24
fiftyfivenm_lcell_comb \dut|h_count[9]~30 (
// Equation(s):
// \dut|h_count[9]~30_combout  = \dut|h_count[8]~29  $ (\dut|h_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|h_count [9]),
	.cin(\dut|h_count[8]~29 ),
	.combout(\dut|h_count[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dut|h_count[9]~30 .lut_mask = 16'h0FF0;
defparam \dut|h_count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y47_N25
dffeas \dut|h_count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|h_count[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|h_count[4]~26_combout ),
	.sload(gnd),
	.ena(\dut|h_count[4]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|h_count[9] .is_wysiwyg = "true";
defparam \dut|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N0
fiftyfivenm_lcell_comb \dut|Equal0~1 (
// Equation(s):
// \dut|Equal0~1_combout  = (((!\dut|h_count [0]) # (!\dut|h_count [1])) # (!\dut|h_count [9])) # (!\dut|h_count [8])

	.dataa(\dut|h_count [8]),
	.datab(\dut|h_count [9]),
	.datac(\dut|h_count [1]),
	.datad(\dut|h_count [0]),
	.cin(gnd),
	.combout(\dut|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|Equal0~1 .lut_mask = 16'h7FFF;
defparam \dut|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N26
fiftyfivenm_lcell_comb \dut|Equal0~0 (
// Equation(s):
// \dut|Equal0~0_combout  = (\dut|h_count [7]) # ((\dut|h_count [5]) # ((\dut|h_count [6]) # (!\dut|h_count [4])))

	.dataa(\dut|h_count [7]),
	.datab(\dut|h_count [5]),
	.datac(\dut|h_count [4]),
	.datad(\dut|h_count [6]),
	.cin(gnd),
	.combout(\dut|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|Equal0~0 .lut_mask = 16'hFFEF;
defparam \dut|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N2
fiftyfivenm_lcell_comb \dut|Equal0~2 (
// Equation(s):
// \dut|Equal0~2_combout  = ((\dut|Equal0~1_combout ) # ((\dut|Equal0~0_combout ) # (!\dut|h_count [2]))) # (!\dut|h_count [3])

	.dataa(\dut|h_count [3]),
	.datab(\dut|Equal0~1_combout ),
	.datac(\dut|Equal0~0_combout ),
	.datad(\dut|h_count [2]),
	.cin(gnd),
	.combout(\dut|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|Equal0~2 .lut_mask = 16'hFDFF;
defparam \dut|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N10
fiftyfivenm_lcell_comb \dut|v_count[1]~29 (
// Equation(s):
// \dut|v_count[1]~29_combout  = ((!\dut|Equal0~2_combout  & \dut|vga_en~q )) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\dut|Equal0~2_combout ),
	.datad(\dut|vga_en~q ),
	.cin(gnd),
	.combout(\dut|v_count[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dut|v_count[1]~29 .lut_mask = 16'h5F55;
defparam \dut|v_count[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y46_N13
dffeas \dut|v_count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|v_count[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|v_count[1]~28_combout ),
	.sload(gnd),
	.ena(\dut|v_count[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|v_count[4] .is_wysiwyg = "true";
defparam \dut|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N14
fiftyfivenm_lcell_comb \dut|v_count[5]~20 (
// Equation(s):
// \dut|v_count[5]~20_combout  = (\dut|v_count [5] & (!\dut|v_count[4]~19 )) # (!\dut|v_count [5] & ((\dut|v_count[4]~19 ) # (GND)))
// \dut|v_count[5]~21  = CARRY((!\dut|v_count[4]~19 ) # (!\dut|v_count [5]))

	.dataa(gnd),
	.datab(\dut|v_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|v_count[4]~19 ),
	.combout(\dut|v_count[5]~20_combout ),
	.cout(\dut|v_count[5]~21 ));
// synopsys translate_off
defparam \dut|v_count[5]~20 .lut_mask = 16'h3C3F;
defparam \dut|v_count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y46_N15
dffeas \dut|v_count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|v_count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|v_count[1]~28_combout ),
	.sload(gnd),
	.ena(\dut|v_count[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|v_count[5] .is_wysiwyg = "true";
defparam \dut|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N16
fiftyfivenm_lcell_comb \dut|v_count[6]~22 (
// Equation(s):
// \dut|v_count[6]~22_combout  = (\dut|v_count [6] & (\dut|v_count[5]~21  $ (GND))) # (!\dut|v_count [6] & (!\dut|v_count[5]~21  & VCC))
// \dut|v_count[6]~23  = CARRY((\dut|v_count [6] & !\dut|v_count[5]~21 ))

	.dataa(gnd),
	.datab(\dut|v_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|v_count[5]~21 ),
	.combout(\dut|v_count[6]~22_combout ),
	.cout(\dut|v_count[6]~23 ));
// synopsys translate_off
defparam \dut|v_count[6]~22 .lut_mask = 16'hC30C;
defparam \dut|v_count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y46_N17
dffeas \dut|v_count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|v_count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|v_count[1]~28_combout ),
	.sload(gnd),
	.ena(\dut|v_count[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|v_count[6] .is_wysiwyg = "true";
defparam \dut|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N18
fiftyfivenm_lcell_comb \dut|v_count[7]~24 (
// Equation(s):
// \dut|v_count[7]~24_combout  = (\dut|v_count [7] & (!\dut|v_count[6]~23 )) # (!\dut|v_count [7] & ((\dut|v_count[6]~23 ) # (GND)))
// \dut|v_count[7]~25  = CARRY((!\dut|v_count[6]~23 ) # (!\dut|v_count [7]))

	.dataa(gnd),
	.datab(\dut|v_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|v_count[6]~23 ),
	.combout(\dut|v_count[7]~24_combout ),
	.cout(\dut|v_count[7]~25 ));
// synopsys translate_off
defparam \dut|v_count[7]~24 .lut_mask = 16'h3C3F;
defparam \dut|v_count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y46_N19
dffeas \dut|v_count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|v_count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|v_count[1]~28_combout ),
	.sload(gnd),
	.ena(\dut|v_count[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|v_count[7] .is_wysiwyg = "true";
defparam \dut|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N20
fiftyfivenm_lcell_comb \dut|v_count[8]~26 (
// Equation(s):
// \dut|v_count[8]~26_combout  = (\dut|v_count [8] & (\dut|v_count[7]~25  $ (GND))) # (!\dut|v_count [8] & (!\dut|v_count[7]~25  & VCC))
// \dut|v_count[8]~27  = CARRY((\dut|v_count [8] & !\dut|v_count[7]~25 ))

	.dataa(gnd),
	.datab(\dut|v_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|v_count[7]~25 ),
	.combout(\dut|v_count[8]~26_combout ),
	.cout(\dut|v_count[8]~27 ));
// synopsys translate_off
defparam \dut|v_count[8]~26 .lut_mask = 16'hC30C;
defparam \dut|v_count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y46_N21
dffeas \dut|v_count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|v_count[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|v_count[1]~28_combout ),
	.sload(gnd),
	.ena(\dut|v_count[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|v_count[8] .is_wysiwyg = "true";
defparam \dut|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N2
fiftyfivenm_lcell_comb \dut|LessThan5~2 (
// Equation(s):
// \dut|LessThan5~2_combout  = (!\dut|v_count [7] & (!\dut|v_count [8] & !\dut|v_count [6]))

	.dataa(gnd),
	.datab(\dut|v_count [7]),
	.datac(\dut|v_count [8]),
	.datad(\dut|v_count [6]),
	.cin(gnd),
	.combout(\dut|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|LessThan5~2 .lut_mask = 16'h0003;
defparam \dut|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N12
fiftyfivenm_lcell_comb \dut|Equal1~0 (
// Equation(s):
// \dut|Equal1~0_combout  = (!\dut|v_count [1] & (\dut|LessThan5~2_combout  & (!\dut|v_count [4] & !\dut|v_count [5])))

	.dataa(\dut|v_count [1]),
	.datab(\dut|LessThan5~2_combout ),
	.datac(\dut|v_count [4]),
	.datad(\dut|v_count [5]),
	.cin(gnd),
	.combout(\dut|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|Equal1~0 .lut_mask = 16'h0004;
defparam \dut|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N22
fiftyfivenm_lcell_comb \dut|v_count[9]~30 (
// Equation(s):
// \dut|v_count[9]~30_combout  = \dut|v_count [9] $ (\dut|v_count[8]~27 )

	.dataa(\dut|v_count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dut|v_count[8]~27 ),
	.combout(\dut|v_count[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dut|v_count[9]~30 .lut_mask = 16'h5A5A;
defparam \dut|v_count[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y46_N23
dffeas \dut|v_count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|v_count[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|v_count[1]~28_combout ),
	.sload(gnd),
	.ena(\dut|v_count[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|v_count[9] .is_wysiwyg = "true";
defparam \dut|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N28
fiftyfivenm_lcell_comb \dut|Equal1~1 (
// Equation(s):
// \dut|Equal1~1_combout  = ((\dut|v_count [0]) # ((!\dut|v_count [2]) # (!\dut|v_count [3]))) # (!\dut|v_count [9])

	.dataa(\dut|v_count [9]),
	.datab(\dut|v_count [0]),
	.datac(\dut|v_count [3]),
	.datad(\dut|v_count [2]),
	.cin(gnd),
	.combout(\dut|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|Equal1~1 .lut_mask = 16'hDFFF;
defparam \dut|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y50_N16
fiftyfivenm_lcell_comb \dut|v_count[1]~28 (
// Equation(s):
// \dut|v_count[1]~28_combout  = ((\dut|Equal1~0_combout  & !\dut|Equal1~1_combout )) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\dut|Equal1~0_combout ),
	.datad(\dut|Equal1~1_combout ),
	.cin(gnd),
	.combout(\dut|v_count[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dut|v_count[1]~28 .lut_mask = 16'h55F5;
defparam \dut|v_count[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y46_N5
dffeas \dut|v_count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|v_count[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|v_count[1]~28_combout ),
	.sload(gnd),
	.ena(\dut|v_count[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|v_count[0] .is_wysiwyg = "true";
defparam \dut|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N6
fiftyfivenm_lcell_comb \dut|v_count[1]~12 (
// Equation(s):
// \dut|v_count[1]~12_combout  = (\dut|v_count [1] & (!\dut|v_count[0]~11 )) # (!\dut|v_count [1] & ((\dut|v_count[0]~11 ) # (GND)))
// \dut|v_count[1]~13  = CARRY((!\dut|v_count[0]~11 ) # (!\dut|v_count [1]))

	.dataa(\dut|v_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|v_count[0]~11 ),
	.combout(\dut|v_count[1]~12_combout ),
	.cout(\dut|v_count[1]~13 ));
// synopsys translate_off
defparam \dut|v_count[1]~12 .lut_mask = 16'h5A5F;
defparam \dut|v_count[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y46_N7
dffeas \dut|v_count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|v_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|v_count[1]~28_combout ),
	.sload(gnd),
	.ena(\dut|v_count[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|v_count[1] .is_wysiwyg = "true";
defparam \dut|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N8
fiftyfivenm_lcell_comb \dut|v_count[2]~14 (
// Equation(s):
// \dut|v_count[2]~14_combout  = (\dut|v_count [2] & (\dut|v_count[1]~13  $ (GND))) # (!\dut|v_count [2] & (!\dut|v_count[1]~13  & VCC))
// \dut|v_count[2]~15  = CARRY((\dut|v_count [2] & !\dut|v_count[1]~13 ))

	.dataa(gnd),
	.datab(\dut|v_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|v_count[1]~13 ),
	.combout(\dut|v_count[2]~14_combout ),
	.cout(\dut|v_count[2]~15 ));
// synopsys translate_off
defparam \dut|v_count[2]~14 .lut_mask = 16'hC30C;
defparam \dut|v_count[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y46_N9
dffeas \dut|v_count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|v_count[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|v_count[1]~28_combout ),
	.sload(gnd),
	.ena(\dut|v_count[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|v_count[2] .is_wysiwyg = "true";
defparam \dut|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y46_N11
dffeas \dut|v_count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\dut|v_count[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dut|v_count[1]~28_combout ),
	.sload(gnd),
	.ena(\dut|v_count[1]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|v_count[3] .is_wysiwyg = "true";
defparam \dut|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N12
fiftyfivenm_lcell_comb \dut|Add4~0 (
// Equation(s):
// \dut|Add4~0_combout  = \dut|v_count [0] $ (VCC)
// \dut|Add4~1  = CARRY(\dut|v_count [0])

	.dataa(\dut|v_count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut|Add4~0_combout ),
	.cout(\dut|Add4~1 ));
// synopsys translate_off
defparam \dut|Add4~0 .lut_mask = 16'h55AA;
defparam \dut|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N14
fiftyfivenm_lcell_comb \dut|Add4~2 (
// Equation(s):
// \dut|Add4~2_combout  = (\dut|v_count [1] & (!\dut|Add4~1 )) # (!\dut|v_count [1] & ((\dut|Add4~1 ) # (GND)))
// \dut|Add4~3  = CARRY((!\dut|Add4~1 ) # (!\dut|v_count [1]))

	.dataa(\dut|v_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add4~1 ),
	.combout(\dut|Add4~2_combout ),
	.cout(\dut|Add4~3 ));
// synopsys translate_off
defparam \dut|Add4~2 .lut_mask = 16'h5A5F;
defparam \dut|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N16
fiftyfivenm_lcell_comb \dut|Add4~4 (
// Equation(s):
// \dut|Add4~4_combout  = (\dut|v_count [2] & ((GND) # (!\dut|Add4~3 ))) # (!\dut|v_count [2] & (\dut|Add4~3  $ (GND)))
// \dut|Add4~5  = CARRY((\dut|v_count [2]) # (!\dut|Add4~3 ))

	.dataa(gnd),
	.datab(\dut|v_count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add4~3 ),
	.combout(\dut|Add4~4_combout ),
	.cout(\dut|Add4~5 ));
// synopsys translate_off
defparam \dut|Add4~4 .lut_mask = 16'h3CCF;
defparam \dut|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N18
fiftyfivenm_lcell_comb \dut|Add4~6 (
// Equation(s):
// \dut|Add4~6_combout  = (\dut|v_count [3] & (\dut|Add4~5  & VCC)) # (!\dut|v_count [3] & (!\dut|Add4~5 ))
// \dut|Add4~7  = CARRY((!\dut|v_count [3] & !\dut|Add4~5 ))

	.dataa(gnd),
	.datab(\dut|v_count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add4~5 ),
	.combout(\dut|Add4~6_combout ),
	.cout(\dut|Add4~7 ));
// synopsys translate_off
defparam \dut|Add4~6 .lut_mask = 16'hC303;
defparam \dut|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N30
fiftyfivenm_lcell_comb \dut|LessThan4~0 (
// Equation(s):
// \dut|LessThan4~0_combout  = (!\dut|v_count [2] & (!\dut|v_count [3] & ((!\dut|v_count [0]) # (!\dut|v_count [1]))))

	.dataa(\dut|v_count [1]),
	.datab(\dut|v_count [0]),
	.datac(\dut|v_count [2]),
	.datad(\dut|v_count [3]),
	.cin(gnd),
	.combout(\dut|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|LessThan4~0 .lut_mask = 16'h0007;
defparam \dut|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N24
fiftyfivenm_lcell_comb \dut|LessThan4~1 (
// Equation(s):
// \dut|LessThan4~1_combout  = (!\dut|v_count [4] & (!\dut|v_count [5] & (\dut|LessThan4~0_combout  & \dut|LessThan5~2_combout )))

	.dataa(\dut|v_count [4]),
	.datab(\dut|v_count [5]),
	.datac(\dut|LessThan4~0_combout ),
	.datad(\dut|LessThan5~2_combout ),
	.cin(gnd),
	.combout(\dut|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|LessThan4~1 .lut_mask = 16'h1000;
defparam \dut|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N4
fiftyfivenm_lcell_comb \dut|vga_active~0 (
// Equation(s):
// \dut|vga_active~0_combout  = (\dut|h_count [5]) # ((\dut|h_count [4]) # (\dut|h_count [6]))

	.dataa(gnd),
	.datab(\dut|h_count [5]),
	.datac(\dut|h_count [4]),
	.datad(\dut|h_count [6]),
	.cin(gnd),
	.combout(\dut|vga_active~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_active~0 .lut_mask = 16'hFFFC;
defparam \dut|vga_active~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N30
fiftyfivenm_lcell_comb \dut|vga_active~1 (
// Equation(s):
// \dut|vga_active~1_combout  = (\dut|h_count [8] & (((!\dut|h_count [7] & !\dut|vga_active~0_combout )) # (!\dut|h_count [9]))) # (!\dut|h_count [8] & ((\dut|h_count [9]) # ((\dut|h_count [7] & \dut|vga_active~0_combout ))))

	.dataa(\dut|h_count [8]),
	.datab(\dut|h_count [7]),
	.datac(\dut|vga_active~0_combout ),
	.datad(\dut|h_count [9]),
	.cin(gnd),
	.combout(\dut|vga_active~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_active~1 .lut_mask = 16'h57EA;
defparam \dut|vga_active~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N0
fiftyfivenm_lcell_comb \dut|LessThan5~0 (
// Equation(s):
// \dut|LessThan5~0_combout  = (\dut|v_count [9]) # ((\dut|v_count [6]) # ((\dut|v_count [8]) # (\dut|v_count [7])))

	.dataa(\dut|v_count [9]),
	.datab(\dut|v_count [6]),
	.datac(\dut|v_count [8]),
	.datad(\dut|v_count [7]),
	.cin(gnd),
	.combout(\dut|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|LessThan5~0 .lut_mask = 16'hFFFE;
defparam \dut|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N28
fiftyfivenm_lcell_comb \dut|LessThan5~1 (
// Equation(s):
// \dut|LessThan5~1_combout  = (\dut|LessThan5~0_combout ) # ((\dut|v_count [5] & ((\dut|v_count [4]) # (!\dut|LessThan4~0_combout ))))

	.dataa(\dut|v_count [4]),
	.datab(\dut|v_count [5]),
	.datac(\dut|LessThan4~0_combout ),
	.datad(\dut|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\dut|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|LessThan5~1 .lut_mask = 16'hFF8C;
defparam \dut|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y46_N26
fiftyfivenm_lcell_comb \dut|vga_active~2 (
// Equation(s):
// \dut|vga_active~2_combout  = (\dut|vga_active~1_combout  & (\dut|LessThan5~1_combout  & ((\dut|LessThan4~1_combout ) # (!\dut|v_count [9]))))

	.dataa(\dut|v_count [9]),
	.datab(\dut|LessThan4~1_combout ),
	.datac(\dut|vga_active~1_combout ),
	.datad(\dut|LessThan5~1_combout ),
	.cin(gnd),
	.combout(\dut|vga_active~2_combout ),
	.cout());
// synopsys translate_off
defparam \dut|vga_active~2 .lut_mask = 16'hD000;
defparam \dut|vga_active~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N10
fiftyfivenm_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ((!\dut|Add4~6_combout  & !\dut|Add4~4_combout )) # (!\dut|vga_active~2_combout )

	.dataa(gnd),
	.datab(\dut|Add4~6_combout ),
	.datac(\dut|Add4~4_combout ),
	.datad(\dut|vga_active~2_combout ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h03FF;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N0
fiftyfivenm_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ((!\dut|Add4~0_combout  & !\dut|Add4~2_combout )) # (!\dut|vga_active~2_combout )

	.dataa(\dut|Add4~0_combout ),
	.datab(gnd),
	.datac(\dut|Add4~2_combout ),
	.datad(\dut|vga_active~2_combout ),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h05FF;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N20
fiftyfivenm_lcell_comb \dut|Add4~8 (
// Equation(s):
// \dut|Add4~8_combout  = (\dut|v_count [4] & ((GND) # (!\dut|Add4~7 ))) # (!\dut|v_count [4] & (\dut|Add4~7  $ (GND)))
// \dut|Add4~9  = CARRY((\dut|v_count [4]) # (!\dut|Add4~7 ))

	.dataa(gnd),
	.datab(\dut|v_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add4~7 ),
	.combout(\dut|Add4~8_combout ),
	.cout(\dut|Add4~9 ));
// synopsys translate_off
defparam \dut|Add4~8 .lut_mask = 16'h3CCF;
defparam \dut|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N22
fiftyfivenm_lcell_comb \dut|Add4~10 (
// Equation(s):
// \dut|Add4~10_combout  = (\dut|v_count [5] & (!\dut|Add4~9 )) # (!\dut|v_count [5] & ((\dut|Add4~9 ) # (GND)))
// \dut|Add4~11  = CARRY((!\dut|Add4~9 ) # (!\dut|v_count [5]))

	.dataa(gnd),
	.datab(\dut|v_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add4~9 ),
	.combout(\dut|Add4~10_combout ),
	.cout(\dut|Add4~11 ));
// synopsys translate_off
defparam \dut|Add4~10 .lut_mask = 16'h3C3F;
defparam \dut|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N24
fiftyfivenm_lcell_comb \dut|Add4~12 (
// Equation(s):
// \dut|Add4~12_combout  = (\dut|v_count [6] & ((GND) # (!\dut|Add4~11 ))) # (!\dut|v_count [6] & (\dut|Add4~11  $ (GND)))
// \dut|Add4~13  = CARRY((\dut|v_count [6]) # (!\dut|Add4~11 ))

	.dataa(gnd),
	.datab(\dut|v_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add4~11 ),
	.combout(\dut|Add4~12_combout ),
	.cout(\dut|Add4~13 ));
// synopsys translate_off
defparam \dut|Add4~12 .lut_mask = 16'h3CCF;
defparam \dut|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N26
fiftyfivenm_lcell_comb \dut|Add4~14 (
// Equation(s):
// \dut|Add4~14_combout  = (\dut|v_count [7] & (\dut|Add4~13  & VCC)) # (!\dut|v_count [7] & (!\dut|Add4~13 ))
// \dut|Add4~15  = CARRY((!\dut|v_count [7] & !\dut|Add4~13 ))

	.dataa(gnd),
	.datab(\dut|v_count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add4~13 ),
	.combout(\dut|Add4~14_combout ),
	.cout(\dut|Add4~15 ));
// synopsys translate_off
defparam \dut|Add4~14 .lut_mask = 16'hC303;
defparam \dut|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N28
fiftyfivenm_lcell_comb \dut|Add4~16 (
// Equation(s):
// \dut|Add4~16_combout  = (\dut|v_count [8] & ((GND) # (!\dut|Add4~15 ))) # (!\dut|v_count [8] & (\dut|Add4~15  $ (GND)))
// \dut|Add4~17  = CARRY((\dut|v_count [8]) # (!\dut|Add4~15 ))

	.dataa(\dut|v_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add4~15 ),
	.combout(\dut|Add4~16_combout ),
	.cout(\dut|Add4~17 ));
// synopsys translate_off
defparam \dut|Add4~16 .lut_mask = 16'h5AAF;
defparam \dut|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N30
fiftyfivenm_lcell_comb \dut|Add4~18 (
// Equation(s):
// \dut|Add4~18_combout  = \dut|Add4~17  $ (!\dut|v_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|v_count [9]),
	.cin(\dut|Add4~17 ),
	.combout(\dut|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \dut|Add4~18 .lut_mask = 16'hF00F;
defparam \dut|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N4
fiftyfivenm_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (\dut|vga_active~2_combout  & (!\dut|Add4~18_combout  & !\dut|Add4~16_combout ))

	.dataa(gnd),
	.datab(\dut|vga_active~2_combout ),
	.datac(\dut|Add4~18_combout ),
	.datad(\dut|Add4~16_combout ),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'h000C;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N8
fiftyfivenm_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = ((!\dut|Add4~8_combout  & !\dut|Add4~10_combout )) # (!\dut|vga_active~2_combout )

	.dataa(gnd),
	.datab(\dut|Add4~8_combout ),
	.datac(\dut|Add4~10_combout ),
	.datad(\dut|vga_active~2_combout ),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h03FF;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N2
fiftyfivenm_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (\always0~2_combout  & (((!\dut|Add4~14_combout  & !\dut|Add4~12_combout )) # (!\dut|vga_active~2_combout )))

	.dataa(\dut|Add4~14_combout ),
	.datab(\dut|vga_active~2_combout ),
	.datac(\always0~2_combout ),
	.datad(\dut|Add4~12_combout ),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'h3070;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y46_N6
fiftyfivenm_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = (\always0~1_combout  & (\always0~0_combout  & (\always0~4_combout  & \always0~3_combout )))

	.dataa(\always0~1_combout ),
	.datab(\always0~0_combout ),
	.datac(\always0~4_combout ),
	.datad(\always0~3_combout ),
	.cin(gnd),
	.combout(\always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \always0~5 .lut_mask = 16'h8000;
defparam \always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N20
fiftyfivenm_lcell_comb \frame_edge~0 (
// Equation(s):
// \frame_edge~0_combout  = (\KEY[0]~input_o  & \always0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\frame_edge~0_combout ),
	.cout());
// synopsys translate_off
defparam \frame_edge~0 .lut_mask = 16'hF000;
defparam \frame_edge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N21
dffeas frame_edge(
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\frame_edge~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\frame_edge~q ),
	.prn(vcc));
// synopsys translate_off
defparam frame_edge.is_wysiwyg = "true";
defparam frame_edge.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N26
fiftyfivenm_lcell_comb \count[1]~0 (
// Equation(s):
// \count[1]~0_combout  = ((!\frame_edge~q  & \always0~5_combout )) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\frame_edge~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\always0~5_combout ),
	.cin(gnd),
	.combout(\count[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \count[1]~0 .lut_mask = 16'h3F0F;
defparam \count[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N17
dffeas \count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\count[0]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N2
fiftyfivenm_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (count[0] & (count[1] $ (VCC))) # (!count[0] & (count[1] & VCC))
// \Add0~1  = CARRY((count[0] & count[1]))

	.dataa(count[0]),
	.datab(count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N3
dffeas \count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N4
fiftyfivenm_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (count[2] & (!\Add0~1 )) # (!count[2] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!count[2]))

	.dataa(gnd),
	.datab(count[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y50_N5
dffeas \count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N6
fiftyfivenm_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (count[3] & (\Add0~3  $ (GND))) # (!count[3] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((count[3] & !\Add0~3 ))

	.dataa(count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hA50A;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y50_N7
dffeas \count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N8
fiftyfivenm_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (count[4] & (!\Add0~5 )) # (!count[4] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!count[4]))

	.dataa(gnd),
	.datab(count[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h3C3F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y50_N9
dffeas \count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N10
fiftyfivenm_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (count[5] & (\Add0~7  $ (GND))) # (!count[5] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((count[5] & !\Add0~7 ))

	.dataa(count[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
fiftyfivenm_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (count[6] & (!\Add0~9 )) # (!count[6] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!count[6]))

	.dataa(count[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N18
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[95]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[95]~8_combout  = (\Add0~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout )

	.dataa(\Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[95]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[95]~8 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[95]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~0_combout  = \Add0~10_combout  $ (VCC)
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~1  = CARRY(\Add0~10_combout )

	.dataa(\Add0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~0 .lut_mask = 16'h55AA;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N20
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[95]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[95]~9_combout  = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[95]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[95]~9 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[95]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N14
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[94]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[94]~1_combout  = (\Add0~8_combout  & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout )

	.dataa(\Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[94]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[94]~1 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[94]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N0
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[94]~0_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[94]~1_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[94]~0_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[94]~1_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[94]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[94]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N2
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~2_combout  = (\Mod0|auto_generated|divider|divider|StageOut[95]~9_combout  & (((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~1 )))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[95]~9_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[95]~8_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~1 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[95]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~1 ) # (GND)))))
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~3  = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[95]~9_combout  & !\Mod0|auto_generated|divider|divider|StageOut[95]~8_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~1 ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[95]~9_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[95]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~2 .lut_mask = 16'h1E1F;
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N22
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~2_combout  = (\Add0~12_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~1 )) # (!\Add0~12_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~1 ) # 
// (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~3  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~1 ) # (!\Add0~12_combout ))

	.dataa(gnd),
	.datab(\Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~2 .lut_mask = 16'h3C3F;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N24
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~4_combout  = (\Add0~14_combout  & (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~3  $ (GND))) # (!\Add0~14_combout  & 
// (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~3  & VCC))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~5  = CARRY((\Add0~14_combout  & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~3 ))

	.dataa(gnd),
	.datab(\Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~4 .lut_mask = 16'hC30C;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N26
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~6_combout  = (\Add0~16_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~5 )) # (!\Add0~16_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~5 ) # 
// (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~7  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~5 ) # (!\Add0~16_combout ))

	.dataa(gnd),
	.datab(\Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~6 .lut_mask = 16'h3C3F;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N0
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[98]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[98]~3_combout  = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~6_combout  & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~6_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[98]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~3 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N24
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[98]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[98]~2_combout  = (\Add0~16_combout  & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~16_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[98]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~2 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[98]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N16
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[97]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[97]~4_combout  = (\Add0~14_combout  & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~14_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[97]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~4 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N24
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[96]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[96]~7_combout  = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~2_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[96]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~7 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N4
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[96]~6_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[96]~7_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[96]~6_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[96]~7_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[96]~6_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[96]~7_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[96]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[96]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N6
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~6_combout  = (\Mod0|auto_generated|divider|divider|StageOut[97]~5_combout  & (((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~5 )))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[97]~5_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[97]~4_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~5 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[97]~4_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~5 ) # (GND)))))
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~7  = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[97]~5_combout  & !\Mod0|auto_generated|divider|divider|StageOut[97]~4_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~5 ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[97]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[97]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~6 .lut_mask = 16'h1E1F;
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N8
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~9_cout  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[98]~3_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[98]~2_combout ) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~7 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[98]~3_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[98]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~7 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~9_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~9 .lut_mask = 16'h00EF;
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N10
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout  = !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~9_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N30
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[106]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[106]~11_combout  = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[95]~8_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[95]~9_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[95]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[95]~9_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[106]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[106]~11 .lut_mask = 16'hFACC;
defparam \Mod0|auto_generated|divider|divider|StageOut[106]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N31
dffeas \count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[106]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count[6] .is_wysiwyg = "true";
defparam \count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N14
fiftyfivenm_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (count[7] & (\Add0~11  $ (GND))) # (!count[7] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((count[7] & !\Add0~11 ))

	.dataa(gnd),
	.datab(count[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N2
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[96]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[96]~6_combout  = (\Add0~12_combout  & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~12_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[96]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~6 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[96]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N28
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[107]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[107]~12_combout  = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[96]~6_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[96]~7_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~4_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[96]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[96]~7_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[107]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[107]~12 .lut_mask = 16'hEEF0;
defparam \Mod0|auto_generated|divider|divider|StageOut[107]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N29
dffeas \count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[107]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count[7] .is_wysiwyg = "true";
defparam \count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N16
fiftyfivenm_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (count[8] & (!\Add0~13 )) # (!count[8] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!count[8]))

	.dataa(gnd),
	.datab(count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N26
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[97]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[97]~5_combout  = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~4_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[97]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~5 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[97]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N22
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[108]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[108]~13_combout  = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[97]~4_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[97]~5_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout  & (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~6_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[97]~4_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[97]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[108]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[108]~13 .lut_mask = 16'hFCAA;
defparam \Mod0|auto_generated|divider|divider|StageOut[108]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N23
dffeas \count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[108]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count[8] .is_wysiwyg = "true";
defparam \count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N18
fiftyfivenm_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = !\Add0~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'h0F0F;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N28
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9_cout  = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~7 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~7 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9 .lut_mask = 16'h000F;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N30
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout  = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~9_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N12
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[94]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[94]~0_combout  = (\Add0~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout )

	.dataa(\Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[94]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[94]~0 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[94]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N20
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[105]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[105]~10_combout  = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout  & (\Add0~8_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~0_combout )))

	.dataa(\Add0~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~0_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[105]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[105]~10 .lut_mask = 16'hAACC;
defparam \Mod0|auto_generated|divider|divider|StageOut[105]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N21
dffeas \count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[105]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\count[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count[5] .is_wysiwyg = "true";
defparam \count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N20
fiftyfivenm_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = count[6] $ (((\dut|vga_active~2_combout  & \dut|Add4~12_combout )))

	.dataa(\dut|vga_active~2_combout ),
	.datab(gnd),
	.datac(count[6]),
	.datad(\dut|Add4~12_combout ),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h5AF0;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N10
fiftyfivenm_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (!\Equal2~1_combout  & (count[7] $ (((!\dut|Add4~14_combout ) # (!\dut|vga_active~2_combout )))))

	.dataa(\dut|vga_active~2_combout ),
	.datab(\dut|Add4~14_combout ),
	.datac(count[7]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'h0087;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N20
fiftyfivenm_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = count[0] $ (((\dut|vga_active~2_combout  & \dut|Add4~0_combout )))

	.dataa(\dut|vga_active~2_combout ),
	.datab(gnd),
	.datac(\dut|Add4~0_combout ),
	.datad(count[0]),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h5FA0;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N10
fiftyfivenm_lcell_comb \always1~4 (
// Equation(s):
// \always1~4_combout  = (!\Equal2~2_combout  & (count[1] $ (((!\dut|Add4~2_combout ) # (!\dut|vga_active~2_combout )))))

	.dataa(\dut|vga_active~2_combout ),
	.datab(count[1]),
	.datac(\dut|Add4~2_combout ),
	.datad(\Equal2~2_combout ),
	.cin(gnd),
	.combout(\always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \always1~4 .lut_mask = 16'h0093;
defparam \always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N14
fiftyfivenm_lcell_comb \dut|Add3~0 (
// Equation(s):
// \dut|Add3~0_combout  = \dut|h_count [4] $ (VCC)
// \dut|Add3~1  = CARRY(\dut|h_count [4])

	.dataa(gnd),
	.datab(\dut|h_count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dut|Add3~0_combout ),
	.cout(\dut|Add3~1 ));
// synopsys translate_off
defparam \dut|Add3~0 .lut_mask = 16'h33CC;
defparam \dut|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N16
fiftyfivenm_lcell_comb \dut|Add3~2 (
// Equation(s):
// \dut|Add3~2_combout  = (\dut|h_count [5] & (\dut|Add3~1  & VCC)) # (!\dut|h_count [5] & (!\dut|Add3~1 ))
// \dut|Add3~3  = CARRY((!\dut|h_count [5] & !\dut|Add3~1 ))

	.dataa(gnd),
	.datab(\dut|h_count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add3~1 ),
	.combout(\dut|Add3~2_combout ),
	.cout(\dut|Add3~3 ));
// synopsys translate_off
defparam \dut|Add3~2 .lut_mask = 16'hC303;
defparam \dut|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N18
fiftyfivenm_lcell_comb \dut|Add3~4 (
// Equation(s):
// \dut|Add3~4_combout  = (\dut|h_count [6] & ((GND) # (!\dut|Add3~3 ))) # (!\dut|h_count [6] & (\dut|Add3~3  $ (GND)))
// \dut|Add3~5  = CARRY((\dut|h_count [6]) # (!\dut|Add3~3 ))

	.dataa(gnd),
	.datab(\dut|h_count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add3~3 ),
	.combout(\dut|Add3~4_combout ),
	.cout(\dut|Add3~5 ));
// synopsys translate_off
defparam \dut|Add3~4 .lut_mask = 16'h3CCF;
defparam \dut|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N20
fiftyfivenm_lcell_comb \dut|Add3~6 (
// Equation(s):
// \dut|Add3~6_combout  = (\dut|h_count [7] & (!\dut|Add3~5 )) # (!\dut|h_count [7] & ((\dut|Add3~5 ) # (GND)))
// \dut|Add3~7  = CARRY((!\dut|Add3~5 ) # (!\dut|h_count [7]))

	.dataa(\dut|h_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add3~5 ),
	.combout(\dut|Add3~6_combout ),
	.cout(\dut|Add3~7 ));
// synopsys translate_off
defparam \dut|Add3~6 .lut_mask = 16'h5A5F;
defparam \dut|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N30
fiftyfivenm_lcell_comb \always1~6 (
// Equation(s):
// \always1~6_combout  = (!\dut|Add3~2_combout  & (\dut|Add3~4_combout  & (!\dut|Add3~0_combout  & !\dut|Add3~6_combout )))

	.dataa(\dut|Add3~2_combout ),
	.datab(\dut|Add3~4_combout ),
	.datac(\dut|Add3~0_combout ),
	.datad(\dut|Add3~6_combout ),
	.cin(gnd),
	.combout(\always1~6_combout ),
	.cout());
// synopsys translate_off
defparam \always1~6 .lut_mask = 16'h0004;
defparam \always1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N28
fiftyfivenm_lcell_comb \always1~7 (
// Equation(s):
// \always1~7_combout  = (!\dut|Add4~18_combout  & (\always1~6_combout  & (count[8] $ (!\dut|Add4~16_combout ))))

	.dataa(count[8]),
	.datab(\dut|Add4~16_combout ),
	.datac(\dut|Add4~18_combout ),
	.datad(\always1~6_combout ),
	.cin(gnd),
	.combout(\always1~7_combout ),
	.cout());
// synopsys translate_off
defparam \always1~7 .lut_mask = 16'h0900;
defparam \always1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N16
fiftyfivenm_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = count[2] $ (((\dut|vga_active~2_combout  & \dut|Add4~4_combout )))

	.dataa(\dut|vga_active~2_combout ),
	.datab(gnd),
	.datac(count[2]),
	.datad(\dut|Add4~4_combout ),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h5AF0;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N26
fiftyfivenm_lcell_comb \always1~5 (
// Equation(s):
// \always1~5_combout  = (!\Equal2~3_combout  & (count[3] $ (((!\dut|Add4~6_combout ) # (!\dut|vga_active~2_combout )))))

	.dataa(\dut|vga_active~2_combout ),
	.datab(\Equal2~3_combout ),
	.datac(count[3]),
	.datad(\dut|Add4~6_combout ),
	.cin(gnd),
	.combout(\always1~5_combout ),
	.cout());
// synopsys translate_off
defparam \always1~5 .lut_mask = 16'h2103;
defparam \always1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N22
fiftyfivenm_lcell_comb \dut|Add3~8 (
// Equation(s):
// \dut|Add3~8_combout  = (\dut|h_count [8] & ((GND) # (!\dut|Add3~7 ))) # (!\dut|h_count [8] & (\dut|Add3~7  $ (GND)))
// \dut|Add3~9  = CARRY((\dut|h_count [8]) # (!\dut|Add3~7 ))

	.dataa(gnd),
	.datab(\dut|h_count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\dut|Add3~7 ),
	.combout(\dut|Add3~8_combout ),
	.cout(\dut|Add3~9 ));
// synopsys translate_off
defparam \dut|Add3~8 .lut_mask = 16'h3CCF;
defparam \dut|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N24
fiftyfivenm_lcell_comb \dut|Add3~10 (
// Equation(s):
// \dut|Add3~10_combout  = \dut|Add3~9  $ (!\dut|h_count [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dut|h_count [9]),
	.cin(\dut|Add3~9 ),
	.combout(\dut|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \dut|Add3~10 .lut_mask = 16'hF00F;
defparam \dut|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N28
fiftyfivenm_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = (\dut|Add3~8_combout  & (!\dut|Add3~10_combout  & (!\dut|h_count [1] & !\dut|h_count [0])))

	.dataa(\dut|Add3~8_combout ),
	.datab(\dut|Add3~10_combout ),
	.datac(\dut|h_count [1]),
	.datad(\dut|h_count [0]),
	.cin(gnd),
	.combout(\always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \always1~2 .lut_mask = 16'h0002;
defparam \always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y47_N28
fiftyfivenm_lcell_comb \always1~3 (
// Equation(s):
// \always1~3_combout  = (!\dut|h_count [3] & (\always1~2_combout  & !\dut|h_count [2]))

	.dataa(\dut|h_count [3]),
	.datab(\always1~2_combout ),
	.datac(gnd),
	.datad(\dut|h_count [2]),
	.cin(gnd),
	.combout(\always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \always1~3 .lut_mask = 16'h0044;
defparam \always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y46_N2
fiftyfivenm_lcell_comb \always1~8 (
// Equation(s):
// \always1~8_combout  = (\always1~4_combout  & (\always1~7_combout  & (\always1~5_combout  & \always1~3_combout )))

	.dataa(\always1~4_combout ),
	.datab(\always1~7_combout ),
	.datac(\always1~5_combout ),
	.datad(\always1~3_combout ),
	.cin(gnd),
	.combout(\always1~8_combout ),
	.cout());
// synopsys translate_off
defparam \always1~8 .lut_mask = 16'h8000;
defparam \always1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N12
fiftyfivenm_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = count[4] $ (((\dut|vga_active~2_combout  & \dut|Add4~8_combout )))

	.dataa(\dut|vga_active~2_combout ),
	.datab(gnd),
	.datac(count[4]),
	.datad(\dut|Add4~8_combout ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h5AF0;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N18
fiftyfivenm_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (!\Equal2~0_combout  & (count[5] $ (((!\dut|vga_active~2_combout ) # (!\dut|Add4~10_combout )))))

	.dataa(\dut|Add4~10_combout ),
	.datab(count[5]),
	.datac(\dut|vga_active~2_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0093;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N8
fiftyfivenm_lcell_comb \always1~9 (
// Equation(s):
// \always1~9_combout  = (\always1~1_combout  & (\always1~8_combout  & (\dut|vga_active~2_combout  & \always1~0_combout )))

	.dataa(\always1~1_combout ),
	.datab(\always1~8_combout ),
	.datac(\dut|vga_active~2_combout ),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\always1~9_combout ),
	.cout());
// synopsys translate_off
defparam \always1~9 .lut_mask = 16'h8000;
defparam \always1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N14
fiftyfivenm_lcell_comb \VGA_R~0 (
// Equation(s):
// \VGA_R~0_combout  = (\always1~9_combout ) # ((\SW[0]~input_o  & \dut|vga_active~2_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\always1~9_combout ),
	.datac(\dut|vga_active~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R~0 .lut_mask = 16'hECEC;
defparam \VGA_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N16
fiftyfivenm_lcell_comb \VGA_R~1 (
// Equation(s):
// \VGA_R~1_combout  = (\always1~9_combout ) # ((\dut|vga_active~2_combout  & \SW[1]~input_o ))

	.dataa(gnd),
	.datab(\always1~9_combout ),
	.datac(\dut|vga_active~2_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\VGA_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R~1 .lut_mask = 16'hFCCC;
defparam \VGA_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N30
fiftyfivenm_lcell_comb \VGA_R~2 (
// Equation(s):
// \VGA_R~2_combout  = (\always1~9_combout ) # ((\dut|vga_active~2_combout  & \SW[2]~input_o ))

	.dataa(gnd),
	.datab(\always1~9_combout ),
	.datac(\dut|vga_active~2_combout ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\VGA_R~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_R~2 .lut_mask = 16'hFCCC;
defparam \VGA_R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N4
fiftyfivenm_lcell_comb \VGA_G~0 (
// Equation(s):
// \VGA_G~0_combout  = (\always1~9_combout ) # ((\dut|vga_active~2_combout  & \SW[3]~input_o ))

	.dataa(gnd),
	.datab(\always1~9_combout ),
	.datac(\dut|vga_active~2_combout ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\VGA_G~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_G~0 .lut_mask = 16'hFCCC;
defparam \VGA_G~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N6
fiftyfivenm_lcell_comb \VGA_G~1 (
// Equation(s):
// \VGA_G~1_combout  = (\always1~9_combout ) # ((\SW[4]~input_o  & \dut|vga_active~2_combout ))

	.dataa(\SW[4]~input_o ),
	.datab(\always1~9_combout ),
	.datac(\dut|vga_active~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_G~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_G~1 .lut_mask = 16'hECEC;
defparam \VGA_G~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N24
fiftyfivenm_lcell_comb \VGA_G~2 (
// Equation(s):
// \VGA_G~2_combout  = (\always1~9_combout ) # ((\dut|vga_active~2_combout  & \SW[5]~input_o ))

	.dataa(gnd),
	.datab(\always1~9_combout ),
	.datac(\dut|vga_active~2_combout ),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\VGA_G~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_G~2 .lut_mask = 16'hFCCC;
defparam \VGA_G~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N26
fiftyfivenm_lcell_comb \VGA_B~0 (
// Equation(s):
// \VGA_B~0_combout  = (\always1~9_combout ) # ((\dut|vga_active~2_combout  & \SW[6]~input_o ))

	.dataa(gnd),
	.datab(\always1~9_combout ),
	.datac(\dut|vga_active~2_combout ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\VGA_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_B~0 .lut_mask = 16'hFCCC;
defparam \VGA_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N28
fiftyfivenm_lcell_comb \VGA_B~1 (
// Equation(s):
// \VGA_B~1_combout  = (\always1~9_combout ) # ((\dut|vga_active~2_combout  & \SW[7]~input_o ))

	.dataa(gnd),
	.datab(\always1~9_combout ),
	.datac(\dut|vga_active~2_combout ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\VGA_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_B~1 .lut_mask = 16'hFCCC;
defparam \VGA_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y46_N22
fiftyfivenm_lcell_comb \VGA_B~2 (
// Equation(s):
// \VGA_B~2_combout  = (\always1~9_combout ) # ((\dut|vga_active~2_combout  & \SW[8]~input_o ))

	.dataa(gnd),
	.datab(\always1~9_combout ),
	.datac(\dut|vga_active~2_combout ),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\VGA_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_B~2 .lut_mask = 16'hFCCC;
defparam \VGA_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N12
fiftyfivenm_lcell_comb \dut|LessThan0~0 (
// Equation(s):
// \dut|LessThan0~0_combout  = (!\dut|h_count [8] & (!\dut|h_count [9] & ((!\dut|h_count [6]) # (!\dut|h_count [5]))))

	.dataa(\dut|h_count [8]),
	.datab(\dut|h_count [5]),
	.datac(\dut|h_count [6]),
	.datad(\dut|h_count [9]),
	.cin(gnd),
	.combout(\dut|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|LessThan0~0 .lut_mask = 16'h0015;
defparam \dut|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y47_N10
fiftyfivenm_lcell_comb \dut|LessThan0~1 (
// Equation(s):
// \dut|LessThan0~1_combout  = (!\dut|h_count [7] & \dut|LessThan0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dut|h_count [7]),
	.datad(\dut|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\dut|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dut|LessThan0~1 .lut_mask = 16'h0F00;
defparam \dut|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N30
fiftyfivenm_lcell_comb \dut|LessThan1~0 (
// Equation(s):
// \dut|LessThan1~0_combout  = ((\dut|v_count [3]) # ((\dut|v_count [9]) # (\dut|v_count [2]))) # (!\dut|Equal1~0_combout )

	.dataa(\dut|Equal1~0_combout ),
	.datab(\dut|v_count [3]),
	.datac(\dut|v_count [9]),
	.datad(\dut|v_count [2]),
	.cin(gnd),
	.combout(\dut|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dut|LessThan1~0 .lut_mask = 16'hFFFD;
defparam \dut|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
