
Parsing finished:  242.824 s

Initialization finished
==================================
Stats for each phase, time, used memory, implicit main GC time percentage:
Total                 :  242.904 s,	 1199 MB, gc:  0.000 %
  Parsing             :  242.824 s,	 1181 MB, gc:  0.000 %
  Init                :    0.080 s,	 1199 MB, gc:  0.000 %

Init+Execution time:       0.080 s

  Time and top-level event counts:
  resolveFunctionAndAnywhere time  :    0.004 s,      #         11
    applyAnywhereRules time          :    0.000 s,      #         11
      no anywhere rules                :           ,      #         11
    remaining time & # cached        :    0.004 s,      #          0

  Recursive event counts:
  resolveFunctionAndAnywhere time  :           ,      #          0
    applyAnywhereRules time          :           ,      #          0
      no anywhere rules                :           ,      #          0
    # cached                         :           ,      #          0
==================================

notq_X86-SYNTAX (v_2319 : R64)
  v_3716 <- getRegister (v_2319 : R64)
  v_3717 <- eval (bitwidthMInt v_3716)
  v_3718 <- eval (mi v_3717 -1)
  v_3719 <- eval (bv_xor v_3716 v_3718)
  setRegister (v_2319 : R64) v_3719
==========================================
notw_X86-SYNTAX (v_2325 : R16)
  v_3724 <- getRegister (v_2325 : R16)
  v_3725 <- eval (bitwidthMInt v_3724)
  v_3726 <- eval (mi v_3725 -1)
  v_3727 <- eval (bv_xor v_3724 v_3726)
  setRegister (v_2325 : R16) v_3727
==========================================
orb_X86-SYNTAX (v_2328 : Imm) al
  v_3729 <- getRegister rax
  v_3730 <- eval (extract v_3729 56 57)
  v_3731 <- eval (handleImmediateWithSignExtend (v_2328 : Imm) 8 8)
  v_3732 <- eval (extract v_3731 0 1)
  v_3733 <- eval (bv_or v_3730 v_3732)
  v_3734 <- eval (extract v_3729 56 64)
  v_3735 <- eval (bv_or v_3734 v_3731)
  v_3736 <- eval (eq v_3735 (bv_nat 8 0))
  v_3737 <- eval (mux v_3736 (bv_nat 1 1) (bv_nat 1 0))
  v_3738 <- eval (extract v_3729 63 64)
  v_3739 <- eval (extract v_3731 7 8)
  v_3740 <- eval (bv_or v_3738 v_3739)
  v_3741 <- eval (eq v_3740 (bv_nat 1 1))
  v_3742 <- eval (extract v_3729 62 63)
  v_3743 <- eval (extract v_3731 6 7)
  v_3744 <- eval (bv_or v_3742 v_3743)
  v_3745 <- eval (eq v_3744 (bv_nat 1 1))
  v_3746 <- eval (eq v_3741 v_3745)
  v_3747 <- eval (notBool_ v_3746)
  v_3748 <- eval (extract v_3729 61 62)
  v_3749 <- eval (extract v_3731 5 6)
  v_3750 <- eval (bv_or v_3748 v_3749)
  v_3751 <- eval (eq v_3750 (bv_nat 1 1))
  v_3752 <- eval (eq v_3747 v_3751)
  v_3753 <- eval (notBool_ v_3752)
  v_3754 <- eval (extract v_3729 60 61)
  v_3755 <- eval (extract v_3731 4 5)
  v_3756 <- eval (bv_or v_3754 v_3755)
  v_3757 <- eval (eq v_3756 (bv_nat 1 1))
  v_3758 <- eval (eq v_3753 v_3757)
  v_3759 <- eval (notBool_ v_3758)
  v_3760 <- eval (extract v_3729 59 60)
  v_3761 <- eval (extract v_3731 3 4)
  v_3762 <- eval (bv_or v_3760 v_3761)
  v_3763 <- eval (eq v_3762 (bv_nat 1 1))
  v_3764 <- eval (eq v_3759 v_3763)
  v_3765 <- eval (notBool_ v_3764)
  v_3766 <- eval (extract v_3729 58 59)
  v_3767 <- eval (extract v_3731 2 3)
  v_3768 <- eval (bv_or v_3766 v_3767)
  v_3769 <- eval (eq v_3768 (bv_nat 1 1))
  v_3770 <- eval (eq v_3765 v_3769)
  v_3771 <- eval (notBool_ v_3770)
  v_3772 <- eval (extract v_3729 57 58)
  v_3773 <- eval (extract v_3731 1 2)
  v_3774 <- eval (bv_or v_3772 v_3773)
  v_3775 <- eval (eq v_3774 (bv_nat 1 1))
  v_3776 <- eval (eq v_3771 v_3775)
  v_3777 <- eval (notBool_ v_3776)
  v_3778 <- eval (eq v_3733 (bv_nat 1 1))
  v_3779 <- eval (eq v_3777 v_3778)
  v_3780 <- eval (notBool_ v_3779)
  v_3781 <- eval (notBool_ v_3780)
  v_3782 <- eval (mux v_3781 (bv_nat 1 1) (bv_nat 1 0))
  v_3783 <- eval (extract v_3729 0 56)
  v_3784 <- eval (concat v_3783 v_3735)
  setRegister rax v_3784
  setRegister of (bv_nat 1 0)
  setRegister pf v_3782
  setRegister zf v_3737
  setRegister af undef
  setRegister sf v_3733
  setRegister cf (bv_nat 1 0)
==========================================
orb_X86-SYNTAX (v_2344 : Imm) (v_2347 : R8)
  v_3804 <- getRegister (v_2347 : R8)
  v_3805 <- eval (extract v_3804 0 1)
  v_3806 <- eval (handleImmediateWithSignExtend (v_2344 : Imm) 8 8)
  v_3807 <- eval (extract v_3806 0 1)
  v_3808 <- eval (bv_or v_3805 v_3807)
  v_3809 <- eval (bv_or v_3804 v_3806)
  v_3810 <- eval (eq v_3809 (bv_nat 8 0))
  v_3811 <- eval (mux v_3810 (bv_nat 1 1) (bv_nat 1 0))
  v_3812 <- eval (extract v_3804 7 8)
  v_3813 <- eval (extract v_3806 7 8)
  v_3814 <- eval (bv_or v_3812 v_3813)
  v_3815 <- eval (eq v_3814 (bv_nat 1 1))
  v_3816 <- eval (extract v_3804 6 7)
  v_3817 <- eval (extract v_3806 6 7)
  v_3818 <- eval (bv_or v_3816 v_3817)
  v_3819 <- eval (eq v_3818 (bv_nat 1 1))
  v_3820 <- eval (eq v_3815 v_3819)
  v_3821 <- eval (notBool_ v_3820)
  v_3822 <- eval (extract v_3804 5 6)
  v_3823 <- eval (extract v_3806 5 6)
  v_3824 <- eval (bv_or v_3822 v_3823)
  v_3825 <- eval (eq v_3824 (bv_nat 1 1))
  v_3826 <- eval (eq v_3821 v_3825)
  v_3827 <- eval (notBool_ v_3826)
  v_3828 <- eval (extract v_3804 4 5)
  v_3829 <- eval (extract v_3806 4 5)
  v_3830 <- eval (bv_or v_3828 v_3829)
  v_3831 <- eval (eq v_3830 (bv_nat 1 1))
  v_3832 <- eval (eq v_3827 v_3831)
  v_3833 <- eval (notBool_ v_3832)
  v_3834 <- eval (extract v_3804 3 4)
  v_3835 <- eval (extract v_3806 3 4)
  v_3836 <- eval (bv_or v_3834 v_3835)
  v_3837 <- eval (eq v_3836 (bv_nat 1 1))
  v_3838 <- eval (eq v_3833 v_3837)
  v_3839 <- eval (notBool_ v_3838)
  v_3840 <- eval (extract v_3804 2 3)
  v_3841 <- eval (extract v_3806 2 3)
  v_3842 <- eval (bv_or v_3840 v_3841)
  v_3843 <- eval (eq v_3842 (bv_nat 1 1))
  v_3844 <- eval (eq v_3839 v_3843)
  v_3845 <- eval (notBool_ v_3844)
  v_3846 <- eval (extract v_3804 1 2)
  v_3847 <- eval (extract v_3806 1 2)
  v_3848 <- eval (bv_or v_3846 v_3847)
  v_3849 <- eval (eq v_3848 (bv_nat 1 1))
  v_3850 <- eval (eq v_3845 v_3849)
  v_3851 <- eval (notBool_ v_3850)
  v_3852 <- eval (eq v_3808 (bv_nat 1 1))
  v_3853 <- eval (eq v_3851 v_3852)
  v_3854 <- eval (notBool_ v_3853)
  v_3855 <- eval (notBool_ v_3854)
  v_3856 <- eval (mux v_3855 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2347 : R8) v_3809
  setRegister of (bv_nat 1 0)
  setRegister pf v_3856
  setRegister zf v_3811
  setRegister af undef
  setRegister sf v_3808
  setRegister cf (bv_nat 1 0)
==========================================
orb_X86-SYNTAX (v_2355 : R8) (v_2356 : R8)
  v_3868 <- getRegister (v_2356 : R8)
  v_3869 <- eval (extract v_3868 0 1)
  v_3870 <- getRegister (v_2355 : R8)
  v_3871 <- eval (extract v_3870 0 1)
  v_3872 <- eval (bv_or v_3869 v_3871)
  v_3873 <- eval (bv_or v_3868 v_3870)
  v_3874 <- eval (eq v_3873 (bv_nat 8 0))
  v_3875 <- eval (mux v_3874 (bv_nat 1 1) (bv_nat 1 0))
  v_3876 <- eval (extract v_3868 7 8)
  v_3877 <- eval (extract v_3870 7 8)
  v_3878 <- eval (bv_or v_3876 v_3877)
  v_3879 <- eval (eq v_3878 (bv_nat 1 1))
  v_3880 <- eval (extract v_3868 6 7)
  v_3881 <- eval (extract v_3870 6 7)
  v_3882 <- eval (bv_or v_3880 v_3881)
  v_3883 <- eval (eq v_3882 (bv_nat 1 1))
  v_3884 <- eval (eq v_3879 v_3883)
  v_3885 <- eval (notBool_ v_3884)
  v_3886 <- eval (extract v_3868 5 6)
  v_3887 <- eval (extract v_3870 5 6)
  v_3888 <- eval (bv_or v_3886 v_3887)
  v_3889 <- eval (eq v_3888 (bv_nat 1 1))
  v_3890 <- eval (eq v_3885 v_3889)
  v_3891 <- eval (notBool_ v_3890)
  v_3892 <- eval (extract v_3868 4 5)
  v_3893 <- eval (extract v_3870 4 5)
  v_3894 <- eval (bv_or v_3892 v_3893)
  v_3895 <- eval (eq v_3894 (bv_nat 1 1))
  v_3896 <- eval (eq v_3891 v_3895)
  v_3897 <- eval (notBool_ v_3896)
  v_3898 <- eval (extract v_3868 3 4)
  v_3899 <- eval (extract v_3870 3 4)
  v_3900 <- eval (bv_or v_3898 v_3899)
  v_3901 <- eval (eq v_3900 (bv_nat 1 1))
  v_3902 <- eval (eq v_3897 v_3901)
  v_3903 <- eval (notBool_ v_3902)
  v_3904 <- eval (extract v_3868 2 3)
  v_3905 <- eval (extract v_3870 2 3)
  v_3906 <- eval (bv_or v_3904 v_3905)
  v_3907 <- eval (eq v_3906 (bv_nat 1 1))
  v_3908 <- eval (eq v_3903 v_3907)
  v_3909 <- eval (notBool_ v_3908)
  v_3910 <- eval (extract v_3868 1 2)
  v_3911 <- eval (extract v_3870 1 2)
  v_3912 <- eval (bv_or v_3910 v_3911)
  v_3913 <- eval (eq v_3912 (bv_nat 1 1))
  v_3914 <- eval (eq v_3909 v_3913)
  v_3915 <- eval (notBool_ v_3914)
  v_3916 <- eval (eq v_3872 (bv_nat 1 1))
  v_3917 <- eval (eq v_3915 v_3916)
  v_3918 <- eval (notBool_ v_3917)
  v_3919 <- eval (notBool_ v_3918)
  v_3920 <- eval (mux v_3919 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2356 : R8) v_3873
  setRegister of (bv_nat 1 0)
  setRegister pf v_3920
  setRegister zf v_3875
  setRegister af undef
  setRegister sf v_3872
  setRegister cf (bv_nat 1 0)
==========================================
orb_X86-SYNTAX (v_2361 : Rh) (v_2360 : R8)
  v_3928 <- getRegister (v_2360 : R8)
  v_3929 <- eval (extract v_3928 0 1)
  v_3930 <- getRegister (v_2361 : Rh)
  v_3931 <- eval (extract v_3930 0 1)
  v_3932 <- eval (bv_or v_3929 v_3931)
  v_3933 <- eval (bv_or v_3928 v_3930)
  v_3934 <- eval (eq v_3933 (bv_nat 8 0))
  v_3935 <- eval (mux v_3934 (bv_nat 1 1) (bv_nat 1 0))
  v_3936 <- eval (extract v_3928 7 8)
  v_3937 <- eval (extract v_3930 7 8)
  v_3938 <- eval (bv_or v_3936 v_3937)
  v_3939 <- eval (eq v_3938 (bv_nat 1 1))
  v_3940 <- eval (extract v_3928 6 7)
  v_3941 <- eval (extract v_3930 6 7)
  v_3942 <- eval (bv_or v_3940 v_3941)
  v_3943 <- eval (eq v_3942 (bv_nat 1 1))
  v_3944 <- eval (eq v_3939 v_3943)
  v_3945 <- eval (notBool_ v_3944)
  v_3946 <- eval (extract v_3928 5 6)
  v_3947 <- eval (extract v_3930 5 6)
  v_3948 <- eval (bv_or v_3946 v_3947)
  v_3949 <- eval (eq v_3948 (bv_nat 1 1))
  v_3950 <- eval (eq v_3945 v_3949)
  v_3951 <- eval (notBool_ v_3950)
  v_3952 <- eval (extract v_3928 4 5)
  v_3953 <- eval (extract v_3930 4 5)
  v_3954 <- eval (bv_or v_3952 v_3953)
  v_3955 <- eval (eq v_3954 (bv_nat 1 1))
  v_3956 <- eval (eq v_3951 v_3955)
  v_3957 <- eval (notBool_ v_3956)
  v_3958 <- eval (extract v_3928 3 4)
  v_3959 <- eval (extract v_3930 3 4)
  v_3960 <- eval (bv_or v_3958 v_3959)
  v_3961 <- eval (eq v_3960 (bv_nat 1 1))
  v_3962 <- eval (eq v_3957 v_3961)
  v_3963 <- eval (notBool_ v_3962)
  v_3964 <- eval (extract v_3928 2 3)
  v_3965 <- eval (extract v_3930 2 3)
  v_3966 <- eval (bv_or v_3964 v_3965)
  v_3967 <- eval (eq v_3966 (bv_nat 1 1))
  v_3968 <- eval (eq v_3963 v_3967)
  v_3969 <- eval (notBool_ v_3968)
  v_3970 <- eval (extract v_3928 1 2)
  v_3971 <- eval (extract v_3930 1 2)
  v_3972 <- eval (bv_or v_3970 v_3971)
  v_3973 <- eval (eq v_3972 (bv_nat 1 1))
  v_3974 <- eval (eq v_3969 v_3973)
  v_3975 <- eval (notBool_ v_3974)
  v_3976 <- eval (eq v_3932 (bv_nat 1 1))
  v_3977 <- eval (eq v_3975 v_3976)
  v_3978 <- eval (notBool_ v_3977)
  v_3979 <- eval (notBool_ v_3978)
  v_3980 <- eval (mux v_3979 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2360 : R8) v_3933
  setRegister of (bv_nat 1 0)
  setRegister pf v_3980
  setRegister zf v_3935
  setRegister af undef
  setRegister sf v_3932
  setRegister cf (bv_nat 1 0)
==========================================
orb_X86-SYNTAX (v_2363 : Imm) (v_2366 : Rh)
  v_3988 <- getRegister (v_2366 : Rh)
  v_3989 <- eval (extract v_3988 0 1)
  v_3990 <- eval (handleImmediateWithSignExtend (v_2363 : Imm) 8 8)
  v_3991 <- eval (extract v_3990 0 1)
  v_3992 <- eval (bv_or v_3989 v_3991)
  v_3993 <- eval (bv_or v_3988 v_3990)
  v_3994 <- eval (eq v_3993 (bv_nat 8 0))
  v_3995 <- eval (mux v_3994 (bv_nat 1 1) (bv_nat 1 0))
  v_3996 <- eval (extract v_3988 7 8)
  v_3997 <- eval (extract v_3990 7 8)
  v_3998 <- eval (bv_or v_3996 v_3997)
  v_3999 <- eval (eq v_3998 (bv_nat 1 1))
  v_4000 <- eval (extract v_3988 6 7)
  v_4001 <- eval (extract v_3990 6 7)
  v_4002 <- eval (bv_or v_4000 v_4001)
  v_4003 <- eval (eq v_4002 (bv_nat 1 1))
  v_4004 <- eval (eq v_3999 v_4003)
  v_4005 <- eval (notBool_ v_4004)
  v_4006 <- eval (extract v_3988 5 6)
  v_4007 <- eval (extract v_3990 5 6)
  v_4008 <- eval (bv_or v_4006 v_4007)
  v_4009 <- eval (eq v_4008 (bv_nat 1 1))
  v_4010 <- eval (eq v_4005 v_4009)
  v_4011 <- eval (notBool_ v_4010)
  v_4012 <- eval (extract v_3988 4 5)
  v_4013 <- eval (extract v_3990 4 5)
  v_4014 <- eval (bv_or v_4012 v_4013)
  v_4015 <- eval (eq v_4014 (bv_nat 1 1))
  v_4016 <- eval (eq v_4011 v_4015)
  v_4017 <- eval (notBool_ v_4016)
  v_4018 <- eval (extract v_3988 3 4)
  v_4019 <- eval (extract v_3990 3 4)
  v_4020 <- eval (bv_or v_4018 v_4019)
  v_4021 <- eval (eq v_4020 (bv_nat 1 1))
  v_4022 <- eval (eq v_4017 v_4021)
  v_4023 <- eval (notBool_ v_4022)
  v_4024 <- eval (extract v_3988 2 3)
  v_4025 <- eval (extract v_3990 2 3)
  v_4026 <- eval (bv_or v_4024 v_4025)
  v_4027 <- eval (eq v_4026 (bv_nat 1 1))
  v_4028 <- eval (eq v_4023 v_4027)
  v_4029 <- eval (notBool_ v_4028)
  v_4030 <- eval (extract v_3988 1 2)
  v_4031 <- eval (extract v_3990 1 2)
  v_4032 <- eval (bv_or v_4030 v_4031)
  v_4033 <- eval (eq v_4032 (bv_nat 1 1))
  v_4034 <- eval (eq v_4029 v_4033)
  v_4035 <- eval (notBool_ v_4034)
  v_4036 <- eval (eq v_3992 (bv_nat 1 1))
  v_4037 <- eval (eq v_4035 v_4036)
  v_4038 <- eval (notBool_ v_4037)
  v_4039 <- eval (notBool_ v_4038)
  v_4040 <- eval (mux v_4039 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2366 : Rh) v_3993
  setRegister of (bv_nat 1 0)
  setRegister pf v_4040
  setRegister af undef
  setRegister zf v_3995
  setRegister sf v_3992
  setRegister cf (bv_nat 1 0)
==========================================
orb_X86-SYNTAX (v_2374 : R8) (v_2375 : Rh)
  v_4052 <- getRegister (v_2375 : Rh)
  v_4053 <- eval (extract v_4052 0 1)
  v_4054 <- getRegister (v_2374 : R8)
  v_4055 <- eval (extract v_4054 0 1)
  v_4056 <- eval (bv_or v_4053 v_4055)
  v_4057 <- eval (bv_or v_4052 v_4054)
  v_4058 <- eval (eq v_4057 (bv_nat 8 0))
  v_4059 <- eval (mux v_4058 (bv_nat 1 1) (bv_nat 1 0))
  v_4060 <- eval (extract v_4052 7 8)
  v_4061 <- eval (extract v_4054 7 8)
  v_4062 <- eval (bv_or v_4060 v_4061)
  v_4063 <- eval (eq v_4062 (bv_nat 1 1))
  v_4064 <- eval (extract v_4052 6 7)
  v_4065 <- eval (extract v_4054 6 7)
  v_4066 <- eval (bv_or v_4064 v_4065)
  v_4067 <- eval (eq v_4066 (bv_nat 1 1))
  v_4068 <- eval (eq v_4063 v_4067)
  v_4069 <- eval (notBool_ v_4068)
  v_4070 <- eval (extract v_4052 5 6)
  v_4071 <- eval (extract v_4054 5 6)
  v_4072 <- eval (bv_or v_4070 v_4071)
  v_4073 <- eval (eq v_4072 (bv_nat 1 1))
  v_4074 <- eval (eq v_4069 v_4073)
  v_4075 <- eval (notBool_ v_4074)
  v_4076 <- eval (extract v_4052 4 5)
  v_4077 <- eval (extract v_4054 4 5)
  v_4078 <- eval (bv_or v_4076 v_4077)
  v_4079 <- eval (eq v_4078 (bv_nat 1 1))
  v_4080 <- eval (eq v_4075 v_4079)
  v_4081 <- eval (notBool_ v_4080)
  v_4082 <- eval (extract v_4052 3 4)
  v_4083 <- eval (extract v_4054 3 4)
  v_4084 <- eval (bv_or v_4082 v_4083)
  v_4085 <- eval (eq v_4084 (bv_nat 1 1))
  v_4086 <- eval (eq v_4081 v_4085)
  v_4087 <- eval (notBool_ v_4086)
  v_4088 <- eval (extract v_4052 2 3)
  v_4089 <- eval (extract v_4054 2 3)
  v_4090 <- eval (bv_or v_4088 v_4089)
  v_4091 <- eval (eq v_4090 (bv_nat 1 1))
  v_4092 <- eval (eq v_4087 v_4091)
  v_4093 <- eval (notBool_ v_4092)
  v_4094 <- eval (extract v_4052 1 2)
  v_4095 <- eval (extract v_4054 1 2)
  v_4096 <- eval (bv_or v_4094 v_4095)
  v_4097 <- eval (eq v_4096 (bv_nat 1 1))
  v_4098 <- eval (eq v_4093 v_4097)
  v_4099 <- eval (notBool_ v_4098)
  v_4100 <- eval (eq v_4056 (bv_nat 1 1))
  v_4101 <- eval (eq v_4099 v_4100)
  v_4102 <- eval (notBool_ v_4101)
  v_4103 <- eval (notBool_ v_4102)
  v_4104 <- eval (mux v_4103 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2375 : Rh) v_4057
  setRegister of (bv_nat 1 0)
  setRegister pf v_4104
  setRegister af undef
  setRegister zf v_4059
  setRegister sf v_4056
  setRegister cf (bv_nat 1 0)
==========================================
orb_X86-SYNTAX (v_2379 : Rh) (v_2380 : Rh)
  v_4112 <- getRegister (v_2380 : Rh)
  v_4113 <- eval (extract v_4112 0 1)
  v_4114 <- getRegister (v_2379 : Rh)
  v_4115 <- eval (extract v_4114 0 1)
  v_4116 <- eval (bv_or v_4113 v_4115)
  v_4117 <- eval (bv_or v_4112 v_4114)
  v_4118 <- eval (eq v_4117 (bv_nat 8 0))
  v_4119 <- eval (mux v_4118 (bv_nat 1 1) (bv_nat 1 0))
  v_4120 <- eval (extract v_4112 7 8)
  v_4121 <- eval (extract v_4114 7 8)
  v_4122 <- eval (bv_or v_4120 v_4121)
  v_4123 <- eval (eq v_4122 (bv_nat 1 1))
  v_4124 <- eval (extract v_4112 6 7)
  v_4125 <- eval (extract v_4114 6 7)
  v_4126 <- eval (bv_or v_4124 v_4125)
  v_4127 <- eval (eq v_4126 (bv_nat 1 1))
  v_4128 <- eval (eq v_4123 v_4127)
  v_4129 <- eval (notBool_ v_4128)
  v_4130 <- eval (extract v_4112 5 6)
  v_4131 <- eval (extract v_4114 5 6)
  v_4132 <- eval (bv_or v_4130 v_4131)
  v_4133 <- eval (eq v_4132 (bv_nat 1 1))
  v_4134 <- eval (eq v_4129 v_4133)
  v_4135 <- eval (notBool_ v_4134)
  v_4136 <- eval (extract v_4112 4 5)
  v_4137 <- eval (extract v_4114 4 5)
  v_4138 <- eval (bv_or v_4136 v_4137)
  v_4139 <- eval (eq v_4138 (bv_nat 1 1))
  v_4140 <- eval (eq v_4135 v_4139)
  v_4141 <- eval (notBool_ v_4140)
  v_4142 <- eval (extract v_4112 3 4)
  v_4143 <- eval (extract v_4114 3 4)
  v_4144 <- eval (bv_or v_4142 v_4143)
  v_4145 <- eval (eq v_4144 (bv_nat 1 1))
  v_4146 <- eval (eq v_4141 v_4145)
  v_4147 <- eval (notBool_ v_4146)
  v_4148 <- eval (extract v_4112 2 3)
  v_4149 <- eval (extract v_4114 2 3)
  v_4150 <- eval (bv_or v_4148 v_4149)
  v_4151 <- eval (eq v_4150 (bv_nat 1 1))
  v_4152 <- eval (eq v_4147 v_4151)
  v_4153 <- eval (notBool_ v_4152)
  v_4154 <- eval (extract v_4112 1 2)
  v_4155 <- eval (extract v_4114 1 2)
  v_4156 <- eval (bv_or v_4154 v_4155)
  v_4157 <- eval (eq v_4156 (bv_nat 1 1))
  v_4158 <- eval (eq v_4153 v_4157)
  v_4159 <- eval (notBool_ v_4158)
  v_4160 <- eval (eq v_4116 (bv_nat 1 1))
  v_4161 <- eval (eq v_4159 v_4160)
  v_4162 <- eval (notBool_ v_4161)
  v_4163 <- eval (notBool_ v_4162)
  v_4164 <- eval (mux v_4163 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2380 : Rh) v_4117
  setRegister of (bv_nat 1 0)
  setRegister pf v_4164
  setRegister af undef
  setRegister zf v_4119
  setRegister sf v_4116
  setRegister cf (bv_nat 1 0)
==========================================
orl_X86-SYNTAX (v_2383 : Imm) eax
  v_4172 <- getRegister rax
  v_4173 <- eval (extract v_4172 32 33)
  v_4174 <- eval (handleImmediateWithSignExtend (v_2383 : Imm) 32 32)
  v_4175 <- eval (extract v_4174 0 1)
  v_4176 <- eval (bv_or v_4173 v_4175)
  v_4177 <- eval (extract v_4172 32 64)
  v_4178 <- eval (bv_or v_4177 v_4174)
  v_4179 <- eval (eq v_4178 (bv_nat 32 0))
  v_4180 <- eval (mux v_4179 (bv_nat 1 1) (bv_nat 1 0))
  v_4181 <- eval (extract v_4172 63 64)
  v_4182 <- eval (extract v_4174 31 32)
  v_4183 <- eval (bv_or v_4181 v_4182)
  v_4184 <- eval (eq v_4183 (bv_nat 1 1))
  v_4185 <- eval (extract v_4172 62 63)
  v_4186 <- eval (extract v_4174 30 31)
  v_4187 <- eval (bv_or v_4185 v_4186)
  v_4188 <- eval (eq v_4187 (bv_nat 1 1))
  v_4189 <- eval (eq v_4184 v_4188)
  v_4190 <- eval (notBool_ v_4189)
  v_4191 <- eval (extract v_4172 61 62)
  v_4192 <- eval (extract v_4174 29 30)
  v_4193 <- eval (bv_or v_4191 v_4192)
  v_4194 <- eval (eq v_4193 (bv_nat 1 1))
  v_4195 <- eval (eq v_4190 v_4194)
  v_4196 <- eval (notBool_ v_4195)
  v_4197 <- eval (extract v_4172 60 61)
  v_4198 <- eval (extract v_4174 28 29)
  v_4199 <- eval (bv_or v_4197 v_4198)
  v_4200 <- eval (eq v_4199 (bv_nat 1 1))
  v_4201 <- eval (eq v_4196 v_4200)
  v_4202 <- eval (notBool_ v_4201)
  v_4203 <- eval (extract v_4172 59 60)
  v_4204 <- eval (extract v_4174 27 28)
  v_4205 <- eval (bv_or v_4203 v_4204)
  v_4206 <- eval (eq v_4205 (bv_nat 1 1))
  v_4207 <- eval (eq v_4202 v_4206)
  v_4208 <- eval (notBool_ v_4207)
  v_4209 <- eval (extract v_4172 58 59)
  v_4210 <- eval (extract v_4174 26 27)
  v_4211 <- eval (bv_or v_4209 v_4210)
  v_4212 <- eval (eq v_4211 (bv_nat 1 1))
  v_4213 <- eval (eq v_4208 v_4212)
  v_4214 <- eval (notBool_ v_4213)
  v_4215 <- eval (extract v_4172 57 58)
  v_4216 <- eval (extract v_4174 25 26)
  v_4217 <- eval (bv_or v_4215 v_4216)
  v_4218 <- eval (eq v_4217 (bv_nat 1 1))
  v_4219 <- eval (eq v_4214 v_4218)
  v_4220 <- eval (notBool_ v_4219)
  v_4221 <- eval (extract v_4172 56 57)
  v_4222 <- eval (extract v_4174 24 25)
  v_4223 <- eval (bv_or v_4221 v_4222)
  v_4224 <- eval (eq v_4223 (bv_nat 1 1))
  v_4225 <- eval (eq v_4220 v_4224)
  v_4226 <- eval (notBool_ v_4225)
  v_4227 <- eval (notBool_ v_4226)
  v_4228 <- eval (mux v_4227 (bv_nat 1 1) (bv_nat 1 0))
  setRegister eax v_4178
  setRegister of (bv_nat 1 0)
  setRegister pf v_4228
  setRegister zf v_4180
  setRegister af undef
  setRegister sf v_4176
  setRegister cf (bv_nat 1 0)
==========================================
orl_X86-SYNTAX (v_2399 : Imm) (v_2401 : R32)
  v_4248 <- getRegister (v_2401 : R32)
  v_4249 <- eval (extract v_4248 0 1)
  v_4250 <- eval (handleImmediateWithSignExtend (v_2399 : Imm) 32 32)
  v_4251 <- eval (extract v_4250 0 1)
  v_4252 <- eval (bv_or v_4249 v_4251)
  v_4253 <- eval (bv_or v_4248 v_4250)
  v_4254 <- eval (eq v_4253 (bv_nat 32 0))
  v_4255 <- eval (mux v_4254 (bv_nat 1 1) (bv_nat 1 0))
  v_4256 <- eval (extract v_4248 31 32)
  v_4257 <- eval (extract v_4250 31 32)
  v_4258 <- eval (bv_or v_4256 v_4257)
  v_4259 <- eval (eq v_4258 (bv_nat 1 1))
  v_4260 <- eval (extract v_4248 30 31)
  v_4261 <- eval (extract v_4250 30 31)
  v_4262 <- eval (bv_or v_4260 v_4261)
  v_4263 <- eval (eq v_4262 (bv_nat 1 1))
  v_4264 <- eval (eq v_4259 v_4263)
  v_4265 <- eval (notBool_ v_4264)
  v_4266 <- eval (extract v_4248 29 30)
  v_4267 <- eval (extract v_4250 29 30)
  v_4268 <- eval (bv_or v_4266 v_4267)
  v_4269 <- eval (eq v_4268 (bv_nat 1 1))
  v_4270 <- eval (eq v_4265 v_4269)
  v_4271 <- eval (notBool_ v_4270)
  v_4272 <- eval (extract v_4248 28 29)
  v_4273 <- eval (extract v_4250 28 29)
  v_4274 <- eval (bv_or v_4272 v_4273)
  v_4275 <- eval (eq v_4274 (bv_nat 1 1))
  v_4276 <- eval (eq v_4271 v_4275)
  v_4277 <- eval (notBool_ v_4276)
  v_4278 <- eval (extract v_4248 27 28)
  v_4279 <- eval (extract v_4250 27 28)
  v_4280 <- eval (bv_or v_4278 v_4279)
  v_4281 <- eval (eq v_4280 (bv_nat 1 1))
  v_4282 <- eval (eq v_4277 v_4281)
  v_4283 <- eval (notBool_ v_4282)
  v_4284 <- eval (extract v_4248 26 27)
  v_4285 <- eval (extract v_4250 26 27)
  v_4286 <- eval (bv_or v_4284 v_4285)
  v_4287 <- eval (eq v_4286 (bv_nat 1 1))
  v_4288 <- eval (eq v_4283 v_4287)
  v_4289 <- eval (notBool_ v_4288)
  v_4290 <- eval (extract v_4248 25 26)
  v_4291 <- eval (extract v_4250 25 26)
  v_4292 <- eval (bv_or v_4290 v_4291)
  v_4293 <- eval (eq v_4292 (bv_nat 1 1))
  v_4294 <- eval (eq v_4289 v_4293)
  v_4295 <- eval (notBool_ v_4294)
  v_4296 <- eval (extract v_4248 24 25)
  v_4297 <- eval (extract v_4250 24 25)
  v_4298 <- eval (bv_or v_4296 v_4297)
  v_4299 <- eval (eq v_4298 (bv_nat 1 1))
  v_4300 <- eval (eq v_4295 v_4299)
  v_4301 <- eval (notBool_ v_4300)
  v_4302 <- eval (notBool_ v_4301)
  v_4303 <- eval (mux v_4302 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2401 : R32) v_4253
  setRegister of (bv_nat 1 0)
  setRegister pf v_4303
  setRegister zf v_4255
  setRegister af undef
  setRegister sf v_4252
  setRegister cf (bv_nat 1 0)
==========================================
orl_X86-SYNTAX (v_2403 : Imm) (v_2406 : R32)
  v_4311 <- getRegister (v_2406 : R32)
  v_4312 <- eval (extract v_4311 0 1)
  v_4313 <- eval (handleImmediateWithSignExtend (v_2403 : Imm) 8 8)
  v_4314 <- eval (svalueMInt v_4313)
  v_4315 <- eval (mi 32 v_4314)
  v_4316 <- eval (extract v_4315 0 1)
  v_4317 <- eval (bv_or v_4312 v_4316)
  v_4318 <- eval (bv_or v_4311 v_4315)
  v_4319 <- eval (eq v_4318 (bv_nat 32 0))
  v_4320 <- eval (mux v_4319 (bv_nat 1 1) (bv_nat 1 0))
  v_4321 <- eval (extract v_4311 31 32)
  v_4322 <- eval (extract v_4313 7 8)
  v_4323 <- eval (bv_or v_4321 v_4322)
  v_4324 <- eval (eq v_4323 (bv_nat 1 1))
  v_4325 <- eval (extract v_4311 30 31)
  v_4326 <- eval (extract v_4313 6 7)
  v_4327 <- eval (bv_or v_4325 v_4326)
  v_4328 <- eval (eq v_4327 (bv_nat 1 1))
  v_4329 <- eval (eq v_4324 v_4328)
  v_4330 <- eval (notBool_ v_4329)
  v_4331 <- eval (extract v_4311 29 30)
  v_4332 <- eval (extract v_4313 5 6)
  v_4333 <- eval (bv_or v_4331 v_4332)
  v_4334 <- eval (eq v_4333 (bv_nat 1 1))
  v_4335 <- eval (eq v_4330 v_4334)
  v_4336 <- eval (notBool_ v_4335)
  v_4337 <- eval (extract v_4311 28 29)
  v_4338 <- eval (extract v_4313 4 5)
  v_4339 <- eval (bv_or v_4337 v_4338)
  v_4340 <- eval (eq v_4339 (bv_nat 1 1))
  v_4341 <- eval (eq v_4336 v_4340)
  v_4342 <- eval (notBool_ v_4341)
  v_4343 <- eval (extract v_4311 27 28)
  v_4344 <- eval (extract v_4313 3 4)
  v_4345 <- eval (bv_or v_4343 v_4344)
  v_4346 <- eval (eq v_4345 (bv_nat 1 1))
  v_4347 <- eval (eq v_4342 v_4346)
  v_4348 <- eval (notBool_ v_4347)
  v_4349 <- eval (extract v_4311 26 27)
  v_4350 <- eval (extract v_4313 2 3)
  v_4351 <- eval (bv_or v_4349 v_4350)
  v_4352 <- eval (eq v_4351 (bv_nat 1 1))
  v_4353 <- eval (eq v_4348 v_4352)
  v_4354 <- eval (notBool_ v_4353)
  v_4355 <- eval (extract v_4311 25 26)
  v_4356 <- eval (extract v_4313 1 2)
  v_4357 <- eval (bv_or v_4355 v_4356)
  v_4358 <- eval (eq v_4357 (bv_nat 1 1))
  v_4359 <- eval (eq v_4354 v_4358)
  v_4360 <- eval (notBool_ v_4359)
  v_4361 <- eval (extract v_4311 24 25)
  v_4362 <- eval (extract v_4313 0 1)
  v_4363 <- eval (bv_or v_4361 v_4362)
  v_4364 <- eval (eq v_4363 (bv_nat 1 1))
  v_4365 <- eval (eq v_4360 v_4364)
  v_4366 <- eval (notBool_ v_4365)
  v_4367 <- eval (notBool_ v_4366)
  v_4368 <- eval (mux v_4367 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2406 : R32) v_4318
  setRegister of (bv_nat 1 0)
  setRegister pf v_4368
  setRegister zf v_4320
  setRegister af undef
  setRegister sf v_4317
  setRegister cf (bv_nat 1 0)
==========================================
orl_X86-SYNTAX (v_2414 : R32) (v_2415 : R32)
  v_4380 <- getRegister (v_2415 : R32)
  v_4381 <- eval (extract v_4380 0 1)
  v_4382 <- getRegister (v_2414 : R32)
  v_4383 <- eval (extract v_4382 0 1)
  v_4384 <- eval (bv_or v_4381 v_4383)
  v_4385 <- eval (bv_or v_4380 v_4382)
  v_4386 <- eval (eq v_4385 (bv_nat 32 0))
  v_4387 <- eval (mux v_4386 (bv_nat 1 1) (bv_nat 1 0))
  v_4388 <- eval (extract v_4380 31 32)
  v_4389 <- eval (extract v_4382 31 32)
  v_4390 <- eval (bv_or v_4388 v_4389)
  v_4391 <- eval (eq v_4390 (bv_nat 1 1))
  v_4392 <- eval (extract v_4380 30 31)
  v_4393 <- eval (extract v_4382 30 31)
  v_4394 <- eval (bv_or v_4392 v_4393)
  v_4395 <- eval (eq v_4394 (bv_nat 1 1))
  v_4396 <- eval (eq v_4391 v_4395)
  v_4397 <- eval (notBool_ v_4396)
  v_4398 <- eval (extract v_4380 29 30)
  v_4399 <- eval (extract v_4382 29 30)
  v_4400 <- eval (bv_or v_4398 v_4399)
  v_4401 <- eval (eq v_4400 (bv_nat 1 1))
  v_4402 <- eval (eq v_4397 v_4401)
  v_4403 <- eval (notBool_ v_4402)
  v_4404 <- eval (extract v_4380 28 29)
  v_4405 <- eval (extract v_4382 28 29)
  v_4406 <- eval (bv_or v_4404 v_4405)
  v_4407 <- eval (eq v_4406 (bv_nat 1 1))
  v_4408 <- eval (eq v_4403 v_4407)
  v_4409 <- eval (notBool_ v_4408)
  v_4410 <- eval (extract v_4380 27 28)
  v_4411 <- eval (extract v_4382 27 28)
  v_4412 <- eval (bv_or v_4410 v_4411)
  v_4413 <- eval (eq v_4412 (bv_nat 1 1))
  v_4414 <- eval (eq v_4409 v_4413)
  v_4415 <- eval (notBool_ v_4414)
  v_4416 <- eval (extract v_4380 26 27)
  v_4417 <- eval (extract v_4382 26 27)
  v_4418 <- eval (bv_or v_4416 v_4417)
  v_4419 <- eval (eq v_4418 (bv_nat 1 1))
  v_4420 <- eval (eq v_4415 v_4419)
  v_4421 <- eval (notBool_ v_4420)
  v_4422 <- eval (extract v_4380 25 26)
  v_4423 <- eval (extract v_4382 25 26)
  v_4424 <- eval (bv_or v_4422 v_4423)
  v_4425 <- eval (eq v_4424 (bv_nat 1 1))
  v_4426 <- eval (eq v_4421 v_4425)
  v_4427 <- eval (notBool_ v_4426)
  v_4428 <- eval (extract v_4380 24 25)
  v_4429 <- eval (extract v_4382 24 25)
  v_4430 <- eval (bv_or v_4428 v_4429)
  v_4431 <- eval (eq v_4430 (bv_nat 1 1))
  v_4432 <- eval (eq v_4427 v_4431)
  v_4433 <- eval (notBool_ v_4432)
  v_4434 <- eval (notBool_ v_4433)
  v_4435 <- eval (mux v_4434 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2415 : R32) v_4385
  setRegister of (bv_nat 1 0)
  setRegister pf v_4435
  setRegister zf v_4387
  setRegister af undef
  setRegister sf v_4384
  setRegister cf (bv_nat 1 0)
==========================================
orpd_X86-SYNTAX (v_2422 : Xmm) (v_2423 : Xmm)
  v_4447 <- getRegister (v_2423 : Xmm)
  v_4448 <- getRegister (v_2422 : Xmm)
  v_4449 <- eval (bv_or v_4447 v_4448)
  setRegister (v_2423 : Xmm) v_4449
==========================================
orps_X86-SYNTAX (v_2431 : Xmm) (v_2432 : Xmm)
  v_4455 <- getRegister (v_2432 : Xmm)
  v_4456 <- getRegister (v_2431 : Xmm)
  v_4457 <- eval (bv_or v_4455 v_4456)
  setRegister (v_2432 : Xmm) v_4457
==========================================
orq_X86-SYNTAX (v_2448 : Imm) (v_2450 : R64)
  v_4471 <- getRegister (v_2450 : R64)
  v_4472 <- eval (extract v_4471 0 1)
  v_4473 <- eval (handleImmediateWithSignExtend (v_2448 : Imm) 32 32)
  v_4474 <- eval (svalueMInt v_4473)
  v_4475 <- eval (mi 64 v_4474)
  v_4476 <- eval (extract v_4475 0 1)
  v_4477 <- eval (bv_or v_4472 v_4476)
  v_4478 <- eval (bv_or v_4471 v_4475)
  v_4479 <- eval (eq v_4478 (bv_nat 64 0))
  v_4480 <- eval (mux v_4479 (bv_nat 1 1) (bv_nat 1 0))
  v_4481 <- eval (extract v_4471 63 64)
  v_4482 <- eval (extract v_4473 31 32)
  v_4483 <- eval (bv_or v_4481 v_4482)
  v_4484 <- eval (eq v_4483 (bv_nat 1 1))
  v_4485 <- eval (extract v_4471 62 63)
  v_4486 <- eval (extract v_4473 30 31)
  v_4487 <- eval (bv_or v_4485 v_4486)
  v_4488 <- eval (eq v_4487 (bv_nat 1 1))
  v_4489 <- eval (eq v_4484 v_4488)
  v_4490 <- eval (notBool_ v_4489)
  v_4491 <- eval (extract v_4471 61 62)
  v_4492 <- eval (extract v_4473 29 30)
  v_4493 <- eval (bv_or v_4491 v_4492)
  v_4494 <- eval (eq v_4493 (bv_nat 1 1))
  v_4495 <- eval (eq v_4490 v_4494)
  v_4496 <- eval (notBool_ v_4495)
  v_4497 <- eval (extract v_4471 60 61)
  v_4498 <- eval (extract v_4473 28 29)
  v_4499 <- eval (bv_or v_4497 v_4498)
  v_4500 <- eval (eq v_4499 (bv_nat 1 1))
  v_4501 <- eval (eq v_4496 v_4500)
  v_4502 <- eval (notBool_ v_4501)
  v_4503 <- eval (extract v_4471 59 60)
  v_4504 <- eval (extract v_4473 27 28)
  v_4505 <- eval (bv_or v_4503 v_4504)
  v_4506 <- eval (eq v_4505 (bv_nat 1 1))
  v_4507 <- eval (eq v_4502 v_4506)
  v_4508 <- eval (notBool_ v_4507)
  v_4509 <- eval (extract v_4471 58 59)
  v_4510 <- eval (extract v_4473 26 27)
  v_4511 <- eval (bv_or v_4509 v_4510)
  v_4512 <- eval (eq v_4511 (bv_nat 1 1))
  v_4513 <- eval (eq v_4508 v_4512)
  v_4514 <- eval (notBool_ v_4513)
  v_4515 <- eval (extract v_4471 57 58)
  v_4516 <- eval (extract v_4473 25 26)
  v_4517 <- eval (bv_or v_4515 v_4516)
  v_4518 <- eval (eq v_4517 (bv_nat 1 1))
  v_4519 <- eval (eq v_4514 v_4518)
  v_4520 <- eval (notBool_ v_4519)
  v_4521 <- eval (extract v_4471 56 57)
  v_4522 <- eval (extract v_4473 24 25)
  v_4523 <- eval (bv_or v_4521 v_4522)
  v_4524 <- eval (eq v_4523 (bv_nat 1 1))
  v_4525 <- eval (eq v_4520 v_4524)
  v_4526 <- eval (notBool_ v_4525)
  v_4527 <- eval (notBool_ v_4526)
  v_4528 <- eval (mux v_4527 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2450 : R64) v_4478
  setRegister of (bv_nat 1 0)
  setRegister pf v_4528
  setRegister zf v_4480
  setRegister af undef
  setRegister sf v_4477
  setRegister cf (bv_nat 1 0)
==========================================
orq_X86-SYNTAX (v_2452 : Imm) (v_2455 : R64)
  v_4536 <- getRegister (v_2455 : R64)
  v_4537 <- eval (extract v_4536 0 1)
  v_4538 <- eval (handleImmediateWithSignExtend (v_2452 : Imm) 8 8)
  v_4539 <- eval (svalueMInt v_4538)
  v_4540 <- eval (mi 64 v_4539)
  v_4541 <- eval (extract v_4540 0 1)
  v_4542 <- eval (bv_or v_4537 v_4541)
  v_4543 <- eval (bv_or v_4536 v_4540)
  v_4544 <- eval (eq v_4543 (bv_nat 64 0))
  v_4545 <- eval (mux v_4544 (bv_nat 1 1) (bv_nat 1 0))
  v_4546 <- eval (extract v_4536 63 64)
  v_4547 <- eval (extract v_4538 7 8)
  v_4548 <- eval (bv_or v_4546 v_4547)
  v_4549 <- eval (eq v_4548 (bv_nat 1 1))
  v_4550 <- eval (extract v_4536 62 63)
  v_4551 <- eval (extract v_4538 6 7)
  v_4552 <- eval (bv_or v_4550 v_4551)
  v_4553 <- eval (eq v_4552 (bv_nat 1 1))
  v_4554 <- eval (eq v_4549 v_4553)
  v_4555 <- eval (notBool_ v_4554)
  v_4556 <- eval (extract v_4536 61 62)
  v_4557 <- eval (extract v_4538 5 6)
  v_4558 <- eval (bv_or v_4556 v_4557)
  v_4559 <- eval (eq v_4558 (bv_nat 1 1))
  v_4560 <- eval (eq v_4555 v_4559)
  v_4561 <- eval (notBool_ v_4560)
  v_4562 <- eval (extract v_4536 60 61)
  v_4563 <- eval (extract v_4538 4 5)
  v_4564 <- eval (bv_or v_4562 v_4563)
  v_4565 <- eval (eq v_4564 (bv_nat 1 1))
  v_4566 <- eval (eq v_4561 v_4565)
  v_4567 <- eval (notBool_ v_4566)
  v_4568 <- eval (extract v_4536 59 60)
  v_4569 <- eval (extract v_4538 3 4)
  v_4570 <- eval (bv_or v_4568 v_4569)
  v_4571 <- eval (eq v_4570 (bv_nat 1 1))
  v_4572 <- eval (eq v_4567 v_4571)
  v_4573 <- eval (notBool_ v_4572)
  v_4574 <- eval (extract v_4536 58 59)
  v_4575 <- eval (extract v_4538 2 3)
  v_4576 <- eval (bv_or v_4574 v_4575)
  v_4577 <- eval (eq v_4576 (bv_nat 1 1))
  v_4578 <- eval (eq v_4573 v_4577)
  v_4579 <- eval (notBool_ v_4578)
  v_4580 <- eval (extract v_4536 57 58)
  v_4581 <- eval (extract v_4538 1 2)
  v_4582 <- eval (bv_or v_4580 v_4581)
  v_4583 <- eval (eq v_4582 (bv_nat 1 1))
  v_4584 <- eval (eq v_4579 v_4583)
  v_4585 <- eval (notBool_ v_4584)
  v_4586 <- eval (extract v_4536 56 57)
  v_4587 <- eval (extract v_4538 0 1)
  v_4588 <- eval (bv_or v_4586 v_4587)
  v_4589 <- eval (eq v_4588 (bv_nat 1 1))
  v_4590 <- eval (eq v_4585 v_4589)
  v_4591 <- eval (notBool_ v_4590)
  v_4592 <- eval (notBool_ v_4591)
  v_4593 <- eval (mux v_4592 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2455 : R64) v_4543
  setRegister of (bv_nat 1 0)
  setRegister pf v_4593
  setRegister zf v_4545
  setRegister af undef
  setRegister sf v_4542
  setRegister cf (bv_nat 1 0)
==========================================
orq_X86-SYNTAX (v_2463 : R64) (v_2464 : R64)
  v_4605 <- getRegister (v_2464 : R64)
  v_4606 <- eval (extract v_4605 0 1)
  v_4607 <- getRegister (v_2463 : R64)
  v_4608 <- eval (extract v_4607 0 1)
  v_4609 <- eval (bv_or v_4606 v_4608)
  v_4610 <- eval (bv_or v_4605 v_4607)
  v_4611 <- eval (eq v_4610 (bv_nat 64 0))
  v_4612 <- eval (mux v_4611 (bv_nat 1 1) (bv_nat 1 0))
  v_4613 <- eval (extract v_4605 63 64)
  v_4614 <- eval (extract v_4607 63 64)
  v_4615 <- eval (bv_or v_4613 v_4614)
  v_4616 <- eval (eq v_4615 (bv_nat 1 1))
  v_4617 <- eval (extract v_4605 62 63)
  v_4618 <- eval (extract v_4607 62 63)
  v_4619 <- eval (bv_or v_4617 v_4618)
  v_4620 <- eval (eq v_4619 (bv_nat 1 1))
  v_4621 <- eval (eq v_4616 v_4620)
  v_4622 <- eval (notBool_ v_4621)
  v_4623 <- eval (extract v_4605 61 62)
  v_4624 <- eval (extract v_4607 61 62)
  v_4625 <- eval (bv_or v_4623 v_4624)
  v_4626 <- eval (eq v_4625 (bv_nat 1 1))
  v_4627 <- eval (eq v_4622 v_4626)
  v_4628 <- eval (notBool_ v_4627)
  v_4629 <- eval (extract v_4605 60 61)
  v_4630 <- eval (extract v_4607 60 61)
  v_4631 <- eval (bv_or v_4629 v_4630)
  v_4632 <- eval (eq v_4631 (bv_nat 1 1))
  v_4633 <- eval (eq v_4628 v_4632)
  v_4634 <- eval (notBool_ v_4633)
  v_4635 <- eval (extract v_4605 59 60)
  v_4636 <- eval (extract v_4607 59 60)
  v_4637 <- eval (bv_or v_4635 v_4636)
  v_4638 <- eval (eq v_4637 (bv_nat 1 1))
  v_4639 <- eval (eq v_4634 v_4638)
  v_4640 <- eval (notBool_ v_4639)
  v_4641 <- eval (extract v_4605 58 59)
  v_4642 <- eval (extract v_4607 58 59)
  v_4643 <- eval (bv_or v_4641 v_4642)
  v_4644 <- eval (eq v_4643 (bv_nat 1 1))
  v_4645 <- eval (eq v_4640 v_4644)
  v_4646 <- eval (notBool_ v_4645)
  v_4647 <- eval (extract v_4605 57 58)
  v_4648 <- eval (extract v_4607 57 58)
  v_4649 <- eval (bv_or v_4647 v_4648)
  v_4650 <- eval (eq v_4649 (bv_nat 1 1))
  v_4651 <- eval (eq v_4646 v_4650)
  v_4652 <- eval (notBool_ v_4651)
  v_4653 <- eval (extract v_4605 56 57)
  v_4654 <- eval (extract v_4607 56 57)
  v_4655 <- eval (bv_or v_4653 v_4654)
  v_4656 <- eval (eq v_4655 (bv_nat 1 1))
  v_4657 <- eval (eq v_4652 v_4656)
  v_4658 <- eval (notBool_ v_4657)
  v_4659 <- eval (notBool_ v_4658)
  v_4660 <- eval (mux v_4659 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2464 : R64) v_4610
  setRegister of (bv_nat 1 0)
  setRegister pf v_4660
  setRegister zf v_4612
  setRegister af undef
  setRegister sf v_4609
  setRegister cf (bv_nat 1 0)
==========================================
orq_X86-SYNTAX (v_2467 : Imm) rax
  v_4668 <- getRegister rax
  v_4669 <- eval (extract v_4668 0 1)
  v_4670 <- eval (handleImmediateWithSignExtend (v_2467 : Imm) 32 32)
  v_4671 <- eval (svalueMInt v_4670)
  v_4672 <- eval (mi 64 v_4671)
  v_4673 <- eval (extract v_4672 0 1)
  v_4674 <- eval (bv_or v_4669 v_4673)
  v_4675 <- eval (bv_or v_4668 v_4672)
  v_4676 <- eval (eq v_4675 (bv_nat 64 0))
  v_4677 <- eval (mux v_4676 (bv_nat 1 1) (bv_nat 1 0))
  v_4678 <- eval (extract v_4668 63 64)
  v_4679 <- eval (extract v_4670 31 32)
  v_4680 <- eval (bv_or v_4678 v_4679)
  v_4681 <- eval (eq v_4680 (bv_nat 1 1))
  v_4682 <- eval (extract v_4668 62 63)
  v_4683 <- eval (extract v_4670 30 31)
  v_4684 <- eval (bv_or v_4682 v_4683)
  v_4685 <- eval (eq v_4684 (bv_nat 1 1))
  v_4686 <- eval (eq v_4681 v_4685)
  v_4687 <- eval (notBool_ v_4686)
  v_4688 <- eval (extract v_4668 61 62)
  v_4689 <- eval (extract v_4670 29 30)
  v_4690 <- eval (bv_or v_4688 v_4689)
  v_4691 <- eval (eq v_4690 (bv_nat 1 1))
  v_4692 <- eval (eq v_4687 v_4691)
  v_4693 <- eval (notBool_ v_4692)
  v_4694 <- eval (extract v_4668 60 61)
  v_4695 <- eval (extract v_4670 28 29)
  v_4696 <- eval (bv_or v_4694 v_4695)
  v_4697 <- eval (eq v_4696 (bv_nat 1 1))
  v_4698 <- eval (eq v_4693 v_4697)
  v_4699 <- eval (notBool_ v_4698)
  v_4700 <- eval (extract v_4668 59 60)
  v_4701 <- eval (extract v_4670 27 28)
  v_4702 <- eval (bv_or v_4700 v_4701)
  v_4703 <- eval (eq v_4702 (bv_nat 1 1))
  v_4704 <- eval (eq v_4699 v_4703)
  v_4705 <- eval (notBool_ v_4704)
  v_4706 <- eval (extract v_4668 58 59)
  v_4707 <- eval (extract v_4670 26 27)
  v_4708 <- eval (bv_or v_4706 v_4707)
  v_4709 <- eval (eq v_4708 (bv_nat 1 1))
  v_4710 <- eval (eq v_4705 v_4709)
  v_4711 <- eval (notBool_ v_4710)
  v_4712 <- eval (extract v_4668 57 58)
  v_4713 <- eval (extract v_4670 25 26)
  v_4714 <- eval (bv_or v_4712 v_4713)
  v_4715 <- eval (eq v_4714 (bv_nat 1 1))
  v_4716 <- eval (eq v_4711 v_4715)
  v_4717 <- eval (notBool_ v_4716)
  v_4718 <- eval (extract v_4668 56 57)
  v_4719 <- eval (extract v_4670 24 25)
  v_4720 <- eval (bv_or v_4718 v_4719)
  v_4721 <- eval (eq v_4720 (bv_nat 1 1))
  v_4722 <- eval (eq v_4717 v_4721)
  v_4723 <- eval (notBool_ v_4722)
  v_4724 <- eval (notBool_ v_4723)
  v_4725 <- eval (mux v_4724 (bv_nat 1 1) (bv_nat 1 0))
  setRegister rax v_4675
  setRegister of (bv_nat 1 0)
  setRegister pf v_4725
  setRegister zf v_4677
  setRegister af undef
  setRegister sf v_4674
  setRegister cf (bv_nat 1 0)
==========================================
orw_X86-SYNTAX (v_2471 : Imm) ax
  v_4733 <- getRegister rax
  v_4734 <- eval (extract v_4733 48 49)
  v_4735 <- eval (handleImmediateWithSignExtend (v_2471 : Imm) 16 16)
  v_4736 <- eval (extract v_4735 0 1)
  v_4737 <- eval (bv_or v_4734 v_4736)
  v_4738 <- eval (extract v_4733 48 64)
  v_4739 <- eval (bv_or v_4738 v_4735)
  v_4740 <- eval (eq v_4739 (bv_nat 16 0))
  v_4741 <- eval (mux v_4740 (bv_nat 1 1) (bv_nat 1 0))
  v_4742 <- eval (extract v_4733 63 64)
  v_4743 <- eval (extract v_4735 15 16)
  v_4744 <- eval (bv_or v_4742 v_4743)
  v_4745 <- eval (eq v_4744 (bv_nat 1 1))
  v_4746 <- eval (extract v_4733 62 63)
  v_4747 <- eval (extract v_4735 14 15)
  v_4748 <- eval (bv_or v_4746 v_4747)
  v_4749 <- eval (eq v_4748 (bv_nat 1 1))
  v_4750 <- eval (eq v_4745 v_4749)
  v_4751 <- eval (notBool_ v_4750)
  v_4752 <- eval (extract v_4733 61 62)
  v_4753 <- eval (extract v_4735 13 14)
  v_4754 <- eval (bv_or v_4752 v_4753)
  v_4755 <- eval (eq v_4754 (bv_nat 1 1))
  v_4756 <- eval (eq v_4751 v_4755)
  v_4757 <- eval (notBool_ v_4756)
  v_4758 <- eval (extract v_4733 60 61)
  v_4759 <- eval (extract v_4735 12 13)
  v_4760 <- eval (bv_or v_4758 v_4759)
  v_4761 <- eval (eq v_4760 (bv_nat 1 1))
  v_4762 <- eval (eq v_4757 v_4761)
  v_4763 <- eval (notBool_ v_4762)
  v_4764 <- eval (extract v_4733 59 60)
  v_4765 <- eval (extract v_4735 11 12)
  v_4766 <- eval (bv_or v_4764 v_4765)
  v_4767 <- eval (eq v_4766 (bv_nat 1 1))
  v_4768 <- eval (eq v_4763 v_4767)
  v_4769 <- eval (notBool_ v_4768)
  v_4770 <- eval (extract v_4733 58 59)
  v_4771 <- eval (extract v_4735 10 11)
  v_4772 <- eval (bv_or v_4770 v_4771)
  v_4773 <- eval (eq v_4772 (bv_nat 1 1))
  v_4774 <- eval (eq v_4769 v_4773)
  v_4775 <- eval (notBool_ v_4774)
  v_4776 <- eval (extract v_4733 57 58)
  v_4777 <- eval (extract v_4735 9 10)
  v_4778 <- eval (bv_or v_4776 v_4777)
  v_4779 <- eval (eq v_4778 (bv_nat 1 1))
  v_4780 <- eval (eq v_4775 v_4779)
  v_4781 <- eval (notBool_ v_4780)
  v_4782 <- eval (extract v_4733 56 57)
  v_4783 <- eval (extract v_4735 8 9)
  v_4784 <- eval (bv_or v_4782 v_4783)
  v_4785 <- eval (eq v_4784 (bv_nat 1 1))
  v_4786 <- eval (eq v_4781 v_4785)
  v_4787 <- eval (notBool_ v_4786)
  v_4788 <- eval (notBool_ v_4787)
  v_4789 <- eval (mux v_4788 (bv_nat 1 1) (bv_nat 1 0))
  v_4790 <- eval (extract v_4733 0 48)
  v_4791 <- eval (concat v_4790 v_4739)
  setRegister rax v_4791
  setRegister of (bv_nat 1 0)
  setRegister pf v_4789
  setRegister zf v_4741
  setRegister af undef
  setRegister sf v_4737
  setRegister cf (bv_nat 1 0)
==========================================
orw_X86-SYNTAX (v_2487 : Imm) (v_2488 : R16)
  v_4811 <- getRegister (v_2488 : R16)
  v_4812 <- eval (extract v_4811 0 1)
  v_4813 <- eval (handleImmediateWithSignExtend (v_2487 : Imm) 16 16)
  v_4814 <- eval (extract v_4813 0 1)
  v_4815 <- eval (bv_or v_4812 v_4814)
  v_4816 <- eval (bv_or v_4811 v_4813)
  v_4817 <- eval (eq v_4816 (bv_nat 16 0))
  v_4818 <- eval (mux v_4817 (bv_nat 1 1) (bv_nat 1 0))
  v_4819 <- eval (extract v_4811 15 16)
  v_4820 <- eval (extract v_4813 15 16)
  v_4821 <- eval (bv_or v_4819 v_4820)
  v_4822 <- eval (eq v_4821 (bv_nat 1 1))
  v_4823 <- eval (extract v_4811 14 15)
  v_4824 <- eval (extract v_4813 14 15)
  v_4825 <- eval (bv_or v_4823 v_4824)
  v_4826 <- eval (eq v_4825 (bv_nat 1 1))
  v_4827 <- eval (eq v_4822 v_4826)
  v_4828 <- eval (notBool_ v_4827)
  v_4829 <- eval (extract v_4811 13 14)
  v_4830 <- eval (extract v_4813 13 14)
  v_4831 <- eval (bv_or v_4829 v_4830)
  v_4832 <- eval (eq v_4831 (bv_nat 1 1))
  v_4833 <- eval (eq v_4828 v_4832)
  v_4834 <- eval (notBool_ v_4833)
  v_4835 <- eval (extract v_4811 12 13)
  v_4836 <- eval (extract v_4813 12 13)
  v_4837 <- eval (bv_or v_4835 v_4836)
  v_4838 <- eval (eq v_4837 (bv_nat 1 1))
  v_4839 <- eval (eq v_4834 v_4838)
  v_4840 <- eval (notBool_ v_4839)
  v_4841 <- eval (extract v_4811 11 12)
  v_4842 <- eval (extract v_4813 11 12)
  v_4843 <- eval (bv_or v_4841 v_4842)
  v_4844 <- eval (eq v_4843 (bv_nat 1 1))
  v_4845 <- eval (eq v_4840 v_4844)
  v_4846 <- eval (notBool_ v_4845)
  v_4847 <- eval (extract v_4811 10 11)
  v_4848 <- eval (extract v_4813 10 11)
  v_4849 <- eval (bv_or v_4847 v_4848)
  v_4850 <- eval (eq v_4849 (bv_nat 1 1))
  v_4851 <- eval (eq v_4846 v_4850)
  v_4852 <- eval (notBool_ v_4851)
  v_4853 <- eval (extract v_4811 9 10)
  v_4854 <- eval (extract v_4813 9 10)
  v_4855 <- eval (bv_or v_4853 v_4854)
  v_4856 <- eval (eq v_4855 (bv_nat 1 1))
  v_4857 <- eval (eq v_4852 v_4856)
  v_4858 <- eval (notBool_ v_4857)
  v_4859 <- eval (extract v_4811 8 9)
  v_4860 <- eval (extract v_4813 8 9)
  v_4861 <- eval (bv_or v_4859 v_4860)
  v_4862 <- eval (eq v_4861 (bv_nat 1 1))
  v_4863 <- eval (eq v_4858 v_4862)
  v_4864 <- eval (notBool_ v_4863)
  v_4865 <- eval (notBool_ v_4864)
  v_4866 <- eval (mux v_4865 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2488 : R16) v_4816
  setRegister of (bv_nat 1 0)
  setRegister pf v_4866
  setRegister zf v_4818
  setRegister af undef
  setRegister sf v_4815
  setRegister cf (bv_nat 1 0)
==========================================
orw_X86-SYNTAX (v_2491 : Imm) (v_2493 : R16)
  v_4874 <- getRegister (v_2493 : R16)
  v_4875 <- eval (extract v_4874 0 1)
  v_4876 <- eval (handleImmediateWithSignExtend (v_2491 : Imm) 8 8)
  v_4877 <- eval (svalueMInt v_4876)
  v_4878 <- eval (mi 16 v_4877)
  v_4879 <- eval (extract v_4878 0 1)
  v_4880 <- eval (bv_or v_4875 v_4879)
  v_4881 <- eval (bv_or v_4874 v_4878)
  v_4882 <- eval (eq v_4881 (bv_nat 16 0))
  v_4883 <- eval (mux v_4882 (bv_nat 1 1) (bv_nat 1 0))
  v_4884 <- eval (extract v_4874 15 16)
  v_4885 <- eval (extract v_4876 7 8)
  v_4886 <- eval (bv_or v_4884 v_4885)
  v_4887 <- eval (eq v_4886 (bv_nat 1 1))
  v_4888 <- eval (extract v_4874 14 15)
  v_4889 <- eval (extract v_4876 6 7)
  v_4890 <- eval (bv_or v_4888 v_4889)
  v_4891 <- eval (eq v_4890 (bv_nat 1 1))
  v_4892 <- eval (eq v_4887 v_4891)
  v_4893 <- eval (notBool_ v_4892)
  v_4894 <- eval (extract v_4874 13 14)
  v_4895 <- eval (extract v_4876 5 6)
  v_4896 <- eval (bv_or v_4894 v_4895)
  v_4897 <- eval (eq v_4896 (bv_nat 1 1))
  v_4898 <- eval (eq v_4893 v_4897)
  v_4899 <- eval (notBool_ v_4898)
  v_4900 <- eval (extract v_4874 12 13)
  v_4901 <- eval (extract v_4876 4 5)
  v_4902 <- eval (bv_or v_4900 v_4901)
  v_4903 <- eval (eq v_4902 (bv_nat 1 1))
  v_4904 <- eval (eq v_4899 v_4903)
  v_4905 <- eval (notBool_ v_4904)
  v_4906 <- eval (extract v_4874 11 12)
  v_4907 <- eval (extract v_4876 3 4)
  v_4908 <- eval (bv_or v_4906 v_4907)
  v_4909 <- eval (eq v_4908 (bv_nat 1 1))
  v_4910 <- eval (eq v_4905 v_4909)
  v_4911 <- eval (notBool_ v_4910)
  v_4912 <- eval (extract v_4874 10 11)
  v_4913 <- eval (extract v_4876 2 3)
  v_4914 <- eval (bv_or v_4912 v_4913)
  v_4915 <- eval (eq v_4914 (bv_nat 1 1))
  v_4916 <- eval (eq v_4911 v_4915)
  v_4917 <- eval (notBool_ v_4916)
  v_4918 <- eval (extract v_4874 9 10)
  v_4919 <- eval (extract v_4876 1 2)
  v_4920 <- eval (bv_or v_4918 v_4919)
  v_4921 <- eval (eq v_4920 (bv_nat 1 1))
  v_4922 <- eval (eq v_4917 v_4921)
  v_4923 <- eval (notBool_ v_4922)
  v_4924 <- eval (extract v_4874 8 9)
  v_4925 <- eval (extract v_4876 0 1)
  v_4926 <- eval (bv_or v_4924 v_4925)
  v_4927 <- eval (eq v_4926 (bv_nat 1 1))
  v_4928 <- eval (eq v_4923 v_4927)
  v_4929 <- eval (notBool_ v_4928)
  v_4930 <- eval (notBool_ v_4929)
  v_4931 <- eval (mux v_4930 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2493 : R16) v_4881
  setRegister of (bv_nat 1 0)
  setRegister pf v_4931
  setRegister zf v_4883
  setRegister af undef
  setRegister sf v_4880
  setRegister cf (bv_nat 1 0)
==========================================
orw_X86-SYNTAX (v_2501 : R16) (v_2502 : R16)
  v_4943 <- getRegister (v_2502 : R16)
  v_4944 <- eval (extract v_4943 0 1)
  v_4945 <- getRegister (v_2501 : R16)
  v_4946 <- eval (extract v_4945 0 1)
  v_4947 <- eval (bv_or v_4944 v_4946)
  v_4948 <- eval (bv_or v_4943 v_4945)
  v_4949 <- eval (eq v_4948 (bv_nat 16 0))
  v_4950 <- eval (mux v_4949 (bv_nat 1 1) (bv_nat 1 0))
  v_4951 <- eval (extract v_4943 15 16)
  v_4952 <- eval (extract v_4945 15 16)
  v_4953 <- eval (bv_or v_4951 v_4952)
  v_4954 <- eval (eq v_4953 (bv_nat 1 1))
  v_4955 <- eval (extract v_4943 14 15)
  v_4956 <- eval (extract v_4945 14 15)
  v_4957 <- eval (bv_or v_4955 v_4956)
  v_4958 <- eval (eq v_4957 (bv_nat 1 1))
  v_4959 <- eval (eq v_4954 v_4958)
  v_4960 <- eval (notBool_ v_4959)
  v_4961 <- eval (extract v_4943 13 14)
  v_4962 <- eval (extract v_4945 13 14)
  v_4963 <- eval (bv_or v_4961 v_4962)
  v_4964 <- eval (eq v_4963 (bv_nat 1 1))
  v_4965 <- eval (eq v_4960 v_4964)
  v_4966 <- eval (notBool_ v_4965)
  v_4967 <- eval (extract v_4943 12 13)
  v_4968 <- eval (extract v_4945 12 13)
  v_4969 <- eval (bv_or v_4967 v_4968)
  v_4970 <- eval (eq v_4969 (bv_nat 1 1))
  v_4971 <- eval (eq v_4966 v_4970)
  v_4972 <- eval (notBool_ v_4971)
  v_4973 <- eval (extract v_4943 11 12)
  v_4974 <- eval (extract v_4945 11 12)
  v_4975 <- eval (bv_or v_4973 v_4974)
  v_4976 <- eval (eq v_4975 (bv_nat 1 1))
  v_4977 <- eval (eq v_4972 v_4976)
  v_4978 <- eval (notBool_ v_4977)
  v_4979 <- eval (extract v_4943 10 11)
  v_4980 <- eval (extract v_4945 10 11)
  v_4981 <- eval (bv_or v_4979 v_4980)
  v_4982 <- eval (eq v_4981 (bv_nat 1 1))
  v_4983 <- eval (eq v_4978 v_4982)
  v_4984 <- eval (notBool_ v_4983)
  v_4985 <- eval (extract v_4943 9 10)
  v_4986 <- eval (extract v_4945 9 10)
  v_4987 <- eval (bv_or v_4985 v_4986)
  v_4988 <- eval (eq v_4987 (bv_nat 1 1))
  v_4989 <- eval (eq v_4984 v_4988)
  v_4990 <- eval (notBool_ v_4989)
  v_4991 <- eval (extract v_4943 8 9)
  v_4992 <- eval (extract v_4945 8 9)
  v_4993 <- eval (bv_or v_4991 v_4992)
  v_4994 <- eval (eq v_4993 (bv_nat 1 1))
  v_4995 <- eval (eq v_4990 v_4994)
  v_4996 <- eval (notBool_ v_4995)
  v_4997 <- eval (notBool_ v_4996)
  v_4998 <- eval (mux v_4997 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2502 : R16) v_4948
  setRegister of (bv_nat 1 0)
  setRegister pf v_4998
  setRegister zf v_4950
  setRegister af undef
  setRegister sf v_4947
  setRegister cf (bv_nat 1 0)
==========================================
pabsb_X86-SYNTAX (v_2510 : Xmm) (v_2511 : Xmm)
  v_5010 <- getRegister (v_2510 : Xmm)
  v_5011 <- eval (extract v_5010 0 8)
  v_5012 <- eval (ugt v_5011 (bv_nat 8 127))
  v_5013 <- eval (bitwidthMInt v_5011)
  v_5014 <- eval (mi v_5013 -1)
  v_5015 <- eval (bv_xor v_5011 v_5014)
  v_5016 <- eval (add (bv_nat 8 1) v_5015)
  v_5017 <- eval (mux v_5012 v_5016 v_5011)
  v_5018 <- eval (extract v_5010 8 16)
  v_5019 <- eval (ugt v_5018 (bv_nat 8 127))
  v_5020 <- eval (bitwidthMInt v_5018)
  v_5021 <- eval (mi v_5020 -1)
  v_5022 <- eval (bv_xor v_5018 v_5021)
  v_5023 <- eval (add (bv_nat 8 1) v_5022)
  v_5024 <- eval (mux v_5019 v_5023 v_5018)
  v_5025 <- eval (extract v_5010 16 24)
  v_5026 <- eval (ugt v_5025 (bv_nat 8 127))
  v_5027 <- eval (bitwidthMInt v_5025)
  v_5028 <- eval (mi v_5027 -1)
  v_5029 <- eval (bv_xor v_5025 v_5028)
  v_5030 <- eval (add (bv_nat 8 1) v_5029)
  v_5031 <- eval (mux v_5026 v_5030 v_5025)
  v_5032 <- eval (extract v_5010 24 32)
  v_5033 <- eval (ugt v_5032 (bv_nat 8 127))
  v_5034 <- eval (bitwidthMInt v_5032)
  v_5035 <- eval (mi v_5034 -1)
  v_5036 <- eval (bv_xor v_5032 v_5035)
  v_5037 <- eval (add (bv_nat 8 1) v_5036)
  v_5038 <- eval (mux v_5033 v_5037 v_5032)
  v_5039 <- eval (extract v_5010 32 40)
  v_5040 <- eval (ugt v_5039 (bv_nat 8 127))
  v_5041 <- eval (bitwidthMInt v_5039)
  v_5042 <- eval (mi v_5041 -1)
  v_5043 <- eval (bv_xor v_5039 v_5042)
  v_5044 <- eval (add (bv_nat 8 1) v_5043)
  v_5045 <- eval (mux v_5040 v_5044 v_5039)
  v_5046 <- eval (extract v_5010 40 48)
  v_5047 <- eval (ugt v_5046 (bv_nat 8 127))
  v_5048 <- eval (bitwidthMInt v_5046)
  v_5049 <- eval (mi v_5048 -1)
  v_5050 <- eval (bv_xor v_5046 v_5049)
  v_5051 <- eval (add (bv_nat 8 1) v_5050)
  v_5052 <- eval (mux v_5047 v_5051 v_5046)
  v_5053 <- eval (extract v_5010 48 56)
  v_5054 <- eval (ugt v_5053 (bv_nat 8 127))
  v_5055 <- eval (bitwidthMInt v_5053)
  v_5056 <- eval (mi v_5055 -1)
  v_5057 <- eval (bv_xor v_5053 v_5056)
  v_5058 <- eval (add (bv_nat 8 1) v_5057)
  v_5059 <- eval (mux v_5054 v_5058 v_5053)
  v_5060 <- eval (extract v_5010 56 64)
  v_5061 <- eval (ugt v_5060 (bv_nat 8 127))
  v_5062 <- eval (bitwidthMInt v_5060)
  v_5063 <- eval (mi v_5062 -1)
  v_5064 <- eval (bv_xor v_5060 v_5063)
  v_5065 <- eval (add (bv_nat 8 1) v_5064)
  v_5066 <- eval (mux v_5061 v_5065 v_5060)
  v_5067 <- eval (extract v_5010 64 72)
  v_5068 <- eval (ugt v_5067 (bv_nat 8 127))
  v_5069 <- eval (bitwidthMInt v_5067)
  v_5070 <- eval (mi v_5069 -1)
  v_5071 <- eval (bv_xor v_5067 v_5070)
  v_5072 <- eval (add (bv_nat 8 1) v_5071)
  v_5073 <- eval (mux v_5068 v_5072 v_5067)
  v_5074 <- eval (extract v_5010 72 80)
  v_5075 <- eval (ugt v_5074 (bv_nat 8 127))
  v_5076 <- eval (bitwidthMInt v_5074)
  v_5077 <- eval (mi v_5076 -1)
  v_5078 <- eval (bv_xor v_5074 v_5077)
  v_5079 <- eval (add (bv_nat 8 1) v_5078)
  v_5080 <- eval (mux v_5075 v_5079 v_5074)
  v_5081 <- eval (extract v_5010 80 88)
  v_5082 <- eval (ugt v_5081 (bv_nat 8 127))
  v_5083 <- eval (bitwidthMInt v_5081)
  v_5084 <- eval (mi v_5083 -1)
  v_5085 <- eval (bv_xor v_5081 v_5084)
  v_5086 <- eval (add (bv_nat 8 1) v_5085)
  v_5087 <- eval (mux v_5082 v_5086 v_5081)
  v_5088 <- eval (extract v_5010 88 96)
  v_5089 <- eval (ugt v_5088 (bv_nat 8 127))
  v_5090 <- eval (bitwidthMInt v_5088)
  v_5091 <- eval (mi v_5090 -1)
  v_5092 <- eval (bv_xor v_5088 v_5091)
  v_5093 <- eval (add (bv_nat 8 1) v_5092)
  v_5094 <- eval (mux v_5089 v_5093 v_5088)
  v_5095 <- eval (extract v_5010 96 104)
  v_5096 <- eval (ugt v_5095 (bv_nat 8 127))
  v_5097 <- eval (bitwidthMInt v_5095)
  v_5098 <- eval (mi v_5097 -1)
  v_5099 <- eval (bv_xor v_5095 v_5098)
  v_5100 <- eval (add (bv_nat 8 1) v_5099)
  v_5101 <- eval (mux v_5096 v_5100 v_5095)
  v_5102 <- eval (extract v_5010 104 112)
  v_5103 <- eval (ugt v_5102 (bv_nat 8 127))
  v_5104 <- eval (bitwidthMInt v_5102)
  v_5105 <- eval (mi v_5104 -1)
  v_5106 <- eval (bv_xor v_5102 v_5105)
  v_5107 <- eval (add (bv_nat 8 1) v_5106)
  v_5108 <- eval (mux v_5103 v_5107 v_5102)
  v_5109 <- eval (extract v_5010 112 120)
  v_5110 <- eval (ugt v_5109 (bv_nat 8 127))
  v_5111 <- eval (bitwidthMInt v_5109)
  v_5112 <- eval (mi v_5111 -1)
  v_5113 <- eval (bv_xor v_5109 v_5112)
  v_5114 <- eval (add (bv_nat 8 1) v_5113)
  v_5115 <- eval (mux v_5110 v_5114 v_5109)
  v_5116 <- eval (extract v_5010 120 128)
  v_5117 <- eval (ugt v_5116 (bv_nat 8 127))
  v_5118 <- eval (bitwidthMInt v_5116)
  v_5119 <- eval (mi v_5118 -1)
  v_5120 <- eval (bv_xor v_5116 v_5119)
  v_5121 <- eval (add (bv_nat 8 1) v_5120)
  v_5122 <- eval (mux v_5117 v_5121 v_5116)
  v_5123 <- eval (concat v_5115 v_5122)
  v_5124 <- eval (concat v_5108 v_5123)
  v_5125 <- eval (concat v_5101 v_5124)
  v_5126 <- eval (concat v_5094 v_5125)
  v_5127 <- eval (concat v_5087 v_5126)
  v_5128 <- eval (concat v_5080 v_5127)
  v_5129 <- eval (concat v_5073 v_5128)
  v_5130 <- eval (concat v_5066 v_5129)
  v_5131 <- eval (concat v_5059 v_5130)
  v_5132 <- eval (concat v_5052 v_5131)
  v_5133 <- eval (concat v_5045 v_5132)
  v_5134 <- eval (concat v_5038 v_5133)
  v_5135 <- eval (concat v_5031 v_5134)
  v_5136 <- eval (concat v_5024 v_5135)
  v_5137 <- eval (concat v_5017 v_5136)
  setRegister (v_2511 : Xmm) v_5137
==========================================
pabsd_X86-SYNTAX (v_2519 : Xmm) (v_2520 : Xmm)
  v_5143 <- getRegister (v_2519 : Xmm)
  v_5144 <- eval (extract v_5143 0 32)
  v_5145 <- eval (ugt v_5144 (bv_nat 32 2147483647))
  v_5146 <- eval (bitwidthMInt v_5144)
  v_5147 <- eval (mi v_5146 -1)
  v_5148 <- eval (bv_xor v_5144 v_5147)
  v_5149 <- eval (add (bv_nat 32 1) v_5148)
  v_5150 <- eval (mux v_5145 v_5149 v_5144)
  v_5151 <- eval (extract v_5143 32 64)
  v_5152 <- eval (ugt v_5151 (bv_nat 32 2147483647))
  v_5153 <- eval (bitwidthMInt v_5151)
  v_5154 <- eval (mi v_5153 -1)
  v_5155 <- eval (bv_xor v_5151 v_5154)
  v_5156 <- eval (add (bv_nat 32 1) v_5155)
  v_5157 <- eval (mux v_5152 v_5156 v_5151)
  v_5158 <- eval (extract v_5143 64 96)
  v_5159 <- eval (ugt v_5158 (bv_nat 32 2147483647))
  v_5160 <- eval (bitwidthMInt v_5158)
  v_5161 <- eval (mi v_5160 -1)
  v_5162 <- eval (bv_xor v_5158 v_5161)
  v_5163 <- eval (add (bv_nat 32 1) v_5162)
  v_5164 <- eval (mux v_5159 v_5163 v_5158)
  v_5165 <- eval (extract v_5143 96 128)
  v_5166 <- eval (ugt v_5165 (bv_nat 32 2147483647))
  v_5167 <- eval (bitwidthMInt v_5165)
  v_5168 <- eval (mi v_5167 -1)
  v_5169 <- eval (bv_xor v_5165 v_5168)
  v_5170 <- eval (add (bv_nat 32 1) v_5169)
  v_5171 <- eval (mux v_5166 v_5170 v_5165)
  v_5172 <- eval (concat v_5164 v_5171)
  v_5173 <- eval (concat v_5157 v_5172)
  v_5174 <- eval (concat v_5150 v_5173)
  setRegister (v_2520 : Xmm) v_5174
==========================================
pabsw_X86-SYNTAX (v_2528 : Xmm) (v_2529 : Xmm)
  v_5180 <- getRegister (v_2528 : Xmm)
  v_5181 <- eval (extract v_5180 0 16)
  v_5182 <- eval (ugt v_5181 (bv_nat 16 32767))
  v_5183 <- eval (bitwidthMInt v_5181)
  v_5184 <- eval (mi v_5183 -1)
  v_5185 <- eval (bv_xor v_5181 v_5184)
  v_5186 <- eval (add (bv_nat 16 1) v_5185)
  v_5187 <- eval (mux v_5182 v_5186 v_5181)
  v_5188 <- eval (extract v_5180 16 32)
  v_5189 <- eval (ugt v_5188 (bv_nat 16 32767))
  v_5190 <- eval (bitwidthMInt v_5188)
  v_5191 <- eval (mi v_5190 -1)
  v_5192 <- eval (bv_xor v_5188 v_5191)
  v_5193 <- eval (add (bv_nat 16 1) v_5192)
  v_5194 <- eval (mux v_5189 v_5193 v_5188)
  v_5195 <- eval (extract v_5180 32 48)
  v_5196 <- eval (ugt v_5195 (bv_nat 16 32767))
  v_5197 <- eval (bitwidthMInt v_5195)
  v_5198 <- eval (mi v_5197 -1)
  v_5199 <- eval (bv_xor v_5195 v_5198)
  v_5200 <- eval (add (bv_nat 16 1) v_5199)
  v_5201 <- eval (mux v_5196 v_5200 v_5195)
  v_5202 <- eval (extract v_5180 48 64)
  v_5203 <- eval (ugt v_5202 (bv_nat 16 32767))
  v_5204 <- eval (bitwidthMInt v_5202)
  v_5205 <- eval (mi v_5204 -1)
  v_5206 <- eval (bv_xor v_5202 v_5205)
  v_5207 <- eval (add (bv_nat 16 1) v_5206)
  v_5208 <- eval (mux v_5203 v_5207 v_5202)
  v_5209 <- eval (extract v_5180 64 80)
  v_5210 <- eval (ugt v_5209 (bv_nat 16 32767))
  v_5211 <- eval (bitwidthMInt v_5209)
  v_5212 <- eval (mi v_5211 -1)
  v_5213 <- eval (bv_xor v_5209 v_5212)
  v_5214 <- eval (add (bv_nat 16 1) v_5213)
  v_5215 <- eval (mux v_5210 v_5214 v_5209)
  v_5216 <- eval (extract v_5180 80 96)
  v_5217 <- eval (ugt v_5216 (bv_nat 16 32767))
  v_5218 <- eval (bitwidthMInt v_5216)
  v_5219 <- eval (mi v_5218 -1)
  v_5220 <- eval (bv_xor v_5216 v_5219)
  v_5221 <- eval (add (bv_nat 16 1) v_5220)
  v_5222 <- eval (mux v_5217 v_5221 v_5216)
  v_5223 <- eval (extract v_5180 96 112)
  v_5224 <- eval (ugt v_5223 (bv_nat 16 32767))
  v_5225 <- eval (bitwidthMInt v_5223)
  v_5226 <- eval (mi v_5225 -1)
  v_5227 <- eval (bv_xor v_5223 v_5226)
  v_5228 <- eval (add (bv_nat 16 1) v_5227)
  v_5229 <- eval (mux v_5224 v_5228 v_5223)
  v_5230 <- eval (extract v_5180 112 128)
  v_5231 <- eval (ugt v_5230 (bv_nat 16 32767))
  v_5232 <- eval (bitwidthMInt v_5230)
  v_5233 <- eval (mi v_5232 -1)
  v_5234 <- eval (bv_xor v_5230 v_5233)
  v_5235 <- eval (add (bv_nat 16 1) v_5234)
  v_5236 <- eval (mux v_5231 v_5235 v_5230)
  v_5237 <- eval (concat v_5229 v_5236)
  v_5238 <- eval (concat v_5222 v_5237)
  v_5239 <- eval (concat v_5215 v_5238)
  v_5240 <- eval (concat v_5208 v_5239)
  v_5241 <- eval (concat v_5201 v_5240)
  v_5242 <- eval (concat v_5194 v_5241)
  v_5243 <- eval (concat v_5187 v_5242)
  setRegister (v_2529 : Xmm) v_5243
==========================================
packssdw_X86-SYNTAX (v_2537 : Xmm) (v_2538 : Xmm)
  v_5249 <- getRegister (v_2537 : Xmm)
  v_5250 <- eval (extract v_5249 0 32)
  v_5251 <- eval (sgt v_5250 (bv_nat 32 32767))
  v_5252 <- eval (slt v_5250 (bv_nat 32 4294934528))
  v_5253 <- eval (extract v_5249 16 32)
  v_5254 <- eval (mux v_5252 (bv_nat 16 32768) v_5253)
  v_5255 <- eval (mux v_5251 (bv_nat 16 32767) v_5254)
  v_5256 <- eval (extract v_5249 32 64)
  v_5257 <- eval (sgt v_5256 (bv_nat 32 32767))
  v_5258 <- eval (slt v_5256 (bv_nat 32 4294934528))
  v_5259 <- eval (extract v_5249 48 64)
  v_5260 <- eval (mux v_5258 (bv_nat 16 32768) v_5259)
  v_5261 <- eval (mux v_5257 (bv_nat 16 32767) v_5260)
  v_5262 <- eval (extract v_5249 64 96)
  v_5263 <- eval (sgt v_5262 (bv_nat 32 32767))
  v_5264 <- eval (slt v_5262 (bv_nat 32 4294934528))
  v_5265 <- eval (extract v_5249 80 96)
  v_5266 <- eval (mux v_5264 (bv_nat 16 32768) v_5265)
  v_5267 <- eval (mux v_5263 (bv_nat 16 32767) v_5266)
  v_5268 <- eval (extract v_5249 96 128)
  v_5269 <- eval (sgt v_5268 (bv_nat 32 32767))
  v_5270 <- eval (slt v_5268 (bv_nat 32 4294934528))
  v_5271 <- eval (extract v_5249 112 128)
  v_5272 <- eval (mux v_5270 (bv_nat 16 32768) v_5271)
  v_5273 <- eval (mux v_5269 (bv_nat 16 32767) v_5272)
  v_5274 <- getRegister (v_2538 : Xmm)
  v_5275 <- eval (extract v_5274 0 32)
  v_5276 <- eval (sgt v_5275 (bv_nat 32 32767))
  v_5277 <- eval (slt v_5275 (bv_nat 32 4294934528))
  v_5278 <- eval (extract v_5274 16 32)
  v_5279 <- eval (mux v_5277 (bv_nat 16 32768) v_5278)
  v_5280 <- eval (mux v_5276 (bv_nat 16 32767) v_5279)
  v_5281 <- eval (extract v_5274 32 64)
  v_5282 <- eval (sgt v_5281 (bv_nat 32 32767))
  v_5283 <- eval (slt v_5281 (bv_nat 32 4294934528))
  v_5284 <- eval (extract v_5274 48 64)
  v_5285 <- eval (mux v_5283 (bv_nat 16 32768) v_5284)
  v_5286 <- eval (mux v_5282 (bv_nat 16 32767) v_5285)
  v_5287 <- eval (extract v_5274 64 96)
  v_5288 <- eval (sgt v_5287 (bv_nat 32 32767))
  v_5289 <- eval (slt v_5287 (bv_nat 32 4294934528))
  v_5290 <- eval (extract v_5274 80 96)
  v_5291 <- eval (mux v_5289 (bv_nat 16 32768) v_5290)
  v_5292 <- eval (mux v_5288 (bv_nat 16 32767) v_5291)
  v_5293 <- eval (extract v_5274 96 128)
  v_5294 <- eval (sgt v_5293 (bv_nat 32 32767))
  v_5295 <- eval (slt v_5293 (bv_nat 32 4294934528))
  v_5296 <- eval (extract v_5274 112 128)
  v_5297 <- eval (mux v_5295 (bv_nat 16 32768) v_5296)
  v_5298 <- eval (mux v_5294 (bv_nat 16 32767) v_5297)
  v_5299 <- eval (concat v_5292 v_5298)
  v_5300 <- eval (concat v_5286 v_5299)
  v_5301 <- eval (concat v_5280 v_5300)
  v_5302 <- eval (concat v_5273 v_5301)
  v_5303 <- eval (concat v_5267 v_5302)
  v_5304 <- eval (concat v_5261 v_5303)
  v_5305 <- eval (concat v_5255 v_5304)
  setRegister (v_2538 : Xmm) v_5305
==========================================
packsswb_X86-SYNTAX (v_2546 : Xmm) (v_2547 : Xmm)
  v_5311 <- getRegister (v_2546 : Xmm)
  v_5312 <- eval (extract v_5311 0 16)
  v_5313 <- eval (sgt v_5312 (bv_nat 16 127))
  v_5314 <- eval (slt v_5312 (bv_nat 16 65408))
  v_5315 <- eval (extract v_5311 8 16)
  v_5316 <- eval (mux v_5314 (bv_nat 8 128) v_5315)
  v_5317 <- eval (mux v_5313 (bv_nat 8 127) v_5316)
  v_5318 <- eval (extract v_5311 16 32)
  v_5319 <- eval (sgt v_5318 (bv_nat 16 127))
  v_5320 <- eval (slt v_5318 (bv_nat 16 65408))
  v_5321 <- eval (extract v_5311 24 32)
  v_5322 <- eval (mux v_5320 (bv_nat 8 128) v_5321)
  v_5323 <- eval (mux v_5319 (bv_nat 8 127) v_5322)
  v_5324 <- eval (extract v_5311 32 48)
  v_5325 <- eval (sgt v_5324 (bv_nat 16 127))
  v_5326 <- eval (slt v_5324 (bv_nat 16 65408))
  v_5327 <- eval (extract v_5311 40 48)
  v_5328 <- eval (mux v_5326 (bv_nat 8 128) v_5327)
  v_5329 <- eval (mux v_5325 (bv_nat 8 127) v_5328)
  v_5330 <- eval (extract v_5311 48 64)
  v_5331 <- eval (sgt v_5330 (bv_nat 16 127))
  v_5332 <- eval (slt v_5330 (bv_nat 16 65408))
  v_5333 <- eval (extract v_5311 56 64)
  v_5334 <- eval (mux v_5332 (bv_nat 8 128) v_5333)
  v_5335 <- eval (mux v_5331 (bv_nat 8 127) v_5334)
  v_5336 <- eval (extract v_5311 64 80)
  v_5337 <- eval (sgt v_5336 (bv_nat 16 127))
  v_5338 <- eval (slt v_5336 (bv_nat 16 65408))
  v_5339 <- eval (extract v_5311 72 80)
  v_5340 <- eval (mux v_5338 (bv_nat 8 128) v_5339)
  v_5341 <- eval (mux v_5337 (bv_nat 8 127) v_5340)
  v_5342 <- eval (extract v_5311 80 96)
  v_5343 <- eval (sgt v_5342 (bv_nat 16 127))
  v_5344 <- eval (slt v_5342 (bv_nat 16 65408))
  v_5345 <- eval (extract v_5311 88 96)
  v_5346 <- eval (mux v_5344 (bv_nat 8 128) v_5345)
  v_5347 <- eval (mux v_5343 (bv_nat 8 127) v_5346)
  v_5348 <- eval (extract v_5311 96 112)
  v_5349 <- eval (sgt v_5348 (bv_nat 16 127))
  v_5350 <- eval (slt v_5348 (bv_nat 16 65408))
  v_5351 <- eval (extract v_5311 104 112)
  v_5352 <- eval (mux v_5350 (bv_nat 8 128) v_5351)
  v_5353 <- eval (mux v_5349 (bv_nat 8 127) v_5352)
  v_5354 <- eval (extract v_5311 112 128)
  v_5355 <- eval (sgt v_5354 (bv_nat 16 127))
  v_5356 <- eval (slt v_5354 (bv_nat 16 65408))
  v_5357 <- eval (extract v_5311 120 128)
  v_5358 <- eval (mux v_5356 (bv_nat 8 128) v_5357)
  v_5359 <- eval (mux v_5355 (bv_nat 8 127) v_5358)
  v_5360 <- getRegister (v_2547 : Xmm)
  v_5361 <- eval (extract v_5360 0 16)
  v_5362 <- eval (sgt v_5361 (bv_nat 16 127))
  v_5363 <- eval (slt v_5361 (bv_nat 16 65408))
  v_5364 <- eval (extract v_5360 8 16)
  v_5365 <- eval (mux v_5363 (bv_nat 8 128) v_5364)
  v_5366 <- eval (mux v_5362 (bv_nat 8 127) v_5365)
  v_5367 <- eval (extract v_5360 16 32)
  v_5368 <- eval (sgt v_5367 (bv_nat 16 127))
  v_5369 <- eval (slt v_5367 (bv_nat 16 65408))
  v_5370 <- eval (extract v_5360 24 32)
  v_5371 <- eval (mux v_5369 (bv_nat 8 128) v_5370)
  v_5372 <- eval (mux v_5368 (bv_nat 8 127) v_5371)
  v_5373 <- eval (extract v_5360 32 48)
  v_5374 <- eval (sgt v_5373 (bv_nat 16 127))
  v_5375 <- eval (slt v_5373 (bv_nat 16 65408))
  v_5376 <- eval (extract v_5360 40 48)
  v_5377 <- eval (mux v_5375 (bv_nat 8 128) v_5376)
  v_5378 <- eval (mux v_5374 (bv_nat 8 127) v_5377)
  v_5379 <- eval (extract v_5360 48 64)
  v_5380 <- eval (sgt v_5379 (bv_nat 16 127))
  v_5381 <- eval (slt v_5379 (bv_nat 16 65408))
  v_5382 <- eval (extract v_5360 56 64)
  v_5383 <- eval (mux v_5381 (bv_nat 8 128) v_5382)
  v_5384 <- eval (mux v_5380 (bv_nat 8 127) v_5383)
  v_5385 <- eval (extract v_5360 64 80)
  v_5386 <- eval (sgt v_5385 (bv_nat 16 127))
  v_5387 <- eval (slt v_5385 (bv_nat 16 65408))
  v_5388 <- eval (extract v_5360 72 80)
  v_5389 <- eval (mux v_5387 (bv_nat 8 128) v_5388)
  v_5390 <- eval (mux v_5386 (bv_nat 8 127) v_5389)
  v_5391 <- eval (extract v_5360 80 96)
  v_5392 <- eval (sgt v_5391 (bv_nat 16 127))
  v_5393 <- eval (slt v_5391 (bv_nat 16 65408))
  v_5394 <- eval (extract v_5360 88 96)
  v_5395 <- eval (mux v_5393 (bv_nat 8 128) v_5394)
  v_5396 <- eval (mux v_5392 (bv_nat 8 127) v_5395)
  v_5397 <- eval (extract v_5360 96 112)
  v_5398 <- eval (sgt v_5397 (bv_nat 16 127))
  v_5399 <- eval (slt v_5397 (bv_nat 16 65408))
  v_5400 <- eval (extract v_5360 104 112)
  v_5401 <- eval (mux v_5399 (bv_nat 8 128) v_5400)
  v_5402 <- eval (mux v_5398 (bv_nat 8 127) v_5401)
  v_5403 <- eval (extract v_5360 112 128)
  v_5404 <- eval (sgt v_5403 (bv_nat 16 127))
  v_5405 <- eval (slt v_5403 (bv_nat 16 65408))
  v_5406 <- eval (extract v_5360 120 128)
  v_5407 <- eval (mux v_5405 (bv_nat 8 128) v_5406)
  v_5408 <- eval (mux v_5404 (bv_nat 8 127) v_5407)
  v_5409 <- eval (concat v_5402 v_5408)
  v_5410 <- eval (concat v_5396 v_5409)
  v_5411 <- eval (concat v_5390 v_5410)
  v_5412 <- eval (concat v_5384 v_5411)
  v_5413 <- eval (concat v_5378 v_5412)
  v_5414 <- eval (concat v_5372 v_5413)
  v_5415 <- eval (concat v_5366 v_5414)
  v_5416 <- eval (concat v_5359 v_5415)
  v_5417 <- eval (concat v_5353 v_5416)
  v_5418 <- eval (concat v_5347 v_5417)
  v_5419 <- eval (concat v_5341 v_5418)
  v_5420 <- eval (concat v_5335 v_5419)
  v_5421 <- eval (concat v_5329 v_5420)
  v_5422 <- eval (concat v_5323 v_5421)
  v_5423 <- eval (concat v_5317 v_5422)
  setRegister (v_2547 : Xmm) v_5423
==========================================
packusdw_X86-SYNTAX (v_2555 : Xmm) (v_2556 : Xmm)
  v_5429 <- getRegister (v_2555 : Xmm)
  v_5430 <- eval (extract v_5429 0 32)
  v_5431 <- eval (sgt v_5430 (bv_nat 32 65535))
  v_5432 <- eval (slt v_5430 (bv_nat 32 0))
  v_5433 <- eval (extract v_5429 16 32)
  v_5434 <- eval (mux v_5432 (bv_nat 16 0) v_5433)
  v_5435 <- eval (mux v_5431 (bv_nat 16 65535) v_5434)
  v_5436 <- eval (extract v_5429 32 64)
  v_5437 <- eval (sgt v_5436 (bv_nat 32 65535))
  v_5438 <- eval (slt v_5436 (bv_nat 32 0))
  v_5439 <- eval (extract v_5429 48 64)
  v_5440 <- eval (mux v_5438 (bv_nat 16 0) v_5439)
  v_5441 <- eval (mux v_5437 (bv_nat 16 65535) v_5440)
  v_5442 <- eval (extract v_5429 64 96)
  v_5443 <- eval (sgt v_5442 (bv_nat 32 65535))
  v_5444 <- eval (slt v_5442 (bv_nat 32 0))
  v_5445 <- eval (extract v_5429 80 96)
  v_5446 <- eval (mux v_5444 (bv_nat 16 0) v_5445)
  v_5447 <- eval (mux v_5443 (bv_nat 16 65535) v_5446)
  v_5448 <- eval (extract v_5429 96 128)
  v_5449 <- eval (sgt v_5448 (bv_nat 32 65535))
  v_5450 <- eval (slt v_5448 (bv_nat 32 0))
  v_5451 <- eval (extract v_5429 112 128)
  v_5452 <- eval (mux v_5450 (bv_nat 16 0) v_5451)
  v_5453 <- eval (mux v_5449 (bv_nat 16 65535) v_5452)
  v_5454 <- getRegister (v_2556 : Xmm)
  v_5455 <- eval (extract v_5454 0 32)
  v_5456 <- eval (sgt v_5455 (bv_nat 32 65535))
  v_5457 <- eval (slt v_5455 (bv_nat 32 0))
  v_5458 <- eval (extract v_5454 16 32)
  v_5459 <- eval (mux v_5457 (bv_nat 16 0) v_5458)
  v_5460 <- eval (mux v_5456 (bv_nat 16 65535) v_5459)
  v_5461 <- eval (extract v_5454 32 64)
  v_5462 <- eval (sgt v_5461 (bv_nat 32 65535))
  v_5463 <- eval (slt v_5461 (bv_nat 32 0))
  v_5464 <- eval (extract v_5454 48 64)
  v_5465 <- eval (mux v_5463 (bv_nat 16 0) v_5464)
  v_5466 <- eval (mux v_5462 (bv_nat 16 65535) v_5465)
  v_5467 <- eval (extract v_5454 64 96)
  v_5468 <- eval (sgt v_5467 (bv_nat 32 65535))
  v_5469 <- eval (slt v_5467 (bv_nat 32 0))
  v_5470 <- eval (extract v_5454 80 96)
  v_5471 <- eval (mux v_5469 (bv_nat 16 0) v_5470)
  v_5472 <- eval (mux v_5468 (bv_nat 16 65535) v_5471)
  v_5473 <- eval (extract v_5454 96 128)
  v_5474 <- eval (sgt v_5473 (bv_nat 32 65535))
  v_5475 <- eval (slt v_5473 (bv_nat 32 0))
  v_5476 <- eval (extract v_5454 112 128)
  v_5477 <- eval (mux v_5475 (bv_nat 16 0) v_5476)
  v_5478 <- eval (mux v_5474 (bv_nat 16 65535) v_5477)
  v_5479 <- eval (concat v_5472 v_5478)
  v_5480 <- eval (concat v_5466 v_5479)
  v_5481 <- eval (concat v_5460 v_5480)
  v_5482 <- eval (concat v_5453 v_5481)
  v_5483 <- eval (concat v_5447 v_5482)
  v_5484 <- eval (concat v_5441 v_5483)
  v_5485 <- eval (concat v_5435 v_5484)
  setRegister (v_2556 : Xmm) v_5485
==========================================
packuswb_X86-SYNTAX (v_2564 : Xmm) (v_2565 : Xmm)
  v_5491 <- getRegister (v_2564 : Xmm)
  v_5492 <- eval (extract v_5491 0 16)
  v_5493 <- eval (sgt v_5492 (bv_nat 16 255))
  v_5494 <- eval (slt v_5492 (bv_nat 16 0))
  v_5495 <- eval (extract v_5491 8 16)
  v_5496 <- eval (mux v_5494 (bv_nat 8 0) v_5495)
  v_5497 <- eval (mux v_5493 (bv_nat 8 255) v_5496)
  v_5498 <- eval (extract v_5491 16 32)
  v_5499 <- eval (sgt v_5498 (bv_nat 16 255))
  v_5500 <- eval (slt v_5498 (bv_nat 16 0))
  v_5501 <- eval (extract v_5491 24 32)
  v_5502 <- eval (mux v_5500 (bv_nat 8 0) v_5501)
  v_5503 <- eval (mux v_5499 (bv_nat 8 255) v_5502)
  v_5504 <- eval (extract v_5491 32 48)
  v_5505 <- eval (sgt v_5504 (bv_nat 16 255))
  v_5506 <- eval (slt v_5504 (bv_nat 16 0))
  v_5507 <- eval (extract v_5491 40 48)
  v_5508 <- eval (mux v_5506 (bv_nat 8 0) v_5507)
  v_5509 <- eval (mux v_5505 (bv_nat 8 255) v_5508)
  v_5510 <- eval (extract v_5491 48 64)
  v_5511 <- eval (sgt v_5510 (bv_nat 16 255))
  v_5512 <- eval (slt v_5510 (bv_nat 16 0))
  v_5513 <- eval (extract v_5491 56 64)
  v_5514 <- eval (mux v_5512 (bv_nat 8 0) v_5513)
  v_5515 <- eval (mux v_5511 (bv_nat 8 255) v_5514)
  v_5516 <- eval (extract v_5491 64 80)
  v_5517 <- eval (sgt v_5516 (bv_nat 16 255))
  v_5518 <- eval (slt v_5516 (bv_nat 16 0))
  v_5519 <- eval (extract v_5491 72 80)
  v_5520 <- eval (mux v_5518 (bv_nat 8 0) v_5519)
  v_5521 <- eval (mux v_5517 (bv_nat 8 255) v_5520)
  v_5522 <- eval (extract v_5491 80 96)
  v_5523 <- eval (sgt v_5522 (bv_nat 16 255))
  v_5524 <- eval (slt v_5522 (bv_nat 16 0))
  v_5525 <- eval (extract v_5491 88 96)
  v_5526 <- eval (mux v_5524 (bv_nat 8 0) v_5525)
  v_5527 <- eval (mux v_5523 (bv_nat 8 255) v_5526)
  v_5528 <- eval (extract v_5491 96 112)
  v_5529 <- eval (sgt v_5528 (bv_nat 16 255))
  v_5530 <- eval (slt v_5528 (bv_nat 16 0))
  v_5531 <- eval (extract v_5491 104 112)
  v_5532 <- eval (mux v_5530 (bv_nat 8 0) v_5531)
  v_5533 <- eval (mux v_5529 (bv_nat 8 255) v_5532)
  v_5534 <- eval (extract v_5491 112 128)
  v_5535 <- eval (sgt v_5534 (bv_nat 16 255))
  v_5536 <- eval (slt v_5534 (bv_nat 16 0))
  v_5537 <- eval (extract v_5491 120 128)
  v_5538 <- eval (mux v_5536 (bv_nat 8 0) v_5537)
  v_5539 <- eval (mux v_5535 (bv_nat 8 255) v_5538)
  v_5540 <- getRegister (v_2565 : Xmm)
  v_5541 <- eval (extract v_5540 0 16)
  v_5542 <- eval (sgt v_5541 (bv_nat 16 255))
  v_5543 <- eval (slt v_5541 (bv_nat 16 0))
  v_5544 <- eval (extract v_5540 8 16)
  v_5545 <- eval (mux v_5543 (bv_nat 8 0) v_5544)
  v_5546 <- eval (mux v_5542 (bv_nat 8 255) v_5545)
  v_5547 <- eval (extract v_5540 16 32)
  v_5548 <- eval (sgt v_5547 (bv_nat 16 255))
  v_5549 <- eval (slt v_5547 (bv_nat 16 0))
  v_5550 <- eval (extract v_5540 24 32)
  v_5551 <- eval (mux v_5549 (bv_nat 8 0) v_5550)
  v_5552 <- eval (mux v_5548 (bv_nat 8 255) v_5551)
  v_5553 <- eval (extract v_5540 32 48)
  v_5554 <- eval (sgt v_5553 (bv_nat 16 255))
  v_5555 <- eval (slt v_5553 (bv_nat 16 0))
  v_5556 <- eval (extract v_5540 40 48)
  v_5557 <- eval (mux v_5555 (bv_nat 8 0) v_5556)
  v_5558 <- eval (mux v_5554 (bv_nat 8 255) v_5557)
  v_5559 <- eval (extract v_5540 48 64)
  v_5560 <- eval (sgt v_5559 (bv_nat 16 255))
  v_5561 <- eval (slt v_5559 (bv_nat 16 0))
  v_5562 <- eval (extract v_5540 56 64)
  v_5563 <- eval (mux v_5561 (bv_nat 8 0) v_5562)
  v_5564 <- eval (mux v_5560 (bv_nat 8 255) v_5563)
  v_5565 <- eval (extract v_5540 64 80)
  v_5566 <- eval (sgt v_5565 (bv_nat 16 255))
  v_5567 <- eval (slt v_5565 (bv_nat 16 0))
  v_5568 <- eval (extract v_5540 72 80)
  v_5569 <- eval (mux v_5567 (bv_nat 8 0) v_5568)
  v_5570 <- eval (mux v_5566 (bv_nat 8 255) v_5569)
  v_5571 <- eval (extract v_5540 80 96)
  v_5572 <- eval (sgt v_5571 (bv_nat 16 255))
  v_5573 <- eval (slt v_5571 (bv_nat 16 0))
  v_5574 <- eval (extract v_5540 88 96)
  v_5575 <- eval (mux v_5573 (bv_nat 8 0) v_5574)
  v_5576 <- eval (mux v_5572 (bv_nat 8 255) v_5575)
  v_5577 <- eval (extract v_5540 96 112)
  v_5578 <- eval (sgt v_5577 (bv_nat 16 255))
  v_5579 <- eval (slt v_5577 (bv_nat 16 0))
  v_5580 <- eval (extract v_5540 104 112)
  v_5581 <- eval (mux v_5579 (bv_nat 8 0) v_5580)
  v_5582 <- eval (mux v_5578 (bv_nat 8 255) v_5581)
  v_5583 <- eval (extract v_5540 112 128)
  v_5584 <- eval (sgt v_5583 (bv_nat 16 255))
  v_5585 <- eval (slt v_5583 (bv_nat 16 0))
  v_5586 <- eval (extract v_5540 120 128)
  v_5587 <- eval (mux v_5585 (bv_nat 8 0) v_5586)
  v_5588 <- eval (mux v_5584 (bv_nat 8 255) v_5587)
  v_5589 <- eval (concat v_5582 v_5588)
  v_5590 <- eval (concat v_5576 v_5589)
  v_5591 <- eval (concat v_5570 v_5590)
  v_5592 <- eval (concat v_5564 v_5591)
  v_5593 <- eval (concat v_5558 v_5592)
  v_5594 <- eval (concat v_5552 v_5593)
  v_5595 <- eval (concat v_5546 v_5594)
  v_5596 <- eval (concat v_5539 v_5595)
  v_5597 <- eval (concat v_5533 v_5596)
  v_5598 <- eval (concat v_5527 v_5597)
  v_5599 <- eval (concat v_5521 v_5598)
  v_5600 <- eval (concat v_5515 v_5599)
  v_5601 <- eval (concat v_5509 v_5600)
  v_5602 <- eval (concat v_5503 v_5601)
  v_5603 <- eval (concat v_5497 v_5602)
  setRegister (v_2565 : Xmm) v_5603
==========================================
paddb_X86-SYNTAX (v_2573 : Xmm) (v_2574 : Xmm)
  v_5609 <- getRegister (v_2574 : Xmm)
  v_5610 <- eval (extract v_5609 0 8)
  v_5611 <- getRegister (v_2573 : Xmm)
  v_5612 <- eval (extract v_5611 0 8)
  v_5613 <- eval (add v_5610 v_5612)
  v_5614 <- eval (extract v_5609 8 16)
  v_5615 <- eval (extract v_5611 8 16)
  v_5616 <- eval (add v_5614 v_5615)
  v_5617 <- eval (extract v_5609 16 24)
  v_5618 <- eval (extract v_5611 16 24)
  v_5619 <- eval (add v_5617 v_5618)
  v_5620 <- eval (extract v_5609 24 32)
  v_5621 <- eval (extract v_5611 24 32)
  v_5622 <- eval (add v_5620 v_5621)
  v_5623 <- eval (extract v_5609 32 40)
  v_5624 <- eval (extract v_5611 32 40)
  v_5625 <- eval (add v_5623 v_5624)
  v_5626 <- eval (extract v_5609 40 48)
  v_5627 <- eval (extract v_5611 40 48)
  v_5628 <- eval (add v_5626 v_5627)
  v_5629 <- eval (extract v_5609 48 56)
  v_5630 <- eval (extract v_5611 48 56)
  v_5631 <- eval (add v_5629 v_5630)
  v_5632 <- eval (extract v_5609 56 64)
  v_5633 <- eval (extract v_5611 56 64)
  v_5634 <- eval (add v_5632 v_5633)
  v_5635 <- eval (extract v_5609 64 72)
  v_5636 <- eval (extract v_5611 64 72)
  v_5637 <- eval (add v_5635 v_5636)
  v_5638 <- eval (extract v_5609 72 80)
  v_5639 <- eval (extract v_5611 72 80)
  v_5640 <- eval (add v_5638 v_5639)
  v_5641 <- eval (extract v_5609 80 88)
  v_5642 <- eval (extract v_5611 80 88)
  v_5643 <- eval (add v_5641 v_5642)
  v_5644 <- eval (extract v_5609 88 96)
  v_5645 <- eval (extract v_5611 88 96)
  v_5646 <- eval (add v_5644 v_5645)
  v_5647 <- eval (extract v_5609 96 104)
  v_5648 <- eval (extract v_5611 96 104)
  v_5649 <- eval (add v_5647 v_5648)
  v_5650 <- eval (extract v_5609 104 112)
  v_5651 <- eval (extract v_5611 104 112)
  v_5652 <- eval (add v_5650 v_5651)
  v_5653 <- eval (extract v_5609 112 120)
  v_5654 <- eval (extract v_5611 112 120)
  v_5655 <- eval (add v_5653 v_5654)
  v_5656 <- eval (extract v_5609 120 128)
  v_5657 <- eval (extract v_5611 120 128)
  v_5658 <- eval (add v_5656 v_5657)
  v_5659 <- eval (concat v_5655 v_5658)
  v_5660 <- eval (concat v_5652 v_5659)
  v_5661 <- eval (concat v_5649 v_5660)
  v_5662 <- eval (concat v_5646 v_5661)
  v_5663 <- eval (concat v_5643 v_5662)
  v_5664 <- eval (concat v_5640 v_5663)
  v_5665 <- eval (concat v_5637 v_5664)
  v_5666 <- eval (concat v_5634 v_5665)
  v_5667 <- eval (concat v_5631 v_5666)
  v_5668 <- eval (concat v_5628 v_5667)
  v_5669 <- eval (concat v_5625 v_5668)
  v_5670 <- eval (concat v_5622 v_5669)
  v_5671 <- eval (concat v_5619 v_5670)
  v_5672 <- eval (concat v_5616 v_5671)
  v_5673 <- eval (concat v_5613 v_5672)
  setRegister (v_2574 : Xmm) v_5673
==========================================
paddd_X86-SYNTAX (v_2582 : Xmm) (v_2583 : Xmm)
  v_5679 <- getRegister (v_2583 : Xmm)
  v_5680 <- eval (extract v_5679 0 32)
  v_5681 <- getRegister (v_2582 : Xmm)
  v_5682 <- eval (extract v_5681 0 32)
  v_5683 <- eval (add v_5680 v_5682)
  v_5684 <- eval (extract v_5679 32 64)
  v_5685 <- eval (extract v_5681 32 64)
  v_5686 <- eval (add v_5684 v_5685)
  v_5687 <- eval (extract v_5679 64 96)
  v_5688 <- eval (extract v_5681 64 96)
  v_5689 <- eval (add v_5687 v_5688)
  v_5690 <- eval (extract v_5679 96 128)
  v_5691 <- eval (extract v_5681 96 128)
  v_5692 <- eval (add v_5690 v_5691)
  v_5693 <- eval (concat v_5689 v_5692)
  v_5694 <- eval (concat v_5686 v_5693)
  v_5695 <- eval (concat v_5683 v_5694)
  setRegister (v_2583 : Xmm) v_5695
==========================================
paddq_X86-SYNTAX (v_2591 : Xmm) (v_2592 : Xmm)
  v_5701 <- getRegister (v_2592 : Xmm)
  v_5702 <- eval (extract v_5701 0 64)
  v_5703 <- getRegister (v_2591 : Xmm)
  v_5704 <- eval (extract v_5703 0 64)
  v_5705 <- eval (add v_5702 v_5704)
  v_5706 <- eval (extract v_5701 64 128)
  v_5707 <- eval (extract v_5703 64 128)
  v_5708 <- eval (add v_5706 v_5707)
  v_5709 <- eval (concat v_5705 v_5708)
  setRegister (v_2592 : Xmm) v_5709
==========================================
paddsb_X86-SYNTAX (v_2600 : Xmm) (v_2601 : Xmm)
  v_5715 <- getRegister (v_2601 : Xmm)
  v_5716 <- eval (extract v_5715 0 8)
  v_5717 <- eval (svalueMInt v_5716)
  v_5718 <- eval (mi 16 v_5717)
  v_5719 <- getRegister (v_2600 : Xmm)
  v_5720 <- eval (extract v_5719 0 8)
  v_5721 <- eval (svalueMInt v_5720)
  v_5722 <- eval (mi 16 v_5721)
  v_5723 <- eval (add v_5718 v_5722)
  v_5724 <- eval (sgt v_5723 (bv_nat 16 127))
  v_5725 <- eval (slt v_5723 (bv_nat 16 65408))
  v_5726 <- eval (extract v_5723 8 16)
  v_5727 <- eval (mux v_5725 (bv_nat 8 128) v_5726)
  v_5728 <- eval (mux v_5724 (bv_nat 8 127) v_5727)
  v_5729 <- eval (extract v_5715 8 16)
  v_5730 <- eval (svalueMInt v_5729)
  v_5731 <- eval (mi 16 v_5730)
  v_5732 <- eval (extract v_5719 8 16)
  v_5733 <- eval (svalueMInt v_5732)
  v_5734 <- eval (mi 16 v_5733)
  v_5735 <- eval (add v_5731 v_5734)
  v_5736 <- eval (sgt v_5735 (bv_nat 16 127))
  v_5737 <- eval (slt v_5735 (bv_nat 16 65408))
  v_5738 <- eval (extract v_5735 8 16)
  v_5739 <- eval (mux v_5737 (bv_nat 8 128) v_5738)
  v_5740 <- eval (mux v_5736 (bv_nat 8 127) v_5739)
  v_5741 <- eval (extract v_5715 16 24)
  v_5742 <- eval (svalueMInt v_5741)
  v_5743 <- eval (mi 16 v_5742)
  v_5744 <- eval (extract v_5719 16 24)
  v_5745 <- eval (svalueMInt v_5744)
  v_5746 <- eval (mi 16 v_5745)
  v_5747 <- eval (add v_5743 v_5746)
  v_5748 <- eval (sgt v_5747 (bv_nat 16 127))
  v_5749 <- eval (slt v_5747 (bv_nat 16 65408))
  v_5750 <- eval (extract v_5747 8 16)
  v_5751 <- eval (mux v_5749 (bv_nat 8 128) v_5750)
  v_5752 <- eval (mux v_5748 (bv_nat 8 127) v_5751)
  v_5753 <- eval (extract v_5715 24 32)
  v_5754 <- eval (svalueMInt v_5753)
  v_5755 <- eval (mi 16 v_5754)
  v_5756 <- eval (extract v_5719 24 32)
  v_5757 <- eval (svalueMInt v_5756)
  v_5758 <- eval (mi 16 v_5757)
  v_5759 <- eval (add v_5755 v_5758)
  v_5760 <- eval (sgt v_5759 (bv_nat 16 127))
  v_5761 <- eval (slt v_5759 (bv_nat 16 65408))
  v_5762 <- eval (extract v_5759 8 16)
  v_5763 <- eval (mux v_5761 (bv_nat 8 128) v_5762)
  v_5764 <- eval (mux v_5760 (bv_nat 8 127) v_5763)
  v_5765 <- eval (extract v_5715 32 40)
  v_5766 <- eval (svalueMInt v_5765)
  v_5767 <- eval (mi 16 v_5766)
  v_5768 <- eval (extract v_5719 32 40)
  v_5769 <- eval (svalueMInt v_5768)
  v_5770 <- eval (mi 16 v_5769)
  v_5771 <- eval (add v_5767 v_5770)
  v_5772 <- eval (sgt v_5771 (bv_nat 16 127))
  v_5773 <- eval (slt v_5771 (bv_nat 16 65408))
  v_5774 <- eval (extract v_5771 8 16)
  v_5775 <- eval (mux v_5773 (bv_nat 8 128) v_5774)
  v_5776 <- eval (mux v_5772 (bv_nat 8 127) v_5775)
  v_5777 <- eval (extract v_5715 40 48)
  v_5778 <- eval (svalueMInt v_5777)
  v_5779 <- eval (mi 16 v_5778)
  v_5780 <- eval (extract v_5719 40 48)
  v_5781 <- eval (svalueMInt v_5780)
  v_5782 <- eval (mi 16 v_5781)
  v_5783 <- eval (add v_5779 v_5782)
  v_5784 <- eval (sgt v_5783 (bv_nat 16 127))
  v_5785 <- eval (slt v_5783 (bv_nat 16 65408))
  v_5786 <- eval (extract v_5783 8 16)
  v_5787 <- eval (mux v_5785 (bv_nat 8 128) v_5786)
  v_5788 <- eval (mux v_5784 (bv_nat 8 127) v_5787)
  v_5789 <- eval (extract v_5715 48 56)
  v_5790 <- eval (svalueMInt v_5789)
  v_5791 <- eval (mi 16 v_5790)
  v_5792 <- eval (extract v_5719 48 56)
  v_5793 <- eval (svalueMInt v_5792)
  v_5794 <- eval (mi 16 v_5793)
  v_5795 <- eval (add v_5791 v_5794)
  v_5796 <- eval (sgt v_5795 (bv_nat 16 127))
  v_5797 <- eval (slt v_5795 (bv_nat 16 65408))
  v_5798 <- eval (extract v_5795 8 16)
  v_5799 <- eval (mux v_5797 (bv_nat 8 128) v_5798)
  v_5800 <- eval (mux v_5796 (bv_nat 8 127) v_5799)
  v_5801 <- eval (extract v_5715 56 64)
  v_5802 <- eval (svalueMInt v_5801)
  v_5803 <- eval (mi 16 v_5802)
  v_5804 <- eval (extract v_5719 56 64)
  v_5805 <- eval (svalueMInt v_5804)
  v_5806 <- eval (mi 16 v_5805)
  v_5807 <- eval (add v_5803 v_5806)
  v_5808 <- eval (sgt v_5807 (bv_nat 16 127))
  v_5809 <- eval (slt v_5807 (bv_nat 16 65408))
  v_5810 <- eval (extract v_5807 8 16)
  v_5811 <- eval (mux v_5809 (bv_nat 8 128) v_5810)
  v_5812 <- eval (mux v_5808 (bv_nat 8 127) v_5811)
  v_5813 <- eval (extract v_5715 64 72)
  v_5814 <- eval (svalueMInt v_5813)
  v_5815 <- eval (mi 16 v_5814)
  v_5816 <- eval (extract v_5719 64 72)
  v_5817 <- eval (svalueMInt v_5816)
  v_5818 <- eval (mi 16 v_5817)
  v_5819 <- eval (add v_5815 v_5818)
  v_5820 <- eval (sgt v_5819 (bv_nat 16 127))
  v_5821 <- eval (slt v_5819 (bv_nat 16 65408))
  v_5822 <- eval (extract v_5819 8 16)
  v_5823 <- eval (mux v_5821 (bv_nat 8 128) v_5822)
  v_5824 <- eval (mux v_5820 (bv_nat 8 127) v_5823)
  v_5825 <- eval (extract v_5715 72 80)
  v_5826 <- eval (svalueMInt v_5825)
  v_5827 <- eval (mi 16 v_5826)
  v_5828 <- eval (extract v_5719 72 80)
  v_5829 <- eval (svalueMInt v_5828)
  v_5830 <- eval (mi 16 v_5829)
  v_5831 <- eval (add v_5827 v_5830)
  v_5832 <- eval (sgt v_5831 (bv_nat 16 127))
  v_5833 <- eval (slt v_5831 (bv_nat 16 65408))
  v_5834 <- eval (extract v_5831 8 16)
  v_5835 <- eval (mux v_5833 (bv_nat 8 128) v_5834)
  v_5836 <- eval (mux v_5832 (bv_nat 8 127) v_5835)
  v_5837 <- eval (extract v_5715 80 88)
  v_5838 <- eval (svalueMInt v_5837)
  v_5839 <- eval (mi 16 v_5838)
  v_5840 <- eval (extract v_5719 80 88)
  v_5841 <- eval (svalueMInt v_5840)
  v_5842 <- eval (mi 16 v_5841)
  v_5843 <- eval (add v_5839 v_5842)
  v_5844 <- eval (sgt v_5843 (bv_nat 16 127))
  v_5845 <- eval (slt v_5843 (bv_nat 16 65408))
  v_5846 <- eval (extract v_5843 8 16)
  v_5847 <- eval (mux v_5845 (bv_nat 8 128) v_5846)
  v_5848 <- eval (mux v_5844 (bv_nat 8 127) v_5847)
  v_5849 <- eval (extract v_5715 88 96)
  v_5850 <- eval (svalueMInt v_5849)
  v_5851 <- eval (mi 16 v_5850)
  v_5852 <- eval (extract v_5719 88 96)
  v_5853 <- eval (svalueMInt v_5852)
  v_5854 <- eval (mi 16 v_5853)
  v_5855 <- eval (add v_5851 v_5854)
  v_5856 <- eval (sgt v_5855 (bv_nat 16 127))
  v_5857 <- eval (slt v_5855 (bv_nat 16 65408))
  v_5858 <- eval (extract v_5855 8 16)
  v_5859 <- eval (mux v_5857 (bv_nat 8 128) v_5858)
  v_5860 <- eval (mux v_5856 (bv_nat 8 127) v_5859)
  v_5861 <- eval (extract v_5715 96 104)
  v_5862 <- eval (svalueMInt v_5861)
  v_5863 <- eval (mi 16 v_5862)
  v_5864 <- eval (extract v_5719 96 104)
  v_5865 <- eval (svalueMInt v_5864)
  v_5866 <- eval (mi 16 v_5865)
  v_5867 <- eval (add v_5863 v_5866)
  v_5868 <- eval (sgt v_5867 (bv_nat 16 127))
  v_5869 <- eval (slt v_5867 (bv_nat 16 65408))
  v_5870 <- eval (extract v_5867 8 16)
  v_5871 <- eval (mux v_5869 (bv_nat 8 128) v_5870)
  v_5872 <- eval (mux v_5868 (bv_nat 8 127) v_5871)
  v_5873 <- eval (extract v_5715 104 112)
  v_5874 <- eval (svalueMInt v_5873)
  v_5875 <- eval (mi 16 v_5874)
  v_5876 <- eval (extract v_5719 104 112)
  v_5877 <- eval (svalueMInt v_5876)
  v_5878 <- eval (mi 16 v_5877)
  v_5879 <- eval (add v_5875 v_5878)
  v_5880 <- eval (sgt v_5879 (bv_nat 16 127))
  v_5881 <- eval (slt v_5879 (bv_nat 16 65408))
  v_5882 <- eval (extract v_5879 8 16)
  v_5883 <- eval (mux v_5881 (bv_nat 8 128) v_5882)
  v_5884 <- eval (mux v_5880 (bv_nat 8 127) v_5883)
  v_5885 <- eval (extract v_5715 112 120)
  v_5886 <- eval (svalueMInt v_5885)
  v_5887 <- eval (mi 16 v_5886)
  v_5888 <- eval (extract v_5719 112 120)
  v_5889 <- eval (svalueMInt v_5888)
  v_5890 <- eval (mi 16 v_5889)
  v_5891 <- eval (add v_5887 v_5890)
  v_5892 <- eval (sgt v_5891 (bv_nat 16 127))
  v_5893 <- eval (slt v_5891 (bv_nat 16 65408))
  v_5894 <- eval (extract v_5891 8 16)
  v_5895 <- eval (mux v_5893 (bv_nat 8 128) v_5894)
  v_5896 <- eval (mux v_5892 (bv_nat 8 127) v_5895)
  v_5897 <- eval (extract v_5715 120 128)
  v_5898 <- eval (svalueMInt v_5897)
  v_5899 <- eval (mi 16 v_5898)
  v_5900 <- eval (extract v_5719 120 128)
  v_5901 <- eval (svalueMInt v_5900)
  v_5902 <- eval (mi 16 v_5901)
  v_5903 <- eval (add v_5899 v_5902)
  v_5904 <- eval (sgt v_5903 (bv_nat 16 127))
  v_5905 <- eval (slt v_5903 (bv_nat 16 65408))
  v_5906 <- eval (extract v_5903 8 16)
  v_5907 <- eval (mux v_5905 (bv_nat 8 128) v_5906)
  v_5908 <- eval (mux v_5904 (bv_nat 8 127) v_5907)
  v_5909 <- eval (concat v_5896 v_5908)
  v_5910 <- eval (concat v_5884 v_5909)
  v_5911 <- eval (concat v_5872 v_5910)
  v_5912 <- eval (concat v_5860 v_5911)
  v_5913 <- eval (concat v_5848 v_5912)
  v_5914 <- eval (concat v_5836 v_5913)
  v_5915 <- eval (concat v_5824 v_5914)
  v_5916 <- eval (concat v_5812 v_5915)
  v_5917 <- eval (concat v_5800 v_5916)
  v_5918 <- eval (concat v_5788 v_5917)
  v_5919 <- eval (concat v_5776 v_5918)
  v_5920 <- eval (concat v_5764 v_5919)
  v_5921 <- eval (concat v_5752 v_5920)
  v_5922 <- eval (concat v_5740 v_5921)
  v_5923 <- eval (concat v_5728 v_5922)
  setRegister (v_2601 : Xmm) v_5923
==========================================
paddsw_X86-SYNTAX (v_2609 : Xmm) (v_2610 : Xmm)
  v_5929 <- getRegister (v_2610 : Xmm)
  v_5930 <- eval (extract v_5929 0 16)
  v_5931 <- eval (svalueMInt v_5930)
  v_5932 <- eval (mi 32 v_5931)
  v_5933 <- getRegister (v_2609 : Xmm)
  v_5934 <- eval (extract v_5933 0 16)
  v_5935 <- eval (svalueMInt v_5934)
  v_5936 <- eval (mi 32 v_5935)
  v_5937 <- eval (add v_5932 v_5936)
  v_5938 <- eval (sgt v_5937 (bv_nat 32 32767))
  v_5939 <- eval (slt v_5937 (bv_nat 32 4294934528))
  v_5940 <- eval (extract v_5937 16 32)
  v_5941 <- eval (mux v_5939 (bv_nat 16 32768) v_5940)
  v_5942 <- eval (mux v_5938 (bv_nat 16 32767) v_5941)
  v_5943 <- eval (extract v_5929 16 32)
  v_5944 <- eval (svalueMInt v_5943)
  v_5945 <- eval (mi 32 v_5944)
  v_5946 <- eval (extract v_5933 16 32)
  v_5947 <- eval (svalueMInt v_5946)
  v_5948 <- eval (mi 32 v_5947)
  v_5949 <- eval (add v_5945 v_5948)
  v_5950 <- eval (sgt v_5949 (bv_nat 32 32767))
  v_5951 <- eval (slt v_5949 (bv_nat 32 4294934528))
  v_5952 <- eval (extract v_5949 16 32)
  v_5953 <- eval (mux v_5951 (bv_nat 16 32768) v_5952)
  v_5954 <- eval (mux v_5950 (bv_nat 16 32767) v_5953)
  v_5955 <- eval (extract v_5929 32 48)
  v_5956 <- eval (svalueMInt v_5955)
  v_5957 <- eval (mi 32 v_5956)
  v_5958 <- eval (extract v_5933 32 48)
  v_5959 <- eval (svalueMInt v_5958)
  v_5960 <- eval (mi 32 v_5959)
  v_5961 <- eval (add v_5957 v_5960)
  v_5962 <- eval (sgt v_5961 (bv_nat 32 32767))
  v_5963 <- eval (slt v_5961 (bv_nat 32 4294934528))
  v_5964 <- eval (extract v_5961 16 32)
  v_5965 <- eval (mux v_5963 (bv_nat 16 32768) v_5964)
  v_5966 <- eval (mux v_5962 (bv_nat 16 32767) v_5965)
  v_5967 <- eval (extract v_5929 48 64)
  v_5968 <- eval (svalueMInt v_5967)
  v_5969 <- eval (mi 32 v_5968)
  v_5970 <- eval (extract v_5933 48 64)
  v_5971 <- eval (svalueMInt v_5970)
  v_5972 <- eval (mi 32 v_5971)
  v_5973 <- eval (add v_5969 v_5972)
  v_5974 <- eval (sgt v_5973 (bv_nat 32 32767))
  v_5975 <- eval (slt v_5973 (bv_nat 32 4294934528))
  v_5976 <- eval (extract v_5973 16 32)
  v_5977 <- eval (mux v_5975 (bv_nat 16 32768) v_5976)
  v_5978 <- eval (mux v_5974 (bv_nat 16 32767) v_5977)
  v_5979 <- eval (extract v_5929 64 80)
  v_5980 <- eval (svalueMInt v_5979)
  v_5981 <- eval (mi 32 v_5980)
  v_5982 <- eval (extract v_5933 64 80)
  v_5983 <- eval (svalueMInt v_5982)
  v_5984 <- eval (mi 32 v_5983)
  v_5985 <- eval (add v_5981 v_5984)
  v_5986 <- eval (sgt v_5985 (bv_nat 32 32767))
  v_5987 <- eval (slt v_5985 (bv_nat 32 4294934528))
  v_5988 <- eval (extract v_5985 16 32)
  v_5989 <- eval (mux v_5987 (bv_nat 16 32768) v_5988)
  v_5990 <- eval (mux v_5986 (bv_nat 16 32767) v_5989)
  v_5991 <- eval (extract v_5929 80 96)
  v_5992 <- eval (svalueMInt v_5991)
  v_5993 <- eval (mi 32 v_5992)
  v_5994 <- eval (extract v_5933 80 96)
  v_5995 <- eval (svalueMInt v_5994)
  v_5996 <- eval (mi 32 v_5995)
  v_5997 <- eval (add v_5993 v_5996)
  v_5998 <- eval (sgt v_5997 (bv_nat 32 32767))
  v_5999 <- eval (slt v_5997 (bv_nat 32 4294934528))
  v_6000 <- eval (extract v_5997 16 32)
  v_6001 <- eval (mux v_5999 (bv_nat 16 32768) v_6000)
  v_6002 <- eval (mux v_5998 (bv_nat 16 32767) v_6001)
  v_6003 <- eval (extract v_5929 96 112)
  v_6004 <- eval (svalueMInt v_6003)
  v_6005 <- eval (mi 32 v_6004)
  v_6006 <- eval (extract v_5933 96 112)
  v_6007 <- eval (svalueMInt v_6006)
  v_6008 <- eval (mi 32 v_6007)
  v_6009 <- eval (add v_6005 v_6008)
  v_6010 <- eval (sgt v_6009 (bv_nat 32 32767))
  v_6011 <- eval (slt v_6009 (bv_nat 32 4294934528))
  v_6012 <- eval (extract v_6009 16 32)
  v_6013 <- eval (mux v_6011 (bv_nat 16 32768) v_6012)
  v_6014 <- eval (mux v_6010 (bv_nat 16 32767) v_6013)
  v_6015 <- eval (extract v_5929 112 128)
  v_6016 <- eval (svalueMInt v_6015)
  v_6017 <- eval (mi 32 v_6016)
  v_6018 <- eval (extract v_5933 112 128)
  v_6019 <- eval (svalueMInt v_6018)
  v_6020 <- eval (mi 32 v_6019)
  v_6021 <- eval (add v_6017 v_6020)
  v_6022 <- eval (sgt v_6021 (bv_nat 32 32767))
  v_6023 <- eval (slt v_6021 (bv_nat 32 4294934528))
  v_6024 <- eval (extract v_6021 16 32)
  v_6025 <- eval (mux v_6023 (bv_nat 16 32768) v_6024)
  v_6026 <- eval (mux v_6022 (bv_nat 16 32767) v_6025)
  v_6027 <- eval (concat v_6014 v_6026)
  v_6028 <- eval (concat v_6002 v_6027)
  v_6029 <- eval (concat v_5990 v_6028)
  v_6030 <- eval (concat v_5978 v_6029)
  v_6031 <- eval (concat v_5966 v_6030)
  v_6032 <- eval (concat v_5954 v_6031)
  v_6033 <- eval (concat v_5942 v_6032)
  setRegister (v_2610 : Xmm) v_6033
==========================================
paddusb_X86-SYNTAX (v_2618 : Xmm) (v_2619 : Xmm)
  v_6039 <- getRegister (v_2619 : Xmm)
  v_6040 <- eval (extract v_6039 0 8)
  v_6041 <- eval (concat (bv_nat 1 0) v_6040)
  v_6042 <- getRegister (v_2618 : Xmm)
  v_6043 <- eval (extract v_6042 0 8)
  v_6044 <- eval (concat (bv_nat 1 0) v_6043)
  v_6045 <- eval (add v_6041 v_6044)
  v_6046 <- eval (extract v_6045 0 1)
  v_6047 <- eval (eq v_6046 (bv_nat 1 1))
  v_6048 <- eval (extract v_6045 1 9)
  v_6049 <- eval (mux v_6047 (bv_nat 8 255) v_6048)
  v_6050 <- eval (extract v_6039 8 16)
  v_6051 <- eval (concat (bv_nat 1 0) v_6050)
  v_6052 <- eval (extract v_6042 8 16)
  v_6053 <- eval (concat (bv_nat 1 0) v_6052)
  v_6054 <- eval (add v_6051 v_6053)
  v_6055 <- eval (extract v_6054 0 1)
  v_6056 <- eval (eq v_6055 (bv_nat 1 1))
  v_6057 <- eval (extract v_6054 1 9)
  v_6058 <- eval (mux v_6056 (bv_nat 8 255) v_6057)
  v_6059 <- eval (extract v_6039 16 24)
  v_6060 <- eval (concat (bv_nat 1 0) v_6059)
  v_6061 <- eval (extract v_6042 16 24)
  v_6062 <- eval (concat (bv_nat 1 0) v_6061)
  v_6063 <- eval (add v_6060 v_6062)
  v_6064 <- eval (extract v_6063 0 1)
  v_6065 <- eval (eq v_6064 (bv_nat 1 1))
  v_6066 <- eval (extract v_6063 1 9)
  v_6067 <- eval (mux v_6065 (bv_nat 8 255) v_6066)
  v_6068 <- eval (extract v_6039 24 32)
  v_6069 <- eval (concat (bv_nat 1 0) v_6068)
  v_6070 <- eval (extract v_6042 24 32)
  v_6071 <- eval (concat (bv_nat 1 0) v_6070)
  v_6072 <- eval (add v_6069 v_6071)
  v_6073 <- eval (extract v_6072 0 1)
  v_6074 <- eval (eq v_6073 (bv_nat 1 1))
  v_6075 <- eval (extract v_6072 1 9)
  v_6076 <- eval (mux v_6074 (bv_nat 8 255) v_6075)
  v_6077 <- eval (extract v_6039 32 40)
  v_6078 <- eval (concat (bv_nat 1 0) v_6077)
  v_6079 <- eval (extract v_6042 32 40)
  v_6080 <- eval (concat (bv_nat 1 0) v_6079)
  v_6081 <- eval (add v_6078 v_6080)
  v_6082 <- eval (extract v_6081 0 1)
  v_6083 <- eval (eq v_6082 (bv_nat 1 1))
  v_6084 <- eval (extract v_6081 1 9)
  v_6085 <- eval (mux v_6083 (bv_nat 8 255) v_6084)
  v_6086 <- eval (extract v_6039 40 48)
  v_6087 <- eval (concat (bv_nat 1 0) v_6086)
  v_6088 <- eval (extract v_6042 40 48)
  v_6089 <- eval (concat (bv_nat 1 0) v_6088)
  v_6090 <- eval (add v_6087 v_6089)
  v_6091 <- eval (extract v_6090 0 1)
  v_6092 <- eval (eq v_6091 (bv_nat 1 1))
  v_6093 <- eval (extract v_6090 1 9)
  v_6094 <- eval (mux v_6092 (bv_nat 8 255) v_6093)
  v_6095 <- eval (extract v_6039 48 56)
  v_6096 <- eval (concat (bv_nat 1 0) v_6095)
  v_6097 <- eval (extract v_6042 48 56)
  v_6098 <- eval (concat (bv_nat 1 0) v_6097)
  v_6099 <- eval (add v_6096 v_6098)
  v_6100 <- eval (extract v_6099 0 1)
  v_6101 <- eval (eq v_6100 (bv_nat 1 1))
  v_6102 <- eval (extract v_6099 1 9)
  v_6103 <- eval (mux v_6101 (bv_nat 8 255) v_6102)
  v_6104 <- eval (extract v_6039 56 64)
  v_6105 <- eval (concat (bv_nat 1 0) v_6104)
  v_6106 <- eval (extract v_6042 56 64)
  v_6107 <- eval (concat (bv_nat 1 0) v_6106)
  v_6108 <- eval (add v_6105 v_6107)
  v_6109 <- eval (extract v_6108 0 1)
  v_6110 <- eval (eq v_6109 (bv_nat 1 1))
  v_6111 <- eval (extract v_6108 1 9)
  v_6112 <- eval (mux v_6110 (bv_nat 8 255) v_6111)
  v_6113 <- eval (extract v_6039 64 72)
  v_6114 <- eval (concat (bv_nat 1 0) v_6113)
  v_6115 <- eval (extract v_6042 64 72)
  v_6116 <- eval (concat (bv_nat 1 0) v_6115)
  v_6117 <- eval (add v_6114 v_6116)
  v_6118 <- eval (extract v_6117 0 1)
  v_6119 <- eval (eq v_6118 (bv_nat 1 1))
  v_6120 <- eval (extract v_6117 1 9)
  v_6121 <- eval (mux v_6119 (bv_nat 8 255) v_6120)
  v_6122 <- eval (extract v_6039 72 80)
  v_6123 <- eval (concat (bv_nat 1 0) v_6122)
  v_6124 <- eval (extract v_6042 72 80)
  v_6125 <- eval (concat (bv_nat 1 0) v_6124)
  v_6126 <- eval (add v_6123 v_6125)
  v_6127 <- eval (extract v_6126 0 1)
  v_6128 <- eval (eq v_6127 (bv_nat 1 1))
  v_6129 <- eval (extract v_6126 1 9)
  v_6130 <- eval (mux v_6128 (bv_nat 8 255) v_6129)
  v_6131 <- eval (extract v_6039 80 88)
  v_6132 <- eval (concat (bv_nat 1 0) v_6131)
  v_6133 <- eval (extract v_6042 80 88)
  v_6134 <- eval (concat (bv_nat 1 0) v_6133)
  v_6135 <- eval (add v_6132 v_6134)
  v_6136 <- eval (extract v_6135 0 1)
  v_6137 <- eval (eq v_6136 (bv_nat 1 1))
  v_6138 <- eval (extract v_6135 1 9)
  v_6139 <- eval (mux v_6137 (bv_nat 8 255) v_6138)
  v_6140 <- eval (extract v_6039 88 96)
  v_6141 <- eval (concat (bv_nat 1 0) v_6140)
  v_6142 <- eval (extract v_6042 88 96)
  v_6143 <- eval (concat (bv_nat 1 0) v_6142)
  v_6144 <- eval (add v_6141 v_6143)
  v_6145 <- eval (extract v_6144 0 1)
  v_6146 <- eval (eq v_6145 (bv_nat 1 1))
  v_6147 <- eval (extract v_6144 1 9)
  v_6148 <- eval (mux v_6146 (bv_nat 8 255) v_6147)
  v_6149 <- eval (extract v_6039 96 104)
  v_6150 <- eval (concat (bv_nat 1 0) v_6149)
  v_6151 <- eval (extract v_6042 96 104)
  v_6152 <- eval (concat (bv_nat 1 0) v_6151)
  v_6153 <- eval (add v_6150 v_6152)
  v_6154 <- eval (extract v_6153 0 1)
  v_6155 <- eval (eq v_6154 (bv_nat 1 1))
  v_6156 <- eval (extract v_6153 1 9)
  v_6157 <- eval (mux v_6155 (bv_nat 8 255) v_6156)
  v_6158 <- eval (extract v_6039 104 112)
  v_6159 <- eval (concat (bv_nat 1 0) v_6158)
  v_6160 <- eval (extract v_6042 104 112)
  v_6161 <- eval (concat (bv_nat 1 0) v_6160)
  v_6162 <- eval (add v_6159 v_6161)
  v_6163 <- eval (extract v_6162 0 1)
  v_6164 <- eval (eq v_6163 (bv_nat 1 1))
  v_6165 <- eval (extract v_6162 1 9)
  v_6166 <- eval (mux v_6164 (bv_nat 8 255) v_6165)
  v_6167 <- eval (extract v_6039 112 120)
  v_6168 <- eval (concat (bv_nat 1 0) v_6167)
  v_6169 <- eval (extract v_6042 112 120)
  v_6170 <- eval (concat (bv_nat 1 0) v_6169)
  v_6171 <- eval (add v_6168 v_6170)
  v_6172 <- eval (extract v_6171 0 1)
  v_6173 <- eval (eq v_6172 (bv_nat 1 1))
  v_6174 <- eval (extract v_6171 1 9)
  v_6175 <- eval (mux v_6173 (bv_nat 8 255) v_6174)
  v_6176 <- eval (extract v_6039 120 128)
  v_6177 <- eval (concat (bv_nat 1 0) v_6176)
  v_6178 <- eval (extract v_6042 120 128)
  v_6179 <- eval (concat (bv_nat 1 0) v_6178)
  v_6180 <- eval (add v_6177 v_6179)
  v_6181 <- eval (extract v_6180 0 1)
  v_6182 <- eval (eq v_6181 (bv_nat 1 1))
  v_6183 <- eval (extract v_6180 1 9)
  v_6184 <- eval (mux v_6182 (bv_nat 8 255) v_6183)
  v_6185 <- eval (concat v_6175 v_6184)
  v_6186 <- eval (concat v_6166 v_6185)
  v_6187 <- eval (concat v_6157 v_6186)
  v_6188 <- eval (concat v_6148 v_6187)
  v_6189 <- eval (concat v_6139 v_6188)
  v_6190 <- eval (concat v_6130 v_6189)
  v_6191 <- eval (concat v_6121 v_6190)
  v_6192 <- eval (concat v_6112 v_6191)
  v_6193 <- eval (concat v_6103 v_6192)
  v_6194 <- eval (concat v_6094 v_6193)
  v_6195 <- eval (concat v_6085 v_6194)
  v_6196 <- eval (concat v_6076 v_6195)
  v_6197 <- eval (concat v_6067 v_6196)
  v_6198 <- eval (concat v_6058 v_6197)
  v_6199 <- eval (concat v_6049 v_6198)
  setRegister (v_2619 : Xmm) v_6199
==========================================
paddusw_X86-SYNTAX (v_2627 : Xmm) (v_2628 : Xmm)
  v_6205 <- getRegister (v_2628 : Xmm)
  v_6206 <- eval (extract v_6205 0 16)
  v_6207 <- eval (concat (bv_nat 1 0) v_6206)
  v_6208 <- getRegister (v_2627 : Xmm)
  v_6209 <- eval (extract v_6208 0 16)
  v_6210 <- eval (concat (bv_nat 1 0) v_6209)
  v_6211 <- eval (add v_6207 v_6210)
  v_6212 <- eval (extract v_6211 0 1)
  v_6213 <- eval (eq v_6212 (bv_nat 1 1))
  v_6214 <- eval (extract v_6211 1 17)
  v_6215 <- eval (mux v_6213 (bv_nat 16 65535) v_6214)
  v_6216 <- eval (extract v_6205 16 32)
  v_6217 <- eval (concat (bv_nat 1 0) v_6216)
  v_6218 <- eval (extract v_6208 16 32)
  v_6219 <- eval (concat (bv_nat 1 0) v_6218)
  v_6220 <- eval (add v_6217 v_6219)
  v_6221 <- eval (extract v_6220 0 1)
  v_6222 <- eval (eq v_6221 (bv_nat 1 1))
  v_6223 <- eval (extract v_6220 1 17)
  v_6224 <- eval (mux v_6222 (bv_nat 16 65535) v_6223)
  v_6225 <- eval (extract v_6205 32 48)
  v_6226 <- eval (concat (bv_nat 1 0) v_6225)
  v_6227 <- eval (extract v_6208 32 48)
  v_6228 <- eval (concat (bv_nat 1 0) v_6227)
  v_6229 <- eval (add v_6226 v_6228)
  v_6230 <- eval (extract v_6229 0 1)
  v_6231 <- eval (eq v_6230 (bv_nat 1 1))
  v_6232 <- eval (extract v_6229 1 17)
  v_6233 <- eval (mux v_6231 (bv_nat 16 65535) v_6232)
  v_6234 <- eval (extract v_6205 48 64)
  v_6235 <- eval (concat (bv_nat 1 0) v_6234)
  v_6236 <- eval (extract v_6208 48 64)
  v_6237 <- eval (concat (bv_nat 1 0) v_6236)
  v_6238 <- eval (add v_6235 v_6237)
  v_6239 <- eval (extract v_6238 0 1)
  v_6240 <- eval (eq v_6239 (bv_nat 1 1))
  v_6241 <- eval (extract v_6238 1 17)
  v_6242 <- eval (mux v_6240 (bv_nat 16 65535) v_6241)
  v_6243 <- eval (extract v_6205 64 80)
  v_6244 <- eval (concat (bv_nat 1 0) v_6243)
  v_6245 <- eval (extract v_6208 64 80)
  v_6246 <- eval (concat (bv_nat 1 0) v_6245)
  v_6247 <- eval (add v_6244 v_6246)
  v_6248 <- eval (extract v_6247 0 1)
  v_6249 <- eval (eq v_6248 (bv_nat 1 1))
  v_6250 <- eval (extract v_6247 1 17)
  v_6251 <- eval (mux v_6249 (bv_nat 16 65535) v_6250)
  v_6252 <- eval (extract v_6205 80 96)
  v_6253 <- eval (concat (bv_nat 1 0) v_6252)
  v_6254 <- eval (extract v_6208 80 96)
  v_6255 <- eval (concat (bv_nat 1 0) v_6254)
  v_6256 <- eval (add v_6253 v_6255)
  v_6257 <- eval (extract v_6256 0 1)
  v_6258 <- eval (eq v_6257 (bv_nat 1 1))
  v_6259 <- eval (extract v_6256 1 17)
  v_6260 <- eval (mux v_6258 (bv_nat 16 65535) v_6259)
  v_6261 <- eval (extract v_6205 96 112)
  v_6262 <- eval (concat (bv_nat 1 0) v_6261)
  v_6263 <- eval (extract v_6208 96 112)
  v_6264 <- eval (concat (bv_nat 1 0) v_6263)
  v_6265 <- eval (add v_6262 v_6264)
  v_6266 <- eval (extract v_6265 0 1)
  v_6267 <- eval (eq v_6266 (bv_nat 1 1))
  v_6268 <- eval (extract v_6265 1 17)
  v_6269 <- eval (mux v_6267 (bv_nat 16 65535) v_6268)
  v_6270 <- eval (extract v_6205 112 128)
  v_6271 <- eval (concat (bv_nat 1 0) v_6270)
  v_6272 <- eval (extract v_6208 112 128)
  v_6273 <- eval (concat (bv_nat 1 0) v_6272)
  v_6274 <- eval (add v_6271 v_6273)
  v_6275 <- eval (extract v_6274 0 1)
  v_6276 <- eval (eq v_6275 (bv_nat 1 1))
  v_6277 <- eval (extract v_6274 1 17)
  v_6278 <- eval (mux v_6276 (bv_nat 16 65535) v_6277)
  v_6279 <- eval (concat v_6269 v_6278)
  v_6280 <- eval (concat v_6260 v_6279)
  v_6281 <- eval (concat v_6251 v_6280)
  v_6282 <- eval (concat v_6242 v_6281)
  v_6283 <- eval (concat v_6233 v_6282)
  v_6284 <- eval (concat v_6224 v_6283)
  v_6285 <- eval (concat v_6215 v_6284)
  setRegister (v_2628 : Xmm) v_6285
==========================================
paddw_X86-SYNTAX (v_2636 : Xmm) (v_2637 : Xmm)
  v_6291 <- getRegister (v_2637 : Xmm)
  v_6292 <- eval (extract v_6291 0 16)
  v_6293 <- getRegister (v_2636 : Xmm)
  v_6294 <- eval (extract v_6293 0 16)
  v_6295 <- eval (add v_6292 v_6294)
  v_6296 <- eval (extract v_6291 16 32)
  v_6297 <- eval (extract v_6293 16 32)
  v_6298 <- eval (add v_6296 v_6297)
  v_6299 <- eval (extract v_6291 32 48)
  v_6300 <- eval (extract v_6293 32 48)
  v_6301 <- eval (add v_6299 v_6300)
  v_6302 <- eval (extract v_6291 48 64)
  v_6303 <- eval (extract v_6293 48 64)
  v_6304 <- eval (add v_6302 v_6303)
  v_6305 <- eval (extract v_6291 64 80)
  v_6306 <- eval (extract v_6293 64 80)
  v_6307 <- eval (add v_6305 v_6306)
  v_6308 <- eval (extract v_6291 80 96)
  v_6309 <- eval (extract v_6293 80 96)
  v_6310 <- eval (add v_6308 v_6309)
  v_6311 <- eval (extract v_6291 96 112)
  v_6312 <- eval (extract v_6293 96 112)
  v_6313 <- eval (add v_6311 v_6312)
  v_6314 <- eval (extract v_6291 112 128)
  v_6315 <- eval (extract v_6293 112 128)
  v_6316 <- eval (add v_6314 v_6315)
  v_6317 <- eval (concat v_6313 v_6316)
  v_6318 <- eval (concat v_6310 v_6317)
  v_6319 <- eval (concat v_6307 v_6318)
  v_6320 <- eval (concat v_6304 v_6319)
  v_6321 <- eval (concat v_6301 v_6320)
  v_6322 <- eval (concat v_6298 v_6321)
  v_6323 <- eval (concat v_6295 v_6322)
  setRegister (v_2637 : Xmm) v_6323
==========================================
palignr_X86-SYNTAX (v_2645 : Imm) (v_2647 : Xmm) (v_2648 : Xmm)
  v_6330 <- getRegister (v_2648 : Xmm)
  v_6331 <- getRegister (v_2647 : Xmm)
  v_6332 <- eval (concat v_6330 v_6331)
  v_6333 <- eval (handleImmediateWithSignExtend (v_2645 : Imm) 8 8)
  v_6334 <- eval (concat (bv_nat 248 0) v_6333)
  v_6335 <- eval (shl v_6334 3)
  v_6336 <- eval (bitwidthMInt v_6334)
  v_6337 <- eval (extract v_6335 0 v_6336)
  v_6338 <- eval (uvalueMInt v_6337)
  v_6339 <- eval (lshr v_6332 v_6338)
  v_6340 <- eval (extract v_6339 128 256)
  setRegister (v_2648 : Xmm) v_6340
==========================================
pand_X86-SYNTAX (v_2656 : Xmm) (v_2657 : Xmm)
  v_6346 <- getRegister (v_2657 : Xmm)
  v_6347 <- getRegister (v_2656 : Xmm)
  v_6348 <- eval (bv_and v_6346 v_6347)
  setRegister (v_2657 : Xmm) v_6348
==========================================
pandn_X86-SYNTAX (v_2665 : Xmm) (v_2666 : Xmm)
  v_6354 <- getRegister (v_2666 : Xmm)
  v_6355 <- eval (bitwidthMInt v_6354)
  v_6356 <- eval (mi v_6355 -1)
  v_6357 <- eval (bv_xor v_6354 v_6356)
  v_6358 <- getRegister (v_2665 : Xmm)
  v_6359 <- eval (bv_and v_6357 v_6358)
  setRegister (v_2666 : Xmm) v_6359
==========================================
pavgb_X86-SYNTAX (v_2674 : Xmm) (v_2675 : Xmm)
  v_6365 <- getRegister (v_2675 : Xmm)
  v_6366 <- eval (extract v_6365 0 8)
  v_6367 <- eval (concat (bv_nat 1 0) v_6366)
  v_6368 <- getRegister (v_2674 : Xmm)
  v_6369 <- eval (extract v_6368 0 8)
  v_6370 <- eval (concat (bv_nat 1 0) v_6369)
  v_6371 <- eval (add v_6367 v_6370)
  v_6372 <- eval (add v_6371 (bv_nat 9 1))
  v_6373 <- eval (lshr v_6372 1)
  v_6374 <- eval (extract v_6373 1 9)
  v_6375 <- eval (extract v_6365 8 16)
  v_6376 <- eval (concat (bv_nat 1 0) v_6375)
  v_6377 <- eval (extract v_6368 8 16)
  v_6378 <- eval (concat (bv_nat 1 0) v_6377)
  v_6379 <- eval (add v_6376 v_6378)
  v_6380 <- eval (add v_6379 (bv_nat 9 1))
  v_6381 <- eval (lshr v_6380 1)
  v_6382 <- eval (extract v_6381 1 9)
  v_6383 <- eval (extract v_6365 16 24)
  v_6384 <- eval (concat (bv_nat 1 0) v_6383)
  v_6385 <- eval (extract v_6368 16 24)
  v_6386 <- eval (concat (bv_nat 1 0) v_6385)
  v_6387 <- eval (add v_6384 v_6386)
  v_6388 <- eval (add v_6387 (bv_nat 9 1))
  v_6389 <- eval (lshr v_6388 1)
  v_6390 <- eval (extract v_6389 1 9)
  v_6391 <- eval (extract v_6365 24 32)
  v_6392 <- eval (concat (bv_nat 1 0) v_6391)
  v_6393 <- eval (extract v_6368 24 32)
  v_6394 <- eval (concat (bv_nat 1 0) v_6393)
  v_6395 <- eval (add v_6392 v_6394)
  v_6396 <- eval (add v_6395 (bv_nat 9 1))
  v_6397 <- eval (lshr v_6396 1)
  v_6398 <- eval (extract v_6397 1 9)
  v_6399 <- eval (extract v_6365 32 40)
  v_6400 <- eval (concat (bv_nat 1 0) v_6399)
  v_6401 <- eval (extract v_6368 32 40)
  v_6402 <- eval (concat (bv_nat 1 0) v_6401)
  v_6403 <- eval (add v_6400 v_6402)
  v_6404 <- eval (add v_6403 (bv_nat 9 1))
  v_6405 <- eval (lshr v_6404 1)
  v_6406 <- eval (extract v_6405 1 9)
  v_6407 <- eval (extract v_6365 40 48)
  v_6408 <- eval (concat (bv_nat 1 0) v_6407)
  v_6409 <- eval (extract v_6368 40 48)
  v_6410 <- eval (concat (bv_nat 1 0) v_6409)
  v_6411 <- eval (add v_6408 v_6410)
  v_6412 <- eval (add v_6411 (bv_nat 9 1))
  v_6413 <- eval (lshr v_6412 1)
  v_6414 <- eval (extract v_6413 1 9)
  v_6415 <- eval (extract v_6365 48 56)
  v_6416 <- eval (concat (bv_nat 1 0) v_6415)
  v_6417 <- eval (extract v_6368 48 56)
  v_6418 <- eval (concat (bv_nat 1 0) v_6417)
  v_6419 <- eval (add v_6416 v_6418)
  v_6420 <- eval (add v_6419 (bv_nat 9 1))
  v_6421 <- eval (lshr v_6420 1)
  v_6422 <- eval (extract v_6421 1 9)
  v_6423 <- eval (extract v_6365 56 64)
  v_6424 <- eval (concat (bv_nat 1 0) v_6423)
  v_6425 <- eval (extract v_6368 56 64)
  v_6426 <- eval (concat (bv_nat 1 0) v_6425)
  v_6427 <- eval (add v_6424 v_6426)
  v_6428 <- eval (add v_6427 (bv_nat 9 1))
  v_6429 <- eval (lshr v_6428 1)
  v_6430 <- eval (extract v_6429 1 9)
  v_6431 <- eval (extract v_6365 64 72)
  v_6432 <- eval (concat (bv_nat 1 0) v_6431)
  v_6433 <- eval (extract v_6368 64 72)
  v_6434 <- eval (concat (bv_nat 1 0) v_6433)
  v_6435 <- eval (add v_6432 v_6434)
  v_6436 <- eval (add v_6435 (bv_nat 9 1))
  v_6437 <- eval (lshr v_6436 1)
  v_6438 <- eval (extract v_6437 1 9)
  v_6439 <- eval (extract v_6365 72 80)
  v_6440 <- eval (concat (bv_nat 1 0) v_6439)
  v_6441 <- eval (extract v_6368 72 80)
  v_6442 <- eval (concat (bv_nat 1 0) v_6441)
  v_6443 <- eval (add v_6440 v_6442)
  v_6444 <- eval (add v_6443 (bv_nat 9 1))
  v_6445 <- eval (lshr v_6444 1)
  v_6446 <- eval (extract v_6445 1 9)
  v_6447 <- eval (extract v_6365 80 88)
  v_6448 <- eval (concat (bv_nat 1 0) v_6447)
  v_6449 <- eval (extract v_6368 80 88)
  v_6450 <- eval (concat (bv_nat 1 0) v_6449)
  v_6451 <- eval (add v_6448 v_6450)
  v_6452 <- eval (add v_6451 (bv_nat 9 1))
  v_6453 <- eval (lshr v_6452 1)
  v_6454 <- eval (extract v_6453 1 9)
  v_6455 <- eval (extract v_6365 88 96)
  v_6456 <- eval (concat (bv_nat 1 0) v_6455)
  v_6457 <- eval (extract v_6368 88 96)
  v_6458 <- eval (concat (bv_nat 1 0) v_6457)
  v_6459 <- eval (add v_6456 v_6458)
  v_6460 <- eval (add v_6459 (bv_nat 9 1))
  v_6461 <- eval (lshr v_6460 1)
  v_6462 <- eval (extract v_6461 1 9)
  v_6463 <- eval (extract v_6365 96 104)
  v_6464 <- eval (concat (bv_nat 1 0) v_6463)
  v_6465 <- eval (extract v_6368 96 104)
  v_6466 <- eval (concat (bv_nat 1 0) v_6465)
  v_6467 <- eval (add v_6464 v_6466)
  v_6468 <- eval (add v_6467 (bv_nat 9 1))
  v_6469 <- eval (lshr v_6468 1)
  v_6470 <- eval (extract v_6469 1 9)
  v_6471 <- eval (extract v_6365 104 112)
  v_6472 <- eval (concat (bv_nat 1 0) v_6471)
  v_6473 <- eval (extract v_6368 104 112)
  v_6474 <- eval (concat (bv_nat 1 0) v_6473)
  v_6475 <- eval (add v_6472 v_6474)
  v_6476 <- eval (add v_6475 (bv_nat 9 1))
  v_6477 <- eval (lshr v_6476 1)
  v_6478 <- eval (extract v_6477 1 9)
  v_6479 <- eval (extract v_6365 112 120)
  v_6480 <- eval (concat (bv_nat 1 0) v_6479)
  v_6481 <- eval (extract v_6368 112 120)
  v_6482 <- eval (concat (bv_nat 1 0) v_6481)
  v_6483 <- eval (add v_6480 v_6482)
  v_6484 <- eval (add v_6483 (bv_nat 9 1))
  v_6485 <- eval (lshr v_6484 1)
  v_6486 <- eval (extract v_6485 1 9)
  v_6487 <- eval (extract v_6365 120 128)
  v_6488 <- eval (concat (bv_nat 1 0) v_6487)
  v_6489 <- eval (extract v_6368 120 128)
  v_6490 <- eval (concat (bv_nat 1 0) v_6489)
  v_6491 <- eval (add v_6488 v_6490)
  v_6492 <- eval (add v_6491 (bv_nat 9 1))
  v_6493 <- eval (lshr v_6492 1)
  v_6494 <- eval (extract v_6493 1 9)
  v_6495 <- eval (concat v_6486 v_6494)
  v_6496 <- eval (concat v_6478 v_6495)
  v_6497 <- eval (concat v_6470 v_6496)
  v_6498 <- eval (concat v_6462 v_6497)
  v_6499 <- eval (concat v_6454 v_6498)
  v_6500 <- eval (concat v_6446 v_6499)
  v_6501 <- eval (concat v_6438 v_6500)
  v_6502 <- eval (concat v_6430 v_6501)
  v_6503 <- eval (concat v_6422 v_6502)
  v_6504 <- eval (concat v_6414 v_6503)
  v_6505 <- eval (concat v_6406 v_6504)
  v_6506 <- eval (concat v_6398 v_6505)
  v_6507 <- eval (concat v_6390 v_6506)
  v_6508 <- eval (concat v_6382 v_6507)
  v_6509 <- eval (concat v_6374 v_6508)
  setRegister (v_2675 : Xmm) v_6509
==========================================
pavgw_X86-SYNTAX (v_2683 : Xmm) (v_2684 : Xmm)
  v_6515 <- getRegister (v_2684 : Xmm)
  v_6516 <- eval (extract v_6515 0 16)
  v_6517 <- eval (concat (bv_nat 1 0) v_6516)
  v_6518 <- getRegister (v_2683 : Xmm)
  v_6519 <- eval (extract v_6518 0 16)
  v_6520 <- eval (concat (bv_nat 1 0) v_6519)
  v_6521 <- eval (add v_6517 v_6520)
  v_6522 <- eval (add v_6521 (bv_nat 17 1))
  v_6523 <- eval (lshr v_6522 1)
  v_6524 <- eval (extract v_6523 1 17)
  v_6525 <- eval (extract v_6515 16 32)
  v_6526 <- eval (concat (bv_nat 1 0) v_6525)
  v_6527 <- eval (extract v_6518 16 32)
  v_6528 <- eval (concat (bv_nat 1 0) v_6527)
  v_6529 <- eval (add v_6526 v_6528)
  v_6530 <- eval (add v_6529 (bv_nat 17 1))
  v_6531 <- eval (lshr v_6530 1)
  v_6532 <- eval (extract v_6531 1 17)
  v_6533 <- eval (extract v_6515 32 48)
  v_6534 <- eval (concat (bv_nat 1 0) v_6533)
  v_6535 <- eval (extract v_6518 32 48)
  v_6536 <- eval (concat (bv_nat 1 0) v_6535)
  v_6537 <- eval (add v_6534 v_6536)
  v_6538 <- eval (add v_6537 (bv_nat 17 1))
  v_6539 <- eval (lshr v_6538 1)
  v_6540 <- eval (extract v_6539 1 17)
  v_6541 <- eval (extract v_6515 48 64)
  v_6542 <- eval (concat (bv_nat 1 0) v_6541)
  v_6543 <- eval (extract v_6518 48 64)
  v_6544 <- eval (concat (bv_nat 1 0) v_6543)
  v_6545 <- eval (add v_6542 v_6544)
  v_6546 <- eval (add v_6545 (bv_nat 17 1))
  v_6547 <- eval (lshr v_6546 1)
  v_6548 <- eval (extract v_6547 1 17)
  v_6549 <- eval (extract v_6515 64 80)
  v_6550 <- eval (concat (bv_nat 1 0) v_6549)
  v_6551 <- eval (extract v_6518 64 80)
  v_6552 <- eval (concat (bv_nat 1 0) v_6551)
  v_6553 <- eval (add v_6550 v_6552)
  v_6554 <- eval (add v_6553 (bv_nat 17 1))
  v_6555 <- eval (lshr v_6554 1)
  v_6556 <- eval (extract v_6555 1 17)
  v_6557 <- eval (extract v_6515 80 96)
  v_6558 <- eval (concat (bv_nat 1 0) v_6557)
  v_6559 <- eval (extract v_6518 80 96)
  v_6560 <- eval (concat (bv_nat 1 0) v_6559)
  v_6561 <- eval (add v_6558 v_6560)
  v_6562 <- eval (add v_6561 (bv_nat 17 1))
  v_6563 <- eval (lshr v_6562 1)
  v_6564 <- eval (extract v_6563 1 17)
  v_6565 <- eval (extract v_6515 96 112)
  v_6566 <- eval (concat (bv_nat 1 0) v_6565)
  v_6567 <- eval (extract v_6518 96 112)
  v_6568 <- eval (concat (bv_nat 1 0) v_6567)
  v_6569 <- eval (add v_6566 v_6568)
  v_6570 <- eval (add v_6569 (bv_nat 17 1))
  v_6571 <- eval (lshr v_6570 1)
  v_6572 <- eval (extract v_6571 1 17)
  v_6573 <- eval (extract v_6515 112 128)
  v_6574 <- eval (concat (bv_nat 1 0) v_6573)
  v_6575 <- eval (extract v_6518 112 128)
  v_6576 <- eval (concat (bv_nat 1 0) v_6575)
  v_6577 <- eval (add v_6574 v_6576)
  v_6578 <- eval (add v_6577 (bv_nat 17 1))
  v_6579 <- eval (lshr v_6578 1)
  v_6580 <- eval (extract v_6579 1 17)
  v_6581 <- eval (concat v_6572 v_6580)
  v_6582 <- eval (concat v_6564 v_6581)
  v_6583 <- eval (concat v_6556 v_6582)
  v_6584 <- eval (concat v_6548 v_6583)
  v_6585 <- eval (concat v_6540 v_6584)
  v_6586 <- eval (concat v_6532 v_6585)
  v_6587 <- eval (concat v_6524 v_6586)
  setRegister (v_2684 : Xmm) v_6587
==========================================
pblendvb_X86-SYNTAX xmm0 (v_2692 : Xmm) (v_2693 : Xmm)
  v_6593 <- getRegister ymm0
  v_6594 <- eval (extract v_6593 128 129)
  v_6595 <- eval (eq v_6594 (bv_nat 1 1))
  v_6596 <- getRegister (v_2692 : Xmm)
  v_6597 <- eval (extract v_6596 0 8)
  v_6598 <- getRegister (v_2693 : Xmm)
  v_6599 <- eval (extract v_6598 0 8)
  v_6600 <- eval (mux v_6595 v_6597 v_6599)
  v_6601 <- eval (extract v_6593 136 137)
  v_6602 <- eval (eq v_6601 (bv_nat 1 1))
  v_6603 <- eval (extract v_6596 8 16)
  v_6604 <- eval (extract v_6598 8 16)
  v_6605 <- eval (mux v_6602 v_6603 v_6604)
  v_6606 <- eval (extract v_6593 144 145)
  v_6607 <- eval (eq v_6606 (bv_nat 1 1))
  v_6608 <- eval (extract v_6596 16 24)
  v_6609 <- eval (extract v_6598 16 24)
  v_6610 <- eval (mux v_6607 v_6608 v_6609)
  v_6611 <- eval (extract v_6593 152 153)
  v_6612 <- eval (eq v_6611 (bv_nat 1 1))
  v_6613 <- eval (extract v_6596 24 32)
  v_6614 <- eval (extract v_6598 24 32)
  v_6615 <- eval (mux v_6612 v_6613 v_6614)
  v_6616 <- eval (extract v_6593 160 161)
  v_6617 <- eval (eq v_6616 (bv_nat 1 1))
  v_6618 <- eval (extract v_6596 32 40)
  v_6619 <- eval (extract v_6598 32 40)
  v_6620 <- eval (mux v_6617 v_6618 v_6619)
  v_6621 <- eval (extract v_6593 168 169)
  v_6622 <- eval (eq v_6621 (bv_nat 1 1))
  v_6623 <- eval (extract v_6596 40 48)
  v_6624 <- eval (extract v_6598 40 48)
  v_6625 <- eval (mux v_6622 v_6623 v_6624)
  v_6626 <- eval (extract v_6593 176 177)
  v_6627 <- eval (eq v_6626 (bv_nat 1 1))
  v_6628 <- eval (extract v_6596 48 56)
  v_6629 <- eval (extract v_6598 48 56)
  v_6630 <- eval (mux v_6627 v_6628 v_6629)
  v_6631 <- eval (extract v_6593 184 185)
  v_6632 <- eval (eq v_6631 (bv_nat 1 1))
  v_6633 <- eval (extract v_6596 56 64)
  v_6634 <- eval (extract v_6598 56 64)
  v_6635 <- eval (mux v_6632 v_6633 v_6634)
  v_6636 <- eval (extract v_6593 192 193)
  v_6637 <- eval (eq v_6636 (bv_nat 1 1))
  v_6638 <- eval (extract v_6596 64 72)
  v_6639 <- eval (extract v_6598 64 72)
  v_6640 <- eval (mux v_6637 v_6638 v_6639)
  v_6641 <- eval (extract v_6593 200 201)
  v_6642 <- eval (eq v_6641 (bv_nat 1 1))
  v_6643 <- eval (extract v_6596 72 80)
  v_6644 <- eval (extract v_6598 72 80)
  v_6645 <- eval (mux v_6642 v_6643 v_6644)
  v_6646 <- eval (extract v_6593 208 209)
  v_6647 <- eval (eq v_6646 (bv_nat 1 1))
  v_6648 <- eval (extract v_6596 80 88)
  v_6649 <- eval (extract v_6598 80 88)
  v_6650 <- eval (mux v_6647 v_6648 v_6649)
  v_6651 <- eval (extract v_6593 216 217)
  v_6652 <- eval (eq v_6651 (bv_nat 1 1))
  v_6653 <- eval (extract v_6596 88 96)
  v_6654 <- eval (extract v_6598 88 96)
  v_6655 <- eval (mux v_6652 v_6653 v_6654)
  v_6656 <- eval (extract v_6593 224 225)
  v_6657 <- eval (eq v_6656 (bv_nat 1 1))
  v_6658 <- eval (extract v_6596 96 104)
  v_6659 <- eval (extract v_6598 96 104)
  v_6660 <- eval (mux v_6657 v_6658 v_6659)
  v_6661 <- eval (extract v_6593 232 233)
  v_6662 <- eval (eq v_6661 (bv_nat 1 1))
  v_6663 <- eval (extract v_6596 104 112)
  v_6664 <- eval (extract v_6598 104 112)
  v_6665 <- eval (mux v_6662 v_6663 v_6664)
  v_6666 <- eval (extract v_6593 240 241)
  v_6667 <- eval (eq v_6666 (bv_nat 1 1))
  v_6668 <- eval (extract v_6596 112 120)
  v_6669 <- eval (extract v_6598 112 120)
  v_6670 <- eval (mux v_6667 v_6668 v_6669)
  v_6671 <- eval (extract v_6593 248 249)
  v_6672 <- eval (eq v_6671 (bv_nat 1 1))
  v_6673 <- eval (extract v_6596 120 128)
  v_6674 <- eval (extract v_6598 120 128)
  v_6675 <- eval (mux v_6672 v_6673 v_6674)
  v_6676 <- eval (concat v_6670 v_6675)
  v_6677 <- eval (concat v_6665 v_6676)
  v_6678 <- eval (concat v_6660 v_6677)
  v_6679 <- eval (concat v_6655 v_6678)
  v_6680 <- eval (concat v_6650 v_6679)
  v_6681 <- eval (concat v_6645 v_6680)
  v_6682 <- eval (concat v_6640 v_6681)
  v_6683 <- eval (concat v_6635 v_6682)
  v_6684 <- eval (concat v_6630 v_6683)
  v_6685 <- eval (concat v_6625 v_6684)
  v_6686 <- eval (concat v_6620 v_6685)
  v_6687 <- eval (concat v_6615 v_6686)
  v_6688 <- eval (concat v_6610 v_6687)
  v_6689 <- eval (concat v_6605 v_6688)
  v_6690 <- eval (concat v_6600 v_6689)
  setRegister (v_2693 : Xmm) v_6690
==========================================
pblendw_X86-SYNTAX (v_2701 : Imm) (v_2703 : Xmm) (v_2704 : Xmm)
  v_6697 <- eval (handleImmediateWithSignExtend (v_2701 : Imm) 8 8)
  v_6698 <- eval (extract v_6697 0 1)
  v_6699 <- eval (eq v_6698 (bv_nat 1 0))
  v_6700 <- getRegister (v_2704 : Xmm)
  v_6701 <- eval (extract v_6700 0 16)
  v_6702 <- getRegister (v_2703 : Xmm)
  v_6703 <- eval (extract v_6702 0 16)
  v_6704 <- eval (mux v_6699 v_6701 v_6703)
  v_6705 <- eval (extract v_6697 1 2)
  v_6706 <- eval (eq v_6705 (bv_nat 1 0))
  v_6707 <- eval (extract v_6700 16 32)
  v_6708 <- eval (extract v_6702 16 32)
  v_6709 <- eval (mux v_6706 v_6707 v_6708)
  v_6710 <- eval (extract v_6697 2 3)
  v_6711 <- eval (eq v_6710 (bv_nat 1 0))
  v_6712 <- eval (extract v_6700 32 48)
  v_6713 <- eval (extract v_6702 32 48)
  v_6714 <- eval (mux v_6711 v_6712 v_6713)
  v_6715 <- eval (extract v_6697 3 4)
  v_6716 <- eval (eq v_6715 (bv_nat 1 0))
  v_6717 <- eval (extract v_6700 48 64)
  v_6718 <- eval (extract v_6702 48 64)
  v_6719 <- eval (mux v_6716 v_6717 v_6718)
  v_6720 <- eval (extract v_6697 4 5)
  v_6721 <- eval (eq v_6720 (bv_nat 1 0))
  v_6722 <- eval (extract v_6700 64 80)
  v_6723 <- eval (extract v_6702 64 80)
  v_6724 <- eval (mux v_6721 v_6722 v_6723)
  v_6725 <- eval (extract v_6697 5 6)
  v_6726 <- eval (eq v_6725 (bv_nat 1 0))
  v_6727 <- eval (extract v_6700 80 96)
  v_6728 <- eval (extract v_6702 80 96)
  v_6729 <- eval (mux v_6726 v_6727 v_6728)
  v_6730 <- eval (extract v_6697 6 7)
  v_6731 <- eval (eq v_6730 (bv_nat 1 0))
  v_6732 <- eval (extract v_6700 96 112)
  v_6733 <- eval (extract v_6702 96 112)
  v_6734 <- eval (mux v_6731 v_6732 v_6733)
  v_6735 <- eval (extract v_6697 7 8)
  v_6736 <- eval (eq v_6735 (bv_nat 1 0))
  v_6737 <- eval (extract v_6700 112 128)
  v_6738 <- eval (extract v_6702 112 128)
  v_6739 <- eval (mux v_6736 v_6737 v_6738)
  v_6740 <- eval (concat v_6734 v_6739)
  v_6741 <- eval (concat v_6729 v_6740)
  v_6742 <- eval (concat v_6724 v_6741)
  v_6743 <- eval (concat v_6719 v_6742)
  v_6744 <- eval (concat v_6714 v_6743)
  v_6745 <- eval (concat v_6709 v_6744)
  v_6746 <- eval (concat v_6704 v_6745)
  setRegister (v_2704 : Xmm) v_6746
==========================================
pcmpeqb_X86-SYNTAX (v_2712 : Xmm) (v_2713 : Xmm)
  v_6752 <- getRegister (v_2713 : Xmm)
  v_6753 <- eval (extract v_6752 0 8)
  v_6754 <- getRegister (v_2712 : Xmm)
  v_6755 <- eval (extract v_6754 0 8)
  v_6756 <- eval (eq v_6753 v_6755)
  v_6757 <- eval (mux v_6756 (bv_nat 8 255) (bv_nat 8 0))
  v_6758 <- eval (extract v_6752 8 16)
  v_6759 <- eval (extract v_6754 8 16)
  v_6760 <- eval (eq v_6758 v_6759)
  v_6761 <- eval (mux v_6760 (bv_nat 8 255) (bv_nat 8 0))
  v_6762 <- eval (extract v_6752 16 24)
  v_6763 <- eval (extract v_6754 16 24)
  v_6764 <- eval (eq v_6762 v_6763)
  v_6765 <- eval (mux v_6764 (bv_nat 8 255) (bv_nat 8 0))
  v_6766 <- eval (extract v_6752 24 32)
  v_6767 <- eval (extract v_6754 24 32)
  v_6768 <- eval (eq v_6766 v_6767)
  v_6769 <- eval (mux v_6768 (bv_nat 8 255) (bv_nat 8 0))
  v_6770 <- eval (extract v_6752 32 40)
  v_6771 <- eval (extract v_6754 32 40)
  v_6772 <- eval (eq v_6770 v_6771)
  v_6773 <- eval (mux v_6772 (bv_nat 8 255) (bv_nat 8 0))
  v_6774 <- eval (extract v_6752 40 48)
  v_6775 <- eval (extract v_6754 40 48)
  v_6776 <- eval (eq v_6774 v_6775)
  v_6777 <- eval (mux v_6776 (bv_nat 8 255) (bv_nat 8 0))
  v_6778 <- eval (extract v_6752 48 56)
  v_6779 <- eval (extract v_6754 48 56)
  v_6780 <- eval (eq v_6778 v_6779)
  v_6781 <- eval (mux v_6780 (bv_nat 8 255) (bv_nat 8 0))
  v_6782 <- eval (extract v_6752 56 64)
  v_6783 <- eval (extract v_6754 56 64)
  v_6784 <- eval (eq v_6782 v_6783)
  v_6785 <- eval (mux v_6784 (bv_nat 8 255) (bv_nat 8 0))
  v_6786 <- eval (extract v_6752 64 72)
  v_6787 <- eval (extract v_6754 64 72)
  v_6788 <- eval (eq v_6786 v_6787)
  v_6789 <- eval (mux v_6788 (bv_nat 8 255) (bv_nat 8 0))
  v_6790 <- eval (extract v_6752 72 80)
  v_6791 <- eval (extract v_6754 72 80)
  v_6792 <- eval (eq v_6790 v_6791)
  v_6793 <- eval (mux v_6792 (bv_nat 8 255) (bv_nat 8 0))
  v_6794 <- eval (extract v_6752 80 88)
  v_6795 <- eval (extract v_6754 80 88)
  v_6796 <- eval (eq v_6794 v_6795)
  v_6797 <- eval (mux v_6796 (bv_nat 8 255) (bv_nat 8 0))
  v_6798 <- eval (extract v_6752 88 96)
  v_6799 <- eval (extract v_6754 88 96)
  v_6800 <- eval (eq v_6798 v_6799)
  v_6801 <- eval (mux v_6800 (bv_nat 8 255) (bv_nat 8 0))
  v_6802 <- eval (extract v_6752 96 104)
  v_6803 <- eval (extract v_6754 96 104)
  v_6804 <- eval (eq v_6802 v_6803)
  v_6805 <- eval (mux v_6804 (bv_nat 8 255) (bv_nat 8 0))
  v_6806 <- eval (extract v_6752 104 112)
  v_6807 <- eval (extract v_6754 104 112)
  v_6808 <- eval (eq v_6806 v_6807)
  v_6809 <- eval (mux v_6808 (bv_nat 8 255) (bv_nat 8 0))
  v_6810 <- eval (extract v_6752 112 120)
  v_6811 <- eval (extract v_6754 112 120)
  v_6812 <- eval (eq v_6810 v_6811)
  v_6813 <- eval (mux v_6812 (bv_nat 8 255) (bv_nat 8 0))
  v_6814 <- eval (extract v_6752 120 128)
  v_6815 <- eval (extract v_6754 120 128)
  v_6816 <- eval (eq v_6814 v_6815)
  v_6817 <- eval (mux v_6816 (bv_nat 8 255) (bv_nat 8 0))
  v_6818 <- eval (concat v_6813 v_6817)
  v_6819 <- eval (concat v_6809 v_6818)
  v_6820 <- eval (concat v_6805 v_6819)
  v_6821 <- eval (concat v_6801 v_6820)
  v_6822 <- eval (concat v_6797 v_6821)
  v_6823 <- eval (concat v_6793 v_6822)
  v_6824 <- eval (concat v_6789 v_6823)
  v_6825 <- eval (concat v_6785 v_6824)
  v_6826 <- eval (concat v_6781 v_6825)
  v_6827 <- eval (concat v_6777 v_6826)
  v_6828 <- eval (concat v_6773 v_6827)
  v_6829 <- eval (concat v_6769 v_6828)
  v_6830 <- eval (concat v_6765 v_6829)
  v_6831 <- eval (concat v_6761 v_6830)
  v_6832 <- eval (concat v_6757 v_6831)
  setRegister (v_2713 : Xmm) v_6832
==========================================
pcmpeqd_X86-SYNTAX (v_2721 : Xmm) (v_2722 : Xmm)
  v_6838 <- getRegister (v_2722 : Xmm)
  v_6839 <- eval (extract v_6838 0 32)
  v_6840 <- getRegister (v_2721 : Xmm)
  v_6841 <- eval (extract v_6840 0 32)
  v_6842 <- eval (eq v_6839 v_6841)
  v_6843 <- eval (mux v_6842 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_6844 <- eval (extract v_6838 32 64)
  v_6845 <- eval (extract v_6840 32 64)
  v_6846 <- eval (eq v_6844 v_6845)
  v_6847 <- eval (mux v_6846 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_6848 <- eval (extract v_6838 64 96)
  v_6849 <- eval (extract v_6840 64 96)
  v_6850 <- eval (eq v_6848 v_6849)
  v_6851 <- eval (mux v_6850 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_6852 <- eval (extract v_6838 96 128)
  v_6853 <- eval (extract v_6840 96 128)
  v_6854 <- eval (eq v_6852 v_6853)
  v_6855 <- eval (mux v_6854 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_6856 <- eval (concat v_6851 v_6855)
  v_6857 <- eval (concat v_6847 v_6856)
  v_6858 <- eval (concat v_6843 v_6857)
  setRegister (v_2722 : Xmm) v_6858
==========================================
pcmpeqq_X86-SYNTAX (v_2730 : Xmm) (v_2731 : Xmm)
  v_6864 <- getRegister (v_2731 : Xmm)
  v_6865 <- eval (extract v_6864 0 64)
  v_6866 <- getRegister (v_2730 : Xmm)
  v_6867 <- eval (extract v_6866 0 64)
  v_6868 <- eval (eq v_6865 v_6867)
  v_6869 <- eval (mux v_6868 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_6870 <- eval (extract v_6864 64 128)
  v_6871 <- eval (extract v_6866 64 128)
  v_6872 <- eval (eq v_6870 v_6871)
  v_6873 <- eval (mux v_6872 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_6874 <- eval (concat v_6869 v_6873)
  setRegister (v_2731 : Xmm) v_6874
==========================================
pcmpeqw_X86-SYNTAX (v_2739 : Xmm) (v_2740 : Xmm)
  v_6880 <- getRegister (v_2740 : Xmm)
  v_6881 <- eval (extract v_6880 0 16)
  v_6882 <- getRegister (v_2739 : Xmm)
  v_6883 <- eval (extract v_6882 0 16)
  v_6884 <- eval (eq v_6881 v_6883)
  v_6885 <- eval (mux v_6884 (bv_nat 16 65535) (bv_nat 16 0))
  v_6886 <- eval (extract v_6880 16 32)
  v_6887 <- eval (extract v_6882 16 32)
  v_6888 <- eval (eq v_6886 v_6887)
  v_6889 <- eval (mux v_6888 (bv_nat 16 65535) (bv_nat 16 0))
  v_6890 <- eval (extract v_6880 32 48)
  v_6891 <- eval (extract v_6882 32 48)
  v_6892 <- eval (eq v_6890 v_6891)
  v_6893 <- eval (mux v_6892 (bv_nat 16 65535) (bv_nat 16 0))
  v_6894 <- eval (extract v_6880 48 64)
  v_6895 <- eval (extract v_6882 48 64)
  v_6896 <- eval (eq v_6894 v_6895)
  v_6897 <- eval (mux v_6896 (bv_nat 16 65535) (bv_nat 16 0))
  v_6898 <- eval (extract v_6880 64 80)
  v_6899 <- eval (extract v_6882 64 80)
  v_6900 <- eval (eq v_6898 v_6899)
  v_6901 <- eval (mux v_6900 (bv_nat 16 65535) (bv_nat 16 0))
  v_6902 <- eval (extract v_6880 80 96)
  v_6903 <- eval (extract v_6882 80 96)
  v_6904 <- eval (eq v_6902 v_6903)
  v_6905 <- eval (mux v_6904 (bv_nat 16 65535) (bv_nat 16 0))
  v_6906 <- eval (extract v_6880 96 112)
  v_6907 <- eval (extract v_6882 96 112)
  v_6908 <- eval (eq v_6906 v_6907)
  v_6909 <- eval (mux v_6908 (bv_nat 16 65535) (bv_nat 16 0))
  v_6910 <- eval (extract v_6880 112 128)
  v_6911 <- eval (extract v_6882 112 128)
  v_6912 <- eval (eq v_6910 v_6911)
  v_6913 <- eval (mux v_6912 (bv_nat 16 65535) (bv_nat 16 0))
  v_6914 <- eval (concat v_6909 v_6913)
  v_6915 <- eval (concat v_6905 v_6914)
  v_6916 <- eval (concat v_6901 v_6915)
  v_6917 <- eval (concat v_6897 v_6916)
  v_6918 <- eval (concat v_6893 v_6917)
  v_6919 <- eval (concat v_6889 v_6918)
  v_6920 <- eval (concat v_6885 v_6919)
  setRegister (v_2740 : Xmm) v_6920
==========================================
pcmpgtb_X86-SYNTAX (v_2748 : Xmm) (v_2749 : Xmm)
  v_6926 <- getRegister (v_2749 : Xmm)
  v_6927 <- eval (extract v_6926 0 8)
  v_6928 <- getRegister (v_2748 : Xmm)
  v_6929 <- eval (extract v_6928 0 8)
  v_6930 <- eval (sgt v_6927 v_6929)
  v_6931 <- eval (mux v_6930 (bv_nat 8 255) (bv_nat 8 0))
  v_6932 <- eval (extract v_6926 8 16)
  v_6933 <- eval (extract v_6928 8 16)
  v_6934 <- eval (sgt v_6932 v_6933)
  v_6935 <- eval (mux v_6934 (bv_nat 8 255) (bv_nat 8 0))
  v_6936 <- eval (extract v_6926 16 24)
  v_6937 <- eval (extract v_6928 16 24)
  v_6938 <- eval (sgt v_6936 v_6937)
  v_6939 <- eval (mux v_6938 (bv_nat 8 255) (bv_nat 8 0))
  v_6940 <- eval (extract v_6926 24 32)
  v_6941 <- eval (extract v_6928 24 32)
  v_6942 <- eval (sgt v_6940 v_6941)
  v_6943 <- eval (mux v_6942 (bv_nat 8 255) (bv_nat 8 0))
  v_6944 <- eval (extract v_6926 32 40)
  v_6945 <- eval (extract v_6928 32 40)
  v_6946 <- eval (sgt v_6944 v_6945)
  v_6947 <- eval (mux v_6946 (bv_nat 8 255) (bv_nat 8 0))
  v_6948 <- eval (extract v_6926 40 48)
  v_6949 <- eval (extract v_6928 40 48)
  v_6950 <- eval (sgt v_6948 v_6949)
  v_6951 <- eval (mux v_6950 (bv_nat 8 255) (bv_nat 8 0))
  v_6952 <- eval (extract v_6926 48 56)
  v_6953 <- eval (extract v_6928 48 56)
  v_6954 <- eval (sgt v_6952 v_6953)
  v_6955 <- eval (mux v_6954 (bv_nat 8 255) (bv_nat 8 0))
  v_6956 <- eval (extract v_6926 56 64)
  v_6957 <- eval (extract v_6928 56 64)
  v_6958 <- eval (sgt v_6956 v_6957)
  v_6959 <- eval (mux v_6958 (bv_nat 8 255) (bv_nat 8 0))
  v_6960 <- eval (extract v_6926 64 72)
  v_6961 <- eval (extract v_6928 64 72)
  v_6962 <- eval (sgt v_6960 v_6961)
  v_6963 <- eval (mux v_6962 (bv_nat 8 255) (bv_nat 8 0))
  v_6964 <- eval (extract v_6926 72 80)
  v_6965 <- eval (extract v_6928 72 80)
  v_6966 <- eval (sgt v_6964 v_6965)
  v_6967 <- eval (mux v_6966 (bv_nat 8 255) (bv_nat 8 0))
  v_6968 <- eval (extract v_6926 80 88)
  v_6969 <- eval (extract v_6928 80 88)
  v_6970 <- eval (sgt v_6968 v_6969)
  v_6971 <- eval (mux v_6970 (bv_nat 8 255) (bv_nat 8 0))
  v_6972 <- eval (extract v_6926 88 96)
  v_6973 <- eval (extract v_6928 88 96)
  v_6974 <- eval (sgt v_6972 v_6973)
  v_6975 <- eval (mux v_6974 (bv_nat 8 255) (bv_nat 8 0))
  v_6976 <- eval (extract v_6926 96 104)
  v_6977 <- eval (extract v_6928 96 104)
  v_6978 <- eval (sgt v_6976 v_6977)
  v_6979 <- eval (mux v_6978 (bv_nat 8 255) (bv_nat 8 0))
  v_6980 <- eval (extract v_6926 104 112)
  v_6981 <- eval (extract v_6928 104 112)
  v_6982 <- eval (sgt v_6980 v_6981)
  v_6983 <- eval (mux v_6982 (bv_nat 8 255) (bv_nat 8 0))
  v_6984 <- eval (extract v_6926 112 120)
  v_6985 <- eval (extract v_6928 112 120)
  v_6986 <- eval (sgt v_6984 v_6985)
  v_6987 <- eval (mux v_6986 (bv_nat 8 255) (bv_nat 8 0))
  v_6988 <- eval (extract v_6926 120 128)
  v_6989 <- eval (extract v_6928 120 128)
  v_6990 <- eval (sgt v_6988 v_6989)
  v_6991 <- eval (mux v_6990 (bv_nat 8 255) (bv_nat 8 0))
  v_6992 <- eval (concat v_6987 v_6991)
  v_6993 <- eval (concat v_6983 v_6992)
  v_6994 <- eval (concat v_6979 v_6993)
  v_6995 <- eval (concat v_6975 v_6994)
  v_6996 <- eval (concat v_6971 v_6995)
  v_6997 <- eval (concat v_6967 v_6996)
  v_6998 <- eval (concat v_6963 v_6997)
  v_6999 <- eval (concat v_6959 v_6998)
  v_7000 <- eval (concat v_6955 v_6999)
  v_7001 <- eval (concat v_6951 v_7000)
  v_7002 <- eval (concat v_6947 v_7001)
  v_7003 <- eval (concat v_6943 v_7002)
  v_7004 <- eval (concat v_6939 v_7003)
  v_7005 <- eval (concat v_6935 v_7004)
  v_7006 <- eval (concat v_6931 v_7005)
  setRegister (v_2749 : Xmm) v_7006
==========================================
pcmpgtd_X86-SYNTAX (v_2757 : Xmm) (v_2758 : Xmm)
  v_7012 <- getRegister (v_2758 : Xmm)
  v_7013 <- eval (extract v_7012 0 32)
  v_7014 <- getRegister (v_2757 : Xmm)
  v_7015 <- eval (extract v_7014 0 32)
  v_7016 <- eval (sgt v_7013 v_7015)
  v_7017 <- eval (mux v_7016 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_7018 <- eval (extract v_7012 32 64)
  v_7019 <- eval (extract v_7014 32 64)
  v_7020 <- eval (sgt v_7018 v_7019)
  v_7021 <- eval (mux v_7020 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_7022 <- eval (extract v_7012 64 96)
  v_7023 <- eval (extract v_7014 64 96)
  v_7024 <- eval (sgt v_7022 v_7023)
  v_7025 <- eval (mux v_7024 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_7026 <- eval (extract v_7012 96 128)
  v_7027 <- eval (extract v_7014 96 128)
  v_7028 <- eval (sgt v_7026 v_7027)
  v_7029 <- eval (mux v_7028 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_7030 <- eval (concat v_7025 v_7029)
  v_7031 <- eval (concat v_7021 v_7030)
  v_7032 <- eval (concat v_7017 v_7031)
  setRegister (v_2758 : Xmm) v_7032
==========================================
pcmpgtq_X86-SYNTAX (v_2766 : Xmm) (v_2767 : Xmm)
  v_7038 <- getRegister (v_2767 : Xmm)
  v_7039 <- eval (extract v_7038 0 64)
  v_7040 <- getRegister (v_2766 : Xmm)
  v_7041 <- eval (extract v_7040 0 64)
  v_7042 <- eval (sgt v_7039 v_7041)
  v_7043 <- eval (mux v_7042 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_7044 <- eval (extract v_7038 64 128)
  v_7045 <- eval (extract v_7040 64 128)
  v_7046 <- eval (sgt v_7044 v_7045)
  v_7047 <- eval (mux v_7046 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_7048 <- eval (concat v_7043 v_7047)
  setRegister (v_2767 : Xmm) v_7048
==========================================
pcmpgtw_X86-SYNTAX (v_2775 : Xmm) (v_2776 : Xmm)
  v_7054 <- getRegister (v_2776 : Xmm)
  v_7055 <- eval (extract v_7054 0 16)
  v_7056 <- getRegister (v_2775 : Xmm)
  v_7057 <- eval (extract v_7056 0 16)
  v_7058 <- eval (sgt v_7055 v_7057)
  v_7059 <- eval (mux v_7058 (bv_nat 16 65535) (bv_nat 16 0))
  v_7060 <- eval (extract v_7054 16 32)
  v_7061 <- eval (extract v_7056 16 32)
  v_7062 <- eval (sgt v_7060 v_7061)
  v_7063 <- eval (mux v_7062 (bv_nat 16 65535) (bv_nat 16 0))
  v_7064 <- eval (extract v_7054 32 48)
  v_7065 <- eval (extract v_7056 32 48)
  v_7066 <- eval (sgt v_7064 v_7065)
  v_7067 <- eval (mux v_7066 (bv_nat 16 65535) (bv_nat 16 0))
  v_7068 <- eval (extract v_7054 48 64)
  v_7069 <- eval (extract v_7056 48 64)
  v_7070 <- eval (sgt v_7068 v_7069)
  v_7071 <- eval (mux v_7070 (bv_nat 16 65535) (bv_nat 16 0))
  v_7072 <- eval (extract v_7054 64 80)
  v_7073 <- eval (extract v_7056 64 80)
  v_7074 <- eval (sgt v_7072 v_7073)
  v_7075 <- eval (mux v_7074 (bv_nat 16 65535) (bv_nat 16 0))
  v_7076 <- eval (extract v_7054 80 96)
  v_7077 <- eval (extract v_7056 80 96)
  v_7078 <- eval (sgt v_7076 v_7077)
  v_7079 <- eval (mux v_7078 (bv_nat 16 65535) (bv_nat 16 0))
  v_7080 <- eval (extract v_7054 96 112)
  v_7081 <- eval (extract v_7056 96 112)
  v_7082 <- eval (sgt v_7080 v_7081)
  v_7083 <- eval (mux v_7082 (bv_nat 16 65535) (bv_nat 16 0))
  v_7084 <- eval (extract v_7054 112 128)
  v_7085 <- eval (extract v_7056 112 128)
  v_7086 <- eval (sgt v_7084 v_7085)
  v_7087 <- eval (mux v_7086 (bv_nat 16 65535) (bv_nat 16 0))
  v_7088 <- eval (concat v_7083 v_7087)
  v_7089 <- eval (concat v_7079 v_7088)
  v_7090 <- eval (concat v_7075 v_7089)
  v_7091 <- eval (concat v_7071 v_7090)
  v_7092 <- eval (concat v_7067 v_7091)
  v_7093 <- eval (concat v_7063 v_7092)
  v_7094 <- eval (concat v_7059 v_7093)
  setRegister (v_2776 : Xmm) v_7094
==========================================
phaddd_X86-SYNTAX (v_2784 : Xmm) (v_2785 : Xmm)
  v_7100 <- getRegister (v_2784 : Xmm)
  v_7101 <- eval (extract v_7100 0 32)
  v_7102 <- eval (extract v_7100 32 64)
  v_7103 <- eval (add v_7101 v_7102)
  v_7104 <- eval (extract v_7100 64 96)
  v_7105 <- eval (extract v_7100 96 128)
  v_7106 <- eval (add v_7104 v_7105)
  v_7107 <- eval (concat v_7103 v_7106)
  v_7108 <- getRegister (v_2785 : Xmm)
  v_7109 <- eval (extract v_7108 0 32)
  v_7110 <- eval (extract v_7108 32 64)
  v_7111 <- eval (add v_7109 v_7110)
  v_7112 <- eval (concat v_7107 v_7111)
  v_7113 <- eval (extract v_7108 64 96)
  v_7114 <- eval (extract v_7108 96 128)
  v_7115 <- eval (add v_7113 v_7114)
  v_7116 <- eval (concat v_7112 v_7115)
  setRegister (v_2785 : Xmm) v_7116
==========================================
phaddsw_X86-SYNTAX (v_2793 : Xmm) (v_2794 : Xmm)
  v_7122 <- getRegister (v_2793 : Xmm)
  v_7123 <- eval (extract v_7122 0 16)
  v_7124 <- eval (svalueMInt v_7123)
  v_7125 <- eval (mi 32 v_7124)
  v_7126 <- eval (extract v_7122 16 32)
  v_7127 <- eval (svalueMInt v_7126)
  v_7128 <- eval (mi 32 v_7127)
  v_7129 <- eval (add v_7125 v_7128)
  v_7130 <- eval (sgt v_7129 (bv_nat 32 32767))
  v_7131 <- eval (slt v_7129 (bv_nat 32 4294934528))
  v_7132 <- eval (extract v_7129 16 32)
  v_7133 <- eval (mux v_7131 (bv_nat 16 32768) v_7132)
  v_7134 <- eval (mux v_7130 (bv_nat 16 32767) v_7133)
  v_7135 <- eval (extract v_7122 32 48)
  v_7136 <- eval (svalueMInt v_7135)
  v_7137 <- eval (mi 32 v_7136)
  v_7138 <- eval (extract v_7122 48 64)
  v_7139 <- eval (svalueMInt v_7138)
  v_7140 <- eval (mi 32 v_7139)
  v_7141 <- eval (add v_7137 v_7140)
  v_7142 <- eval (sgt v_7141 (bv_nat 32 32767))
  v_7143 <- eval (slt v_7141 (bv_nat 32 4294934528))
  v_7144 <- eval (extract v_7141 16 32)
  v_7145 <- eval (mux v_7143 (bv_nat 16 32768) v_7144)
  v_7146 <- eval (mux v_7142 (bv_nat 16 32767) v_7145)
  v_7147 <- eval (extract v_7122 64 80)
  v_7148 <- eval (svalueMInt v_7147)
  v_7149 <- eval (mi 32 v_7148)
  v_7150 <- eval (extract v_7122 80 96)
  v_7151 <- eval (svalueMInt v_7150)
  v_7152 <- eval (mi 32 v_7151)
  v_7153 <- eval (add v_7149 v_7152)
  v_7154 <- eval (sgt v_7153 (bv_nat 32 32767))
  v_7155 <- eval (slt v_7153 (bv_nat 32 4294934528))
  v_7156 <- eval (extract v_7153 16 32)
  v_7157 <- eval (mux v_7155 (bv_nat 16 32768) v_7156)
  v_7158 <- eval (mux v_7154 (bv_nat 16 32767) v_7157)
  v_7159 <- eval (extract v_7122 96 112)
  v_7160 <- eval (svalueMInt v_7159)
  v_7161 <- eval (mi 32 v_7160)
  v_7162 <- eval (extract v_7122 112 128)
  v_7163 <- eval (svalueMInt v_7162)
  v_7164 <- eval (mi 32 v_7163)
  v_7165 <- eval (add v_7161 v_7164)
  v_7166 <- eval (sgt v_7165 (bv_nat 32 32767))
  v_7167 <- eval (slt v_7165 (bv_nat 32 4294934528))
  v_7168 <- eval (extract v_7165 16 32)
  v_7169 <- eval (mux v_7167 (bv_nat 16 32768) v_7168)
  v_7170 <- eval (mux v_7166 (bv_nat 16 32767) v_7169)
  v_7171 <- getRegister (v_2794 : Xmm)
  v_7172 <- eval (extract v_7171 0 16)
  v_7173 <- eval (svalueMInt v_7172)
  v_7174 <- eval (mi 32 v_7173)
  v_7175 <- eval (extract v_7171 16 32)
  v_7176 <- eval (svalueMInt v_7175)
  v_7177 <- eval (mi 32 v_7176)
  v_7178 <- eval (add v_7174 v_7177)
  v_7179 <- eval (sgt v_7178 (bv_nat 32 32767))
  v_7180 <- eval (slt v_7178 (bv_nat 32 4294934528))
  v_7181 <- eval (extract v_7178 16 32)
  v_7182 <- eval (mux v_7180 (bv_nat 16 32768) v_7181)
  v_7183 <- eval (mux v_7179 (bv_nat 16 32767) v_7182)
  v_7184 <- eval (extract v_7171 32 48)
  v_7185 <- eval (svalueMInt v_7184)
  v_7186 <- eval (mi 32 v_7185)
  v_7187 <- eval (extract v_7171 48 64)
  v_7188 <- eval (svalueMInt v_7187)
  v_7189 <- eval (mi 32 v_7188)
  v_7190 <- eval (add v_7186 v_7189)
  v_7191 <- eval (sgt v_7190 (bv_nat 32 32767))
  v_7192 <- eval (slt v_7190 (bv_nat 32 4294934528))
  v_7193 <- eval (extract v_7190 16 32)
  v_7194 <- eval (mux v_7192 (bv_nat 16 32768) v_7193)
  v_7195 <- eval (mux v_7191 (bv_nat 16 32767) v_7194)
  v_7196 <- eval (extract v_7171 64 80)
  v_7197 <- eval (svalueMInt v_7196)
  v_7198 <- eval (mi 32 v_7197)
  v_7199 <- eval (extract v_7171 80 96)
  v_7200 <- eval (svalueMInt v_7199)
  v_7201 <- eval (mi 32 v_7200)
  v_7202 <- eval (add v_7198 v_7201)
  v_7203 <- eval (sgt v_7202 (bv_nat 32 32767))
  v_7204 <- eval (slt v_7202 (bv_nat 32 4294934528))
  v_7205 <- eval (extract v_7202 16 32)
  v_7206 <- eval (mux v_7204 (bv_nat 16 32768) v_7205)
  v_7207 <- eval (mux v_7203 (bv_nat 16 32767) v_7206)
  v_7208 <- eval (extract v_7171 112 128)
  v_7209 <- eval (svalueMInt v_7208)
  v_7210 <- eval (mi 32 v_7209)
  v_7211 <- eval (extract v_7171 96 112)
  v_7212 <- eval (svalueMInt v_7211)
  v_7213 <- eval (mi 32 v_7212)
  v_7214 <- eval (add v_7210 v_7213)
  v_7215 <- eval (sgt v_7214 (bv_nat 32 32767))
  v_7216 <- eval (slt v_7214 (bv_nat 32 4294934528))
  v_7217 <- eval (extract v_7214 16 32)
  v_7218 <- eval (mux v_7216 (bv_nat 16 32768) v_7217)
  v_7219 <- eval (mux v_7215 (bv_nat 16 32767) v_7218)
  v_7220 <- eval (concat v_7207 v_7219)
  v_7221 <- eval (concat v_7195 v_7220)
  v_7222 <- eval (concat v_7183 v_7221)
  v_7223 <- eval (concat v_7170 v_7222)
  v_7224 <- eval (concat v_7158 v_7223)
  v_7225 <- eval (concat v_7146 v_7224)
  v_7226 <- eval (concat v_7134 v_7225)
  setRegister (v_2794 : Xmm) v_7226
==========================================
phaddw_X86-SYNTAX (v_2802 : Xmm) (v_2803 : Xmm)
  v_7232 <- getRegister (v_2802 : Xmm)
  v_7233 <- eval (extract v_7232 0 16)
  v_7234 <- eval (extract v_7232 16 32)
  v_7235 <- eval (add v_7233 v_7234)
  v_7236 <- eval (extract v_7232 32 48)
  v_7237 <- eval (extract v_7232 48 64)
  v_7238 <- eval (add v_7236 v_7237)
  v_7239 <- eval (concat v_7235 v_7238)
  v_7240 <- eval (extract v_7232 64 80)
  v_7241 <- eval (extract v_7232 80 96)
  v_7242 <- eval (add v_7240 v_7241)
  v_7243 <- eval (concat v_7239 v_7242)
  v_7244 <- eval (extract v_7232 96 112)
  v_7245 <- eval (extract v_7232 112 128)
  v_7246 <- eval (add v_7244 v_7245)
  v_7247 <- eval (concat v_7243 v_7246)
  v_7248 <- getRegister (v_2803 : Xmm)
  v_7249 <- eval (extract v_7248 0 16)
  v_7250 <- eval (extract v_7248 16 32)
  v_7251 <- eval (add v_7249 v_7250)
  v_7252 <- eval (concat v_7247 v_7251)
  v_7253 <- eval (extract v_7248 32 48)
  v_7254 <- eval (extract v_7248 48 64)
  v_7255 <- eval (add v_7253 v_7254)
  v_7256 <- eval (concat v_7252 v_7255)
  v_7257 <- eval (extract v_7248 64 80)
  v_7258 <- eval (extract v_7248 80 96)
  v_7259 <- eval (add v_7257 v_7258)
  v_7260 <- eval (concat v_7256 v_7259)
  v_7261 <- eval (extract v_7248 96 112)
  v_7262 <- eval (extract v_7248 112 128)
  v_7263 <- eval (add v_7261 v_7262)
  v_7264 <- eval (concat v_7260 v_7263)
  setRegister (v_2803 : Xmm) v_7264
==========================================
phminposuw_X86-SYNTAX (v_2811 : Xmm) (v_2812 : Xmm)
  v_7270 <- getRegister (v_2811 : Xmm)
  v_7271 <- eval (extract v_7270 0 16)
  v_7272 <- eval (extract v_7270 16 32)
  v_7273 <- eval (extract v_7270 32 48)
  v_7274 <- eval (extract v_7270 48 64)
  v_7275 <- eval (extract v_7270 64 80)
  v_7276 <- eval (extract v_7270 80 96)
  v_7277 <- eval (extract v_7270 96 112)
  v_7278 <- eval (extract v_7270 112 128)
  v_7279 <- eval (ult v_7277 v_7278)
  v_7280 <- eval (mux v_7279 v_7277 v_7278)
  v_7281 <- eval (ult v_7276 v_7280)
  v_7282 <- eval (mux v_7281 v_7276 v_7280)
  v_7283 <- eval (ult v_7275 v_7282)
  v_7284 <- eval (mux v_7283 v_7275 v_7282)
  v_7285 <- eval (ult v_7274 v_7284)
  v_7286 <- eval (mux v_7285 v_7274 v_7284)
  v_7287 <- eval (ult v_7273 v_7286)
  v_7288 <- eval (mux v_7287 v_7273 v_7286)
  v_7289 <- eval (ult v_7272 v_7288)
  v_7290 <- eval (mux v_7289 v_7272 v_7288)
  v_7291 <- eval (ult v_7271 v_7290)
  v_7292 <- eval (mux v_7279 (bv_nat 112 1) (bv_nat 112 0))
  v_7293 <- eval (mux v_7281 (bv_nat 112 2) v_7292)
  v_7294 <- eval (mux v_7283 (bv_nat 112 3) v_7293)
  v_7295 <- eval (mux v_7285 (bv_nat 112 4) v_7294)
  v_7296 <- eval (mux v_7287 (bv_nat 112 5) v_7295)
  v_7297 <- eval (mux v_7289 (bv_nat 112 6) v_7296)
  v_7298 <- eval (mux v_7291 (bv_nat 112 7) v_7297)
  v_7299 <- eval (mux v_7291 v_7271 v_7290)
  v_7300 <- eval (concat v_7298 v_7299)
  setRegister (v_2812 : Xmm) v_7300
==========================================
phsubd_X86-SYNTAX (v_2820 : Xmm) (v_2821 : Xmm)
  v_7306 <- getRegister (v_2820 : Xmm)
  v_7307 <- eval (extract v_7306 32 64)
  v_7308 <- eval (extract v_7306 0 32)
  v_7309 <- eval (sub v_7307 v_7308)
  v_7310 <- eval (extract v_7306 96 128)
  v_7311 <- eval (extract v_7306 64 96)
  v_7312 <- eval (sub v_7310 v_7311)
  v_7313 <- eval (concat v_7309 v_7312)
  v_7314 <- getRegister (v_2821 : Xmm)
  v_7315 <- eval (extract v_7314 32 64)
  v_7316 <- eval (extract v_7314 0 32)
  v_7317 <- eval (sub v_7315 v_7316)
  v_7318 <- eval (concat v_7313 v_7317)
  v_7319 <- eval (extract v_7314 96 128)
  v_7320 <- eval (extract v_7314 64 96)
  v_7321 <- eval (sub v_7319 v_7320)
  v_7322 <- eval (concat v_7318 v_7321)
  setRegister (v_2821 : Xmm) v_7322
==========================================
phsubsw_X86-SYNTAX (v_2829 : Xmm) (v_2830 : Xmm)
  v_7328 <- getRegister (v_2829 : Xmm)
  v_7329 <- eval (extract v_7328 16 32)
  v_7330 <- eval (svalueMInt v_7329)
  v_7331 <- eval (mi 32 v_7330)
  v_7332 <- eval (extract v_7328 0 16)
  v_7333 <- eval (svalueMInt v_7332)
  v_7334 <- eval (mi 32 v_7333)
  v_7335 <- eval (sub v_7331 v_7334)
  v_7336 <- eval (sgt v_7335 (bv_nat 32 32767))
  v_7337 <- eval (slt v_7335 (bv_nat 32 4294934528))
  v_7338 <- eval (extract v_7335 16 32)
  v_7339 <- eval (mux v_7337 (bv_nat 16 32768) v_7338)
  v_7340 <- eval (mux v_7336 (bv_nat 16 32767) v_7339)
  v_7341 <- eval (extract v_7328 48 64)
  v_7342 <- eval (svalueMInt v_7341)
  v_7343 <- eval (mi 32 v_7342)
  v_7344 <- eval (extract v_7328 32 48)
  v_7345 <- eval (svalueMInt v_7344)
  v_7346 <- eval (mi 32 v_7345)
  v_7347 <- eval (sub v_7343 v_7346)
  v_7348 <- eval (sgt v_7347 (bv_nat 32 32767))
  v_7349 <- eval (slt v_7347 (bv_nat 32 4294934528))
  v_7350 <- eval (extract v_7347 16 32)
  v_7351 <- eval (mux v_7349 (bv_nat 16 32768) v_7350)
  v_7352 <- eval (mux v_7348 (bv_nat 16 32767) v_7351)
  v_7353 <- eval (extract v_7328 80 96)
  v_7354 <- eval (svalueMInt v_7353)
  v_7355 <- eval (mi 32 v_7354)
  v_7356 <- eval (extract v_7328 64 80)
  v_7357 <- eval (svalueMInt v_7356)
  v_7358 <- eval (mi 32 v_7357)
  v_7359 <- eval (sub v_7355 v_7358)
  v_7360 <- eval (sgt v_7359 (bv_nat 32 32767))
  v_7361 <- eval (slt v_7359 (bv_nat 32 4294934528))
  v_7362 <- eval (extract v_7359 16 32)
  v_7363 <- eval (mux v_7361 (bv_nat 16 32768) v_7362)
  v_7364 <- eval (mux v_7360 (bv_nat 16 32767) v_7363)
  v_7365 <- eval (extract v_7328 112 128)
  v_7366 <- eval (svalueMInt v_7365)
  v_7367 <- eval (mi 32 v_7366)
  v_7368 <- eval (extract v_7328 96 112)
  v_7369 <- eval (svalueMInt v_7368)
  v_7370 <- eval (mi 32 v_7369)
  v_7371 <- eval (sub v_7367 v_7370)
  v_7372 <- eval (sgt v_7371 (bv_nat 32 32767))
  v_7373 <- eval (slt v_7371 (bv_nat 32 4294934528))
  v_7374 <- eval (extract v_7371 16 32)
  v_7375 <- eval (mux v_7373 (bv_nat 16 32768) v_7374)
  v_7376 <- eval (mux v_7372 (bv_nat 16 32767) v_7375)
  v_7377 <- getRegister (v_2830 : Xmm)
  v_7378 <- eval (extract v_7377 16 32)
  v_7379 <- eval (svalueMInt v_7378)
  v_7380 <- eval (mi 32 v_7379)
  v_7381 <- eval (extract v_7377 0 16)
  v_7382 <- eval (svalueMInt v_7381)
  v_7383 <- eval (mi 32 v_7382)
  v_7384 <- eval (sub v_7380 v_7383)
  v_7385 <- eval (sgt v_7384 (bv_nat 32 32767))
  v_7386 <- eval (slt v_7384 (bv_nat 32 4294934528))
  v_7387 <- eval (extract v_7384 16 32)
  v_7388 <- eval (mux v_7386 (bv_nat 16 32768) v_7387)
  v_7389 <- eval (mux v_7385 (bv_nat 16 32767) v_7388)
  v_7390 <- eval (extract v_7377 48 64)
  v_7391 <- eval (svalueMInt v_7390)
  v_7392 <- eval (mi 32 v_7391)
  v_7393 <- eval (extract v_7377 32 48)
  v_7394 <- eval (svalueMInt v_7393)
  v_7395 <- eval (mi 32 v_7394)
  v_7396 <- eval (sub v_7392 v_7395)
  v_7397 <- eval (sgt v_7396 (bv_nat 32 32767))
  v_7398 <- eval (slt v_7396 (bv_nat 32 4294934528))
  v_7399 <- eval (extract v_7396 16 32)
  v_7400 <- eval (mux v_7398 (bv_nat 16 32768) v_7399)
  v_7401 <- eval (mux v_7397 (bv_nat 16 32767) v_7400)
  v_7402 <- eval (extract v_7377 80 96)
  v_7403 <- eval (svalueMInt v_7402)
  v_7404 <- eval (mi 32 v_7403)
  v_7405 <- eval (extract v_7377 64 80)
  v_7406 <- eval (svalueMInt v_7405)
  v_7407 <- eval (mi 32 v_7406)
  v_7408 <- eval (sub v_7404 v_7407)
  v_7409 <- eval (sgt v_7408 (bv_nat 32 32767))
  v_7410 <- eval (slt v_7408 (bv_nat 32 4294934528))
  v_7411 <- eval (extract v_7408 16 32)
  v_7412 <- eval (mux v_7410 (bv_nat 16 32768) v_7411)
  v_7413 <- eval (mux v_7409 (bv_nat 16 32767) v_7412)
  v_7414 <- eval (extract v_7377 112 128)
  v_7415 <- eval (svalueMInt v_7414)
  v_7416 <- eval (mi 32 v_7415)
  v_7417 <- eval (extract v_7377 96 112)
  v_7418 <- eval (svalueMInt v_7417)
  v_7419 <- eval (mi 32 v_7418)
  v_7420 <- eval (sub v_7416 v_7419)
  v_7421 <- eval (sgt v_7420 (bv_nat 32 32767))
  v_7422 <- eval (slt v_7420 (bv_nat 32 4294934528))
  v_7423 <- eval (extract v_7420 16 32)
  v_7424 <- eval (mux v_7422 (bv_nat 16 32768) v_7423)
  v_7425 <- eval (mux v_7421 (bv_nat 16 32767) v_7424)
  v_7426 <- eval (concat v_7413 v_7425)
  v_7427 <- eval (concat v_7401 v_7426)
  v_7428 <- eval (concat v_7389 v_7427)
  v_7429 <- eval (concat v_7376 v_7428)
  v_7430 <- eval (concat v_7364 v_7429)
  v_7431 <- eval (concat v_7352 v_7430)
  v_7432 <- eval (concat v_7340 v_7431)
  setRegister (v_2830 : Xmm) v_7432
==========================================
phsubw_X86-SYNTAX (v_2838 : Xmm) (v_2839 : Xmm)
  v_7438 <- getRegister (v_2838 : Xmm)
  v_7439 <- eval (extract v_7438 16 32)
  v_7440 <- eval (extract v_7438 0 16)
  v_7441 <- eval (sub v_7439 v_7440)
  v_7442 <- eval (extract v_7438 48 64)
  v_7443 <- eval (extract v_7438 32 48)
  v_7444 <- eval (sub v_7442 v_7443)
  v_7445 <- eval (concat v_7441 v_7444)
  v_7446 <- eval (extract v_7438 80 96)
  v_7447 <- eval (extract v_7438 64 80)
  v_7448 <- eval (sub v_7446 v_7447)
  v_7449 <- eval (concat v_7445 v_7448)
  v_7450 <- eval (extract v_7438 112 128)
  v_7451 <- eval (extract v_7438 96 112)
  v_7452 <- eval (sub v_7450 v_7451)
  v_7453 <- eval (concat v_7449 v_7452)
  v_7454 <- getRegister (v_2839 : Xmm)
  v_7455 <- eval (extract v_7454 16 32)
  v_7456 <- eval (extract v_7454 0 16)
  v_7457 <- eval (sub v_7455 v_7456)
  v_7458 <- eval (concat v_7453 v_7457)
  v_7459 <- eval (extract v_7454 48 64)
  v_7460 <- eval (extract v_7454 32 48)
  v_7461 <- eval (sub v_7459 v_7460)
  v_7462 <- eval (concat v_7458 v_7461)
  v_7463 <- eval (extract v_7454 80 96)
  v_7464 <- eval (extract v_7454 64 80)
  v_7465 <- eval (sub v_7463 v_7464)
  v_7466 <- eval (concat v_7462 v_7465)
  v_7467 <- eval (extract v_7454 112 128)
  v_7468 <- eval (extract v_7454 96 112)
  v_7469 <- eval (sub v_7467 v_7468)
  v_7470 <- eval (concat v_7466 v_7469)
  setRegister (v_2839 : Xmm) v_7470
==========================================
pinsrb_X86-SYNTAX (v_2847 : Imm) (v_2851 : R32) (v_2849 : Xmm)
  v_7477 <- getRegister (v_2849 : Xmm)
  v_7478 <- eval (handleImmediateWithSignExtend (v_2847 : Imm) 8 8)
  v_7479 <- eval (extract v_7478 4 8)
  v_7480 <- eval (concat (bv_nat 124 0) v_7479)
  v_7481 <- eval (shl v_7480 3)
  v_7482 <- eval (bitwidthMInt v_7480)
  v_7483 <- eval (extract v_7481 0 v_7482)
  v_7484 <- eval (uvalueMInt v_7483)
  v_7485 <- eval (shl (bv_nat 128 255) v_7484)
  v_7486 <- eval (extract v_7485 0 128)
  v_7487 <- eval (bitwidthMInt v_7486)
  v_7488 <- eval (mi v_7487 -1)
  v_7489 <- eval (bv_xor v_7486 v_7488)
  v_7490 <- eval (bv_and v_7477 v_7489)
  v_7491 <- getRegister (v_2851 : R32)
  v_7492 <- eval (concat (bv_nat 96 0) v_7491)
  v_7493 <- eval (shl v_7492 v_7484)
  v_7494 <- eval (bitwidthMInt v_7492)
  v_7495 <- eval (extract v_7493 0 v_7494)
  v_7496 <- eval (bv_and v_7495 v_7486)
  v_7497 <- eval (bv_or v_7490 v_7496)
  setRegister (v_2849 : Xmm) v_7497
==========================================
pinsrd_X86-SYNTAX (v_2858 : Imm) (v_2862 : R32) (v_2860 : Xmm)
  v_7504 <- getRegister (v_2860 : Xmm)
  v_7505 <- eval (handleImmediateWithSignExtend (v_2858 : Imm) 8 8)
  v_7506 <- eval (extract v_7505 6 8)
  v_7507 <- eval (concat (bv_nat 126 0) v_7506)
  v_7508 <- eval (shl v_7507 5)
  v_7509 <- eval (bitwidthMInt v_7507)
  v_7510 <- eval (extract v_7508 0 v_7509)
  v_7511 <- eval (uvalueMInt v_7510)
  v_7512 <- eval (shl (bv_nat 128 4294967295) v_7511)
  v_7513 <- eval (extract v_7512 0 128)
  v_7514 <- eval (bitwidthMInt v_7513)
  v_7515 <- eval (mi v_7514 -1)
  v_7516 <- eval (bv_xor v_7513 v_7515)
  v_7517 <- eval (bv_and v_7504 v_7516)
  v_7518 <- getRegister (v_2862 : R32)
  v_7519 <- eval (concat (bv_nat 96 0) v_7518)
  v_7520 <- eval (shl v_7519 v_7511)
  v_7521 <- eval (bitwidthMInt v_7519)
  v_7522 <- eval (extract v_7520 0 v_7521)
  v_7523 <- eval (bv_and v_7522 v_7513)
  v_7524 <- eval (bv_or v_7517 v_7523)
  setRegister (v_2860 : Xmm) v_7524
==========================================
pinsrq_X86-SYNTAX (v_2864 : Imm) (v_2868 : R64) (v_2866 : Xmm)
  v_7526 <- getRegister (v_2866 : Xmm)
  v_7527 <- eval (handleImmediateWithSignExtend (v_2864 : Imm) 8 8)
  v_7528 <- eval (extract v_7527 7 8)
  v_7529 <- eval (concat (bv_nat 127 0) v_7528)
  v_7530 <- eval (shl v_7529 6)
  v_7531 <- eval (bitwidthMInt v_7529)
  v_7532 <- eval (extract v_7530 0 v_7531)
  v_7533 <- eval (uvalueMInt v_7532)
  v_7534 <- eval (shl (bv_nat 128 18446744073709551615) v_7533)
  v_7535 <- eval (extract v_7534 0 128)
  v_7536 <- eval (bitwidthMInt v_7535)
  v_7537 <- eval (mi v_7536 -1)
  v_7538 <- eval (bv_xor v_7535 v_7537)
  v_7539 <- eval (bv_and v_7526 v_7538)
  v_7540 <- getRegister (v_2868 : R64)
  v_7541 <- eval (concat (bv_nat 64 0) v_7540)
  v_7542 <- eval (shl v_7541 v_7533)
  v_7543 <- eval (bitwidthMInt v_7541)
  v_7544 <- eval (extract v_7542 0 v_7543)
  v_7545 <- eval (bv_and v_7544 v_7535)
  v_7546 <- eval (bv_or v_7539 v_7545)
  setRegister (v_2866 : Xmm) v_7546
==========================================
pinsrw_X86-SYNTAX (v_2875 : Imm) (v_2879 : R32) (v_2877 : Xmm)
  v_7553 <- getRegister (v_2877 : Xmm)
  v_7554 <- eval (handleImmediateWithSignExtend (v_2875 : Imm) 8 8)
  v_7555 <- eval (extract v_7554 5 8)
  v_7556 <- eval (concat (bv_nat 125 0) v_7555)
  v_7557 <- eval (shl v_7556 4)
  v_7558 <- eval (bitwidthMInt v_7556)
  v_7559 <- eval (extract v_7557 0 v_7558)
  v_7560 <- eval (uvalueMInt v_7559)
  v_7561 <- eval (shl (bv_nat 128 65535) v_7560)
  v_7562 <- eval (extract v_7561 0 128)
  v_7563 <- eval (bitwidthMInt v_7562)
  v_7564 <- eval (mi v_7563 -1)
  v_7565 <- eval (bv_xor v_7562 v_7564)
  v_7566 <- eval (bv_and v_7553 v_7565)
  v_7567 <- getRegister (v_2879 : R32)
  v_7568 <- eval (concat (bv_nat 96 0) v_7567)
  v_7569 <- eval (shl v_7568 v_7560)
  v_7570 <- eval (bitwidthMInt v_7568)
  v_7571 <- eval (extract v_7569 0 v_7570)
  v_7572 <- eval (bv_and v_7571 v_7562)
  v_7573 <- eval (bv_or v_7566 v_7572)
  setRegister (v_2877 : Xmm) v_7573
==========================================
pmaddubsw_X86-SYNTAX (v_2886 : Xmm) (v_2887 : Xmm)
  v_7579 <- getRegister (v_2886 : Xmm)
  v_7580 <- eval (extract v_7579 8 16)
  v_7581 <- eval (svalueMInt v_7580)
  v_7582 <- eval (mi 16 v_7581)
  v_7583 <- getRegister (v_2887 : Xmm)
  v_7584 <- eval (extract v_7583 8 16)
  v_7585 <- eval (concat (bv_nat 8 0) v_7584)
  v_7586 <- eval (mul v_7582 v_7585)
  v_7587 <- eval (svalueMInt v_7586)
  v_7588 <- eval (mi 32 v_7587)
  v_7589 <- eval (extract v_7579 0 8)
  v_7590 <- eval (svalueMInt v_7589)
  v_7591 <- eval (mi 16 v_7590)
  v_7592 <- eval (extract v_7583 0 8)
  v_7593 <- eval (concat (bv_nat 8 0) v_7592)
  v_7594 <- eval (mul v_7591 v_7593)
  v_7595 <- eval (svalueMInt v_7594)
  v_7596 <- eval (mi 32 v_7595)
  v_7597 <- eval (add v_7588 v_7596)
  v_7598 <- eval (sgt v_7597 (bv_nat 32 32767))
  v_7599 <- eval (slt v_7597 (bv_nat 32 4294934528))
  v_7600 <- eval (extract v_7597 16 32)
  v_7601 <- eval (mux v_7599 (bv_nat 16 32768) v_7600)
  v_7602 <- eval (mux v_7598 (bv_nat 16 32767) v_7601)
  v_7603 <- eval (extract v_7579 24 32)
  v_7604 <- eval (svalueMInt v_7603)
  v_7605 <- eval (mi 16 v_7604)
  v_7606 <- eval (extract v_7583 24 32)
  v_7607 <- eval (concat (bv_nat 8 0) v_7606)
  v_7608 <- eval (mul v_7605 v_7607)
  v_7609 <- eval (svalueMInt v_7608)
  v_7610 <- eval (mi 32 v_7609)
  v_7611 <- eval (extract v_7579 16 24)
  v_7612 <- eval (svalueMInt v_7611)
  v_7613 <- eval (mi 16 v_7612)
  v_7614 <- eval (extract v_7583 16 24)
  v_7615 <- eval (concat (bv_nat 8 0) v_7614)
  v_7616 <- eval (mul v_7613 v_7615)
  v_7617 <- eval (svalueMInt v_7616)
  v_7618 <- eval (mi 32 v_7617)
  v_7619 <- eval (add v_7610 v_7618)
  v_7620 <- eval (sgt v_7619 (bv_nat 32 32767))
  v_7621 <- eval (slt v_7619 (bv_nat 32 4294934528))
  v_7622 <- eval (extract v_7619 16 32)
  v_7623 <- eval (mux v_7621 (bv_nat 16 32768) v_7622)
  v_7624 <- eval (mux v_7620 (bv_nat 16 32767) v_7623)
  v_7625 <- eval (extract v_7579 40 48)
  v_7626 <- eval (svalueMInt v_7625)
  v_7627 <- eval (mi 16 v_7626)
  v_7628 <- eval (extract v_7583 40 48)
  v_7629 <- eval (concat (bv_nat 8 0) v_7628)
  v_7630 <- eval (mul v_7627 v_7629)
  v_7631 <- eval (svalueMInt v_7630)
  v_7632 <- eval (mi 32 v_7631)
  v_7633 <- eval (extract v_7579 32 40)
  v_7634 <- eval (svalueMInt v_7633)
  v_7635 <- eval (mi 16 v_7634)
  v_7636 <- eval (extract v_7583 32 40)
  v_7637 <- eval (concat (bv_nat 8 0) v_7636)
  v_7638 <- eval (mul v_7635 v_7637)
  v_7639 <- eval (svalueMInt v_7638)
  v_7640 <- eval (mi 32 v_7639)
  v_7641 <- eval (add v_7632 v_7640)
  v_7642 <- eval (sgt v_7641 (bv_nat 32 32767))
  v_7643 <- eval (slt v_7641 (bv_nat 32 4294934528))
  v_7644 <- eval (extract v_7641 16 32)
  v_7645 <- eval (mux v_7643 (bv_nat 16 32768) v_7644)
  v_7646 <- eval (mux v_7642 (bv_nat 16 32767) v_7645)
  v_7647 <- eval (extract v_7579 56 64)
  v_7648 <- eval (svalueMInt v_7647)
  v_7649 <- eval (mi 16 v_7648)
  v_7650 <- eval (extract v_7583 56 64)
  v_7651 <- eval (concat (bv_nat 8 0) v_7650)
  v_7652 <- eval (mul v_7649 v_7651)
  v_7653 <- eval (svalueMInt v_7652)
  v_7654 <- eval (mi 32 v_7653)
  v_7655 <- eval (extract v_7579 48 56)
  v_7656 <- eval (svalueMInt v_7655)
  v_7657 <- eval (mi 16 v_7656)
  v_7658 <- eval (extract v_7583 48 56)
  v_7659 <- eval (concat (bv_nat 8 0) v_7658)
  v_7660 <- eval (mul v_7657 v_7659)
  v_7661 <- eval (svalueMInt v_7660)
  v_7662 <- eval (mi 32 v_7661)
  v_7663 <- eval (add v_7654 v_7662)
  v_7664 <- eval (sgt v_7663 (bv_nat 32 32767))
  v_7665 <- eval (slt v_7663 (bv_nat 32 4294934528))
  v_7666 <- eval (extract v_7663 16 32)
  v_7667 <- eval (mux v_7665 (bv_nat 16 32768) v_7666)
  v_7668 <- eval (mux v_7664 (bv_nat 16 32767) v_7667)
  v_7669 <- eval (extract v_7579 72 80)
  v_7670 <- eval (svalueMInt v_7669)
  v_7671 <- eval (mi 16 v_7670)
  v_7672 <- eval (extract v_7583 72 80)
  v_7673 <- eval (concat (bv_nat 8 0) v_7672)
  v_7674 <- eval (mul v_7671 v_7673)
  v_7675 <- eval (svalueMInt v_7674)
  v_7676 <- eval (mi 32 v_7675)
  v_7677 <- eval (extract v_7579 64 72)
  v_7678 <- eval (svalueMInt v_7677)
  v_7679 <- eval (mi 16 v_7678)
  v_7680 <- eval (extract v_7583 64 72)
  v_7681 <- eval (concat (bv_nat 8 0) v_7680)
  v_7682 <- eval (mul v_7679 v_7681)
  v_7683 <- eval (svalueMInt v_7682)
  v_7684 <- eval (mi 32 v_7683)
  v_7685 <- eval (add v_7676 v_7684)
  v_7686 <- eval (sgt v_7685 (bv_nat 32 32767))
  v_7687 <- eval (slt v_7685 (bv_nat 32 4294934528))
  v_7688 <- eval (extract v_7685 16 32)
  v_7689 <- eval (mux v_7687 (bv_nat 16 32768) v_7688)
  v_7690 <- eval (mux v_7686 (bv_nat 16 32767) v_7689)
  v_7691 <- eval (extract v_7579 88 96)
  v_7692 <- eval (svalueMInt v_7691)
  v_7693 <- eval (mi 16 v_7692)
  v_7694 <- eval (extract v_7583 88 96)
  v_7695 <- eval (concat (bv_nat 8 0) v_7694)
  v_7696 <- eval (mul v_7693 v_7695)
  v_7697 <- eval (svalueMInt v_7696)
  v_7698 <- eval (mi 32 v_7697)
  v_7699 <- eval (extract v_7579 80 88)
  v_7700 <- eval (svalueMInt v_7699)
  v_7701 <- eval (mi 16 v_7700)
  v_7702 <- eval (extract v_7583 80 88)
  v_7703 <- eval (concat (bv_nat 8 0) v_7702)
  v_7704 <- eval (mul v_7701 v_7703)
  v_7705 <- eval (svalueMInt v_7704)
  v_7706 <- eval (mi 32 v_7705)
  v_7707 <- eval (add v_7698 v_7706)
  v_7708 <- eval (sgt v_7707 (bv_nat 32 32767))
  v_7709 <- eval (slt v_7707 (bv_nat 32 4294934528))
  v_7710 <- eval (extract v_7707 16 32)
  v_7711 <- eval (mux v_7709 (bv_nat 16 32768) v_7710)
  v_7712 <- eval (mux v_7708 (bv_nat 16 32767) v_7711)
  v_7713 <- eval (extract v_7579 104 112)
  v_7714 <- eval (svalueMInt v_7713)
  v_7715 <- eval (mi 16 v_7714)
  v_7716 <- eval (extract v_7583 104 112)
  v_7717 <- eval (concat (bv_nat 8 0) v_7716)
  v_7718 <- eval (mul v_7715 v_7717)
  v_7719 <- eval (svalueMInt v_7718)
  v_7720 <- eval (mi 32 v_7719)
  v_7721 <- eval (extract v_7579 96 104)
  v_7722 <- eval (svalueMInt v_7721)
  v_7723 <- eval (mi 16 v_7722)
  v_7724 <- eval (extract v_7583 96 104)
  v_7725 <- eval (concat (bv_nat 8 0) v_7724)
  v_7726 <- eval (mul v_7723 v_7725)
  v_7727 <- eval (svalueMInt v_7726)
  v_7728 <- eval (mi 32 v_7727)
  v_7729 <- eval (add v_7720 v_7728)
  v_7730 <- eval (sgt v_7729 (bv_nat 32 32767))
  v_7731 <- eval (slt v_7729 (bv_nat 32 4294934528))
  v_7732 <- eval (extract v_7729 16 32)
  v_7733 <- eval (mux v_7731 (bv_nat 16 32768) v_7732)
  v_7734 <- eval (mux v_7730 (bv_nat 16 32767) v_7733)
  v_7735 <- eval (extract v_7579 120 128)
  v_7736 <- eval (svalueMInt v_7735)
  v_7737 <- eval (mi 16 v_7736)
  v_7738 <- eval (extract v_7583 120 128)
  v_7739 <- eval (concat (bv_nat 8 0) v_7738)
  v_7740 <- eval (mul v_7737 v_7739)
  v_7741 <- eval (svalueMInt v_7740)
  v_7742 <- eval (mi 32 v_7741)
  v_7743 <- eval (extract v_7579 112 120)
  v_7744 <- eval (svalueMInt v_7743)
  v_7745 <- eval (mi 16 v_7744)
  v_7746 <- eval (extract v_7583 112 120)
  v_7747 <- eval (concat (bv_nat 8 0) v_7746)
  v_7748 <- eval (mul v_7745 v_7747)
  v_7749 <- eval (svalueMInt v_7748)
  v_7750 <- eval (mi 32 v_7749)
  v_7751 <- eval (add v_7742 v_7750)
  v_7752 <- eval (sgt v_7751 (bv_nat 32 32767))
  v_7753 <- eval (slt v_7751 (bv_nat 32 4294934528))
  v_7754 <- eval (extract v_7751 16 32)
  v_7755 <- eval (mux v_7753 (bv_nat 16 32768) v_7754)
  v_7756 <- eval (mux v_7752 (bv_nat 16 32767) v_7755)
  v_7757 <- eval (concat v_7734 v_7756)
  v_7758 <- eval (concat v_7712 v_7757)
  v_7759 <- eval (concat v_7690 v_7758)
  v_7760 <- eval (concat v_7668 v_7759)
  v_7761 <- eval (concat v_7646 v_7760)
  v_7762 <- eval (concat v_7624 v_7761)
  v_7763 <- eval (concat v_7602 v_7762)
  setRegister (v_2887 : Xmm) v_7763
==========================================
pmaddwd_X86-SYNTAX (v_2895 : Xmm) (v_2896 : Xmm)
  v_7769 <- getRegister (v_2895 : Xmm)
  v_7770 <- eval (extract v_7769 16 32)
  v_7771 <- eval (svalueMInt v_7770)
  v_7772 <- eval (mi 32 v_7771)
  v_7773 <- getRegister (v_2896 : Xmm)
  v_7774 <- eval (extract v_7773 16 32)
  v_7775 <- eval (svalueMInt v_7774)
  v_7776 <- eval (mi 32 v_7775)
  v_7777 <- eval (mul v_7772 v_7776)
  v_7778 <- eval (extract v_7769 0 16)
  v_7779 <- eval (svalueMInt v_7778)
  v_7780 <- eval (mi 32 v_7779)
  v_7781 <- eval (extract v_7773 0 16)
  v_7782 <- eval (svalueMInt v_7781)
  v_7783 <- eval (mi 32 v_7782)
  v_7784 <- eval (mul v_7780 v_7783)
  v_7785 <- eval (add v_7777 v_7784)
  v_7786 <- eval (extract v_7769 48 64)
  v_7787 <- eval (svalueMInt v_7786)
  v_7788 <- eval (mi 32 v_7787)
  v_7789 <- eval (extract v_7773 48 64)
  v_7790 <- eval (svalueMInt v_7789)
  v_7791 <- eval (mi 32 v_7790)
  v_7792 <- eval (mul v_7788 v_7791)
  v_7793 <- eval (extract v_7769 32 48)
  v_7794 <- eval (svalueMInt v_7793)
  v_7795 <- eval (mi 32 v_7794)
  v_7796 <- eval (extract v_7773 32 48)
  v_7797 <- eval (svalueMInt v_7796)
  v_7798 <- eval (mi 32 v_7797)
  v_7799 <- eval (mul v_7795 v_7798)
  v_7800 <- eval (add v_7792 v_7799)
  v_7801 <- eval (extract v_7769 80 96)
  v_7802 <- eval (svalueMInt v_7801)
  v_7803 <- eval (mi 32 v_7802)
  v_7804 <- eval (extract v_7773 80 96)
  v_7805 <- eval (svalueMInt v_7804)
  v_7806 <- eval (mi 32 v_7805)
  v_7807 <- eval (mul v_7803 v_7806)
  v_7808 <- eval (extract v_7769 64 80)
  v_7809 <- eval (svalueMInt v_7808)
  v_7810 <- eval (mi 32 v_7809)
  v_7811 <- eval (extract v_7773 64 80)
  v_7812 <- eval (svalueMInt v_7811)
  v_7813 <- eval (mi 32 v_7812)
  v_7814 <- eval (mul v_7810 v_7813)
  v_7815 <- eval (add v_7807 v_7814)
  v_7816 <- eval (extract v_7769 112 128)
  v_7817 <- eval (svalueMInt v_7816)
  v_7818 <- eval (mi 32 v_7817)
  v_7819 <- eval (extract v_7773 112 128)
  v_7820 <- eval (svalueMInt v_7819)
  v_7821 <- eval (mi 32 v_7820)
  v_7822 <- eval (mul v_7818 v_7821)
  v_7823 <- eval (extract v_7769 96 112)
  v_7824 <- eval (svalueMInt v_7823)
  v_7825 <- eval (mi 32 v_7824)
  v_7826 <- eval (extract v_7773 96 112)
  v_7827 <- eval (svalueMInt v_7826)
  v_7828 <- eval (mi 32 v_7827)
  v_7829 <- eval (mul v_7825 v_7828)
  v_7830 <- eval (add v_7822 v_7829)
  v_7831 <- eval (concat v_7815 v_7830)
  v_7832 <- eval (concat v_7800 v_7831)
  v_7833 <- eval (concat v_7785 v_7832)
  setRegister (v_2896 : Xmm) v_7833
==========================================
pmaxsb_X86-SYNTAX (v_2904 : Xmm) (v_2905 : Xmm)
  v_7839 <- getRegister (v_2905 : Xmm)
  v_7840 <- eval (extract v_7839 0 8)
  v_7841 <- getRegister (v_2904 : Xmm)
  v_7842 <- eval (extract v_7841 0 8)
  v_7843 <- eval (sgt v_7840 v_7842)
  v_7844 <- eval (mux v_7843 v_7840 v_7842)
  v_7845 <- eval (extract v_7839 8 16)
  v_7846 <- eval (extract v_7841 8 16)
  v_7847 <- eval (sgt v_7845 v_7846)
  v_7848 <- eval (mux v_7847 v_7845 v_7846)
  v_7849 <- eval (extract v_7839 16 24)
  v_7850 <- eval (extract v_7841 16 24)
  v_7851 <- eval (sgt v_7849 v_7850)
  v_7852 <- eval (mux v_7851 v_7849 v_7850)
  v_7853 <- eval (extract v_7839 24 32)
  v_7854 <- eval (extract v_7841 24 32)
  v_7855 <- eval (sgt v_7853 v_7854)
  v_7856 <- eval (mux v_7855 v_7853 v_7854)
  v_7857 <- eval (extract v_7839 32 40)
  v_7858 <- eval (extract v_7841 32 40)
  v_7859 <- eval (sgt v_7857 v_7858)
  v_7860 <- eval (mux v_7859 v_7857 v_7858)
  v_7861 <- eval (extract v_7839 40 48)
  v_7862 <- eval (extract v_7841 40 48)
  v_7863 <- eval (sgt v_7861 v_7862)
  v_7864 <- eval (mux v_7863 v_7861 v_7862)
  v_7865 <- eval (extract v_7839 48 56)
  v_7866 <- eval (extract v_7841 48 56)
  v_7867 <- eval (sgt v_7865 v_7866)
  v_7868 <- eval (mux v_7867 v_7865 v_7866)
  v_7869 <- eval (extract v_7839 56 64)
  v_7870 <- eval (extract v_7841 56 64)
  v_7871 <- eval (sgt v_7869 v_7870)
  v_7872 <- eval (mux v_7871 v_7869 v_7870)
  v_7873 <- eval (extract v_7839 64 72)
  v_7874 <- eval (extract v_7841 64 72)
  v_7875 <- eval (sgt v_7873 v_7874)
  v_7876 <- eval (mux v_7875 v_7873 v_7874)
  v_7877 <- eval (extract v_7839 72 80)
  v_7878 <- eval (extract v_7841 72 80)
  v_7879 <- eval (sgt v_7877 v_7878)
  v_7880 <- eval (mux v_7879 v_7877 v_7878)
  v_7881 <- eval (extract v_7839 80 88)
  v_7882 <- eval (extract v_7841 80 88)
  v_7883 <- eval (sgt v_7881 v_7882)
  v_7884 <- eval (mux v_7883 v_7881 v_7882)
  v_7885 <- eval (extract v_7839 88 96)
  v_7886 <- eval (extract v_7841 88 96)
  v_7887 <- eval (sgt v_7885 v_7886)
  v_7888 <- eval (mux v_7887 v_7885 v_7886)
  v_7889 <- eval (extract v_7839 96 104)
  v_7890 <- eval (extract v_7841 96 104)
  v_7891 <- eval (sgt v_7889 v_7890)
  v_7892 <- eval (mux v_7891 v_7889 v_7890)
  v_7893 <- eval (extract v_7839 104 112)
  v_7894 <- eval (extract v_7841 104 112)
  v_7895 <- eval (sgt v_7893 v_7894)
  v_7896 <- eval (mux v_7895 v_7893 v_7894)
  v_7897 <- eval (extract v_7839 112 120)
  v_7898 <- eval (extract v_7841 112 120)
  v_7899 <- eval (sgt v_7897 v_7898)
  v_7900 <- eval (mux v_7899 v_7897 v_7898)
  v_7901 <- eval (extract v_7839 120 128)
  v_7902 <- eval (extract v_7841 120 128)
  v_7903 <- eval (sgt v_7901 v_7902)
  v_7904 <- eval (mux v_7903 v_7901 v_7902)
  v_7905 <- eval (concat v_7900 v_7904)
  v_7906 <- eval (concat v_7896 v_7905)
  v_7907 <- eval (concat v_7892 v_7906)
  v_7908 <- eval (concat v_7888 v_7907)
  v_7909 <- eval (concat v_7884 v_7908)
  v_7910 <- eval (concat v_7880 v_7909)
  v_7911 <- eval (concat v_7876 v_7910)
  v_7912 <- eval (concat v_7872 v_7911)
  v_7913 <- eval (concat v_7868 v_7912)
  v_7914 <- eval (concat v_7864 v_7913)
  v_7915 <- eval (concat v_7860 v_7914)
  v_7916 <- eval (concat v_7856 v_7915)
  v_7917 <- eval (concat v_7852 v_7916)
  v_7918 <- eval (concat v_7848 v_7917)
  v_7919 <- eval (concat v_7844 v_7918)
  setRegister (v_2905 : Xmm) v_7919
==========================================
pmaxsd_X86-SYNTAX (v_2913 : Xmm) (v_2914 : Xmm)
  v_7925 <- getRegister (v_2914 : Xmm)
  v_7926 <- eval (extract v_7925 0 32)
  v_7927 <- getRegister (v_2913 : Xmm)
  v_7928 <- eval (extract v_7927 0 32)
  v_7929 <- eval (sgt v_7926 v_7928)
  v_7930 <- eval (mux v_7929 v_7926 v_7928)
  v_7931 <- eval (extract v_7925 32 64)
  v_7932 <- eval (extract v_7927 32 64)
  v_7933 <- eval (sgt v_7931 v_7932)
  v_7934 <- eval (mux v_7933 v_7931 v_7932)
  v_7935 <- eval (extract v_7925 64 96)
  v_7936 <- eval (extract v_7927 64 96)
  v_7937 <- eval (sgt v_7935 v_7936)
  v_7938 <- eval (mux v_7937 v_7935 v_7936)
  v_7939 <- eval (extract v_7925 96 128)
  v_7940 <- eval (extract v_7927 96 128)
  v_7941 <- eval (sgt v_7939 v_7940)
  v_7942 <- eval (mux v_7941 v_7939 v_7940)
  v_7943 <- eval (concat v_7938 v_7942)
  v_7944 <- eval (concat v_7934 v_7943)
  v_7945 <- eval (concat v_7930 v_7944)
  setRegister (v_2914 : Xmm) v_7945
==========================================
pmaxsw_X86-SYNTAX (v_2922 : Xmm) (v_2923 : Xmm)
  v_7951 <- getRegister (v_2923 : Xmm)
  v_7952 <- eval (extract v_7951 0 16)
  v_7953 <- getRegister (v_2922 : Xmm)
  v_7954 <- eval (extract v_7953 0 16)
  v_7955 <- eval (sgt v_7952 v_7954)
  v_7956 <- eval (mux v_7955 v_7952 v_7954)
  v_7957 <- eval (extract v_7951 16 32)
  v_7958 <- eval (extract v_7953 16 32)
  v_7959 <- eval (sgt v_7957 v_7958)
  v_7960 <- eval (mux v_7959 v_7957 v_7958)
  v_7961 <- eval (extract v_7951 32 48)
  v_7962 <- eval (extract v_7953 32 48)
  v_7963 <- eval (sgt v_7961 v_7962)
  v_7964 <- eval (mux v_7963 v_7961 v_7962)
  v_7965 <- eval (extract v_7951 48 64)
  v_7966 <- eval (extract v_7953 48 64)
  v_7967 <- eval (sgt v_7965 v_7966)
  v_7968 <- eval (mux v_7967 v_7965 v_7966)
  v_7969 <- eval (extract v_7951 64 80)
  v_7970 <- eval (extract v_7953 64 80)
  v_7971 <- eval (sgt v_7969 v_7970)
  v_7972 <- eval (mux v_7971 v_7969 v_7970)
  v_7973 <- eval (extract v_7951 80 96)
  v_7974 <- eval (extract v_7953 80 96)
  v_7975 <- eval (sgt v_7973 v_7974)
  v_7976 <- eval (mux v_7975 v_7973 v_7974)
  v_7977 <- eval (extract v_7951 96 112)
  v_7978 <- eval (extract v_7953 96 112)
  v_7979 <- eval (sgt v_7977 v_7978)
  v_7980 <- eval (mux v_7979 v_7977 v_7978)
  v_7981 <- eval (extract v_7951 112 128)
  v_7982 <- eval (extract v_7953 112 128)
  v_7983 <- eval (sgt v_7981 v_7982)
  v_7984 <- eval (mux v_7983 v_7981 v_7982)
  v_7985 <- eval (concat v_7980 v_7984)
  v_7986 <- eval (concat v_7976 v_7985)
  v_7987 <- eval (concat v_7972 v_7986)
  v_7988 <- eval (concat v_7968 v_7987)
  v_7989 <- eval (concat v_7964 v_7988)
  v_7990 <- eval (concat v_7960 v_7989)
  v_7991 <- eval (concat v_7956 v_7990)
  setRegister (v_2923 : Xmm) v_7991
==========================================
pmaxub_X86-SYNTAX (v_2931 : Xmm) (v_2932 : Xmm)
  v_7997 <- getRegister (v_2932 : Xmm)
  v_7998 <- eval (extract v_7997 0 8)
  v_7999 <- getRegister (v_2931 : Xmm)
  v_8000 <- eval (extract v_7999 0 8)
  v_8001 <- eval (ugt v_7998 v_8000)
  v_8002 <- eval (mux v_8001 v_7998 v_8000)
  v_8003 <- eval (extract v_7997 8 16)
  v_8004 <- eval (extract v_7999 8 16)
  v_8005 <- eval (ugt v_8003 v_8004)
  v_8006 <- eval (mux v_8005 v_8003 v_8004)
  v_8007 <- eval (extract v_7997 16 24)
  v_8008 <- eval (extract v_7999 16 24)
  v_8009 <- eval (ugt v_8007 v_8008)
  v_8010 <- eval (mux v_8009 v_8007 v_8008)
  v_8011 <- eval (extract v_7997 24 32)
  v_8012 <- eval (extract v_7999 24 32)
  v_8013 <- eval (ugt v_8011 v_8012)
  v_8014 <- eval (mux v_8013 v_8011 v_8012)
  v_8015 <- eval (extract v_7997 32 40)
  v_8016 <- eval (extract v_7999 32 40)
  v_8017 <- eval (ugt v_8015 v_8016)
  v_8018 <- eval (mux v_8017 v_8015 v_8016)
  v_8019 <- eval (extract v_7997 40 48)
  v_8020 <- eval (extract v_7999 40 48)
  v_8021 <- eval (ugt v_8019 v_8020)
  v_8022 <- eval (mux v_8021 v_8019 v_8020)
  v_8023 <- eval (extract v_7997 48 56)
  v_8024 <- eval (extract v_7999 48 56)
  v_8025 <- eval (ugt v_8023 v_8024)
  v_8026 <- eval (mux v_8025 v_8023 v_8024)
  v_8027 <- eval (extract v_7997 56 64)
  v_8028 <- eval (extract v_7999 56 64)
  v_8029 <- eval (ugt v_8027 v_8028)
  v_8030 <- eval (mux v_8029 v_8027 v_8028)
  v_8031 <- eval (extract v_7997 64 72)
  v_8032 <- eval (extract v_7999 64 72)
  v_8033 <- eval (ugt v_8031 v_8032)
  v_8034 <- eval (mux v_8033 v_8031 v_8032)
  v_8035 <- eval (extract v_7997 72 80)
  v_8036 <- eval (extract v_7999 72 80)
  v_8037 <- eval (ugt v_8035 v_8036)
  v_8038 <- eval (mux v_8037 v_8035 v_8036)
  v_8039 <- eval (extract v_7997 80 88)
  v_8040 <- eval (extract v_7999 80 88)
  v_8041 <- eval (ugt v_8039 v_8040)
  v_8042 <- eval (mux v_8041 v_8039 v_8040)
  v_8043 <- eval (extract v_7997 88 96)
  v_8044 <- eval (extract v_7999 88 96)
  v_8045 <- eval (ugt v_8043 v_8044)
  v_8046 <- eval (mux v_8045 v_8043 v_8044)
  v_8047 <- eval (extract v_7997 96 104)
  v_8048 <- eval (extract v_7999 96 104)
  v_8049 <- eval (ugt v_8047 v_8048)
  v_8050 <- eval (mux v_8049 v_8047 v_8048)
  v_8051 <- eval (extract v_7997 104 112)
  v_8052 <- eval (extract v_7999 104 112)
  v_8053 <- eval (ugt v_8051 v_8052)
  v_8054 <- eval (mux v_8053 v_8051 v_8052)
  v_8055 <- eval (extract v_7997 112 120)
  v_8056 <- eval (extract v_7999 112 120)
  v_8057 <- eval (ugt v_8055 v_8056)
  v_8058 <- eval (mux v_8057 v_8055 v_8056)
  v_8059 <- eval (extract v_7997 120 128)
  v_8060 <- eval (extract v_7999 120 128)
  v_8061 <- eval (ugt v_8059 v_8060)
  v_8062 <- eval (mux v_8061 v_8059 v_8060)
  v_8063 <- eval (concat v_8058 v_8062)
  v_8064 <- eval (concat v_8054 v_8063)
  v_8065 <- eval (concat v_8050 v_8064)
  v_8066 <- eval (concat v_8046 v_8065)
  v_8067 <- eval (concat v_8042 v_8066)
  v_8068 <- eval (concat v_8038 v_8067)
  v_8069 <- eval (concat v_8034 v_8068)
  v_8070 <- eval (concat v_8030 v_8069)
  v_8071 <- eval (concat v_8026 v_8070)
  v_8072 <- eval (concat v_8022 v_8071)
  v_8073 <- eval (concat v_8018 v_8072)
  v_8074 <- eval (concat v_8014 v_8073)
  v_8075 <- eval (concat v_8010 v_8074)
  v_8076 <- eval (concat v_8006 v_8075)
  v_8077 <- eval (concat v_8002 v_8076)
  setRegister (v_2932 : Xmm) v_8077
==========================================
pmaxud_X86-SYNTAX (v_2940 : Xmm) (v_2941 : Xmm)
  v_8083 <- getRegister (v_2941 : Xmm)
  v_8084 <- eval (extract v_8083 0 32)
  v_8085 <- getRegister (v_2940 : Xmm)
  v_8086 <- eval (extract v_8085 0 32)
  v_8087 <- eval (ugt v_8084 v_8086)
  v_8088 <- eval (mux v_8087 v_8084 v_8086)
  v_8089 <- eval (extract v_8083 32 64)
  v_8090 <- eval (extract v_8085 32 64)
  v_8091 <- eval (ugt v_8089 v_8090)
  v_8092 <- eval (mux v_8091 v_8089 v_8090)
  v_8093 <- eval (extract v_8083 64 96)
  v_8094 <- eval (extract v_8085 64 96)
  v_8095 <- eval (ugt v_8093 v_8094)
  v_8096 <- eval (mux v_8095 v_8093 v_8094)
  v_8097 <- eval (extract v_8083 96 128)
  v_8098 <- eval (extract v_8085 96 128)
  v_8099 <- eval (ugt v_8097 v_8098)
  v_8100 <- eval (mux v_8099 v_8097 v_8098)
  v_8101 <- eval (concat v_8096 v_8100)
  v_8102 <- eval (concat v_8092 v_8101)
  v_8103 <- eval (concat v_8088 v_8102)
  setRegister (v_2941 : Xmm) v_8103
==========================================
pmaxuw_X86-SYNTAX (v_2949 : Xmm) (v_2950 : Xmm)
  v_8109 <- getRegister (v_2950 : Xmm)
  v_8110 <- eval (extract v_8109 0 16)
  v_8111 <- getRegister (v_2949 : Xmm)
  v_8112 <- eval (extract v_8111 0 16)
  v_8113 <- eval (ugt v_8110 v_8112)
  v_8114 <- eval (mux v_8113 v_8110 v_8112)
  v_8115 <- eval (extract v_8109 16 32)
  v_8116 <- eval (extract v_8111 16 32)
  v_8117 <- eval (ugt v_8115 v_8116)
  v_8118 <- eval (mux v_8117 v_8115 v_8116)
  v_8119 <- eval (extract v_8109 32 48)
  v_8120 <- eval (extract v_8111 32 48)
  v_8121 <- eval (ugt v_8119 v_8120)
  v_8122 <- eval (mux v_8121 v_8119 v_8120)
  v_8123 <- eval (extract v_8109 48 64)
  v_8124 <- eval (extract v_8111 48 64)
  v_8125 <- eval (ugt v_8123 v_8124)
  v_8126 <- eval (mux v_8125 v_8123 v_8124)
  v_8127 <- eval (extract v_8109 64 80)
  v_8128 <- eval (extract v_8111 64 80)
  v_8129 <- eval (ugt v_8127 v_8128)
  v_8130 <- eval (mux v_8129 v_8127 v_8128)
  v_8131 <- eval (extract v_8109 80 96)
  v_8132 <- eval (extract v_8111 80 96)
  v_8133 <- eval (ugt v_8131 v_8132)
  v_8134 <- eval (mux v_8133 v_8131 v_8132)
  v_8135 <- eval (extract v_8109 96 112)
  v_8136 <- eval (extract v_8111 96 112)
  v_8137 <- eval (ugt v_8135 v_8136)
  v_8138 <- eval (mux v_8137 v_8135 v_8136)
  v_8139 <- eval (extract v_8109 112 128)
  v_8140 <- eval (extract v_8111 112 128)
  v_8141 <- eval (ugt v_8139 v_8140)
  v_8142 <- eval (mux v_8141 v_8139 v_8140)
  v_8143 <- eval (concat v_8138 v_8142)
  v_8144 <- eval (concat v_8134 v_8143)
  v_8145 <- eval (concat v_8130 v_8144)
  v_8146 <- eval (concat v_8126 v_8145)
  v_8147 <- eval (concat v_8122 v_8146)
  v_8148 <- eval (concat v_8118 v_8147)
  v_8149 <- eval (concat v_8114 v_8148)
  setRegister (v_2950 : Xmm) v_8149
==========================================
pminsb_X86-SYNTAX (v_2958 : Xmm) (v_2959 : Xmm)
  v_8155 <- getRegister (v_2959 : Xmm)
  v_8156 <- eval (extract v_8155 0 8)
  v_8157 <- getRegister (v_2958 : Xmm)
  v_8158 <- eval (extract v_8157 0 8)
  v_8159 <- eval (slt v_8156 v_8158)
  v_8160 <- eval (mux v_8159 v_8156 v_8158)
  v_8161 <- eval (extract v_8155 8 16)
  v_8162 <- eval (extract v_8157 8 16)
  v_8163 <- eval (slt v_8161 v_8162)
  v_8164 <- eval (mux v_8163 v_8161 v_8162)
  v_8165 <- eval (extract v_8155 16 24)
  v_8166 <- eval (extract v_8157 16 24)
  v_8167 <- eval (slt v_8165 v_8166)
  v_8168 <- eval (mux v_8167 v_8165 v_8166)
  v_8169 <- eval (extract v_8155 24 32)
  v_8170 <- eval (extract v_8157 24 32)
  v_8171 <- eval (slt v_8169 v_8170)
  v_8172 <- eval (mux v_8171 v_8169 v_8170)
  v_8173 <- eval (extract v_8155 32 40)
  v_8174 <- eval (extract v_8157 32 40)
  v_8175 <- eval (slt v_8173 v_8174)
  v_8176 <- eval (mux v_8175 v_8173 v_8174)
  v_8177 <- eval (extract v_8155 40 48)
  v_8178 <- eval (extract v_8157 40 48)
  v_8179 <- eval (slt v_8177 v_8178)
  v_8180 <- eval (mux v_8179 v_8177 v_8178)
  v_8181 <- eval (extract v_8155 48 56)
  v_8182 <- eval (extract v_8157 48 56)
  v_8183 <- eval (slt v_8181 v_8182)
  v_8184 <- eval (mux v_8183 v_8181 v_8182)
  v_8185 <- eval (extract v_8155 56 64)
  v_8186 <- eval (extract v_8157 56 64)
  v_8187 <- eval (slt v_8185 v_8186)
  v_8188 <- eval (mux v_8187 v_8185 v_8186)
  v_8189 <- eval (extract v_8155 64 72)
  v_8190 <- eval (extract v_8157 64 72)
  v_8191 <- eval (slt v_8189 v_8190)
  v_8192 <- eval (mux v_8191 v_8189 v_8190)
  v_8193 <- eval (extract v_8155 72 80)
  v_8194 <- eval (extract v_8157 72 80)
  v_8195 <- eval (slt v_8193 v_8194)
  v_8196 <- eval (mux v_8195 v_8193 v_8194)
  v_8197 <- eval (extract v_8155 80 88)
  v_8198 <- eval (extract v_8157 80 88)
  v_8199 <- eval (slt v_8197 v_8198)
  v_8200 <- eval (mux v_8199 v_8197 v_8198)
  v_8201 <- eval (extract v_8155 88 96)
  v_8202 <- eval (extract v_8157 88 96)
  v_8203 <- eval (slt v_8201 v_8202)
  v_8204 <- eval (mux v_8203 v_8201 v_8202)
  v_8205 <- eval (extract v_8155 96 104)
  v_8206 <- eval (extract v_8157 96 104)
  v_8207 <- eval (slt v_8205 v_8206)
  v_8208 <- eval (mux v_8207 v_8205 v_8206)
  v_8209 <- eval (extract v_8155 104 112)
  v_8210 <- eval (extract v_8157 104 112)
  v_8211 <- eval (slt v_8209 v_8210)
  v_8212 <- eval (mux v_8211 v_8209 v_8210)
  v_8213 <- eval (extract v_8155 112 120)
  v_8214 <- eval (extract v_8157 112 120)
  v_8215 <- eval (slt v_8213 v_8214)
  v_8216 <- eval (mux v_8215 v_8213 v_8214)
  v_8217 <- eval (extract v_8155 120 128)
  v_8218 <- eval (extract v_8157 120 128)
  v_8219 <- eval (slt v_8217 v_8218)
  v_8220 <- eval (mux v_8219 v_8217 v_8218)
  v_8221 <- eval (concat v_8216 v_8220)
  v_8222 <- eval (concat v_8212 v_8221)
  v_8223 <- eval (concat v_8208 v_8222)
  v_8224 <- eval (concat v_8204 v_8223)
  v_8225 <- eval (concat v_8200 v_8224)
  v_8226 <- eval (concat v_8196 v_8225)
  v_8227 <- eval (concat v_8192 v_8226)
  v_8228 <- eval (concat v_8188 v_8227)
  v_8229 <- eval (concat v_8184 v_8228)
  v_8230 <- eval (concat v_8180 v_8229)
  v_8231 <- eval (concat v_8176 v_8230)
  v_8232 <- eval (concat v_8172 v_8231)
  v_8233 <- eval (concat v_8168 v_8232)
  v_8234 <- eval (concat v_8164 v_8233)
  v_8235 <- eval (concat v_8160 v_8234)
  setRegister (v_2959 : Xmm) v_8235
==========================================
pminsd_X86-SYNTAX (v_2967 : Xmm) (v_2968 : Xmm)
  v_8241 <- getRegister (v_2968 : Xmm)
  v_8242 <- eval (extract v_8241 0 32)
  v_8243 <- getRegister (v_2967 : Xmm)
  v_8244 <- eval (extract v_8243 0 32)
  v_8245 <- eval (slt v_8242 v_8244)
  v_8246 <- eval (mux v_8245 v_8242 v_8244)
  v_8247 <- eval (extract v_8241 32 64)
  v_8248 <- eval (extract v_8243 32 64)
  v_8249 <- eval (slt v_8247 v_8248)
  v_8250 <- eval (mux v_8249 v_8247 v_8248)
  v_8251 <- eval (extract v_8241 64 96)
  v_8252 <- eval (extract v_8243 64 96)
  v_8253 <- eval (slt v_8251 v_8252)
  v_8254 <- eval (mux v_8253 v_8251 v_8252)
  v_8255 <- eval (extract v_8241 96 128)
  v_8256 <- eval (extract v_8243 96 128)
  v_8257 <- eval (slt v_8255 v_8256)
  v_8258 <- eval (mux v_8257 v_8255 v_8256)
  v_8259 <- eval (concat v_8254 v_8258)
  v_8260 <- eval (concat v_8250 v_8259)
  v_8261 <- eval (concat v_8246 v_8260)
  setRegister (v_2968 : Xmm) v_8261
==========================================
pminsw_X86-SYNTAX (v_2976 : Xmm) (v_2977 : Xmm)
  v_8267 <- getRegister (v_2977 : Xmm)
  v_8268 <- eval (extract v_8267 0 16)
  v_8269 <- getRegister (v_2976 : Xmm)
  v_8270 <- eval (extract v_8269 0 16)
  v_8271 <- eval (slt v_8268 v_8270)
  v_8272 <- eval (mux v_8271 v_8268 v_8270)
  v_8273 <- eval (extract v_8267 16 32)
  v_8274 <- eval (extract v_8269 16 32)
  v_8275 <- eval (slt v_8273 v_8274)
  v_8276 <- eval (mux v_8275 v_8273 v_8274)
  v_8277 <- eval (extract v_8267 32 48)
  v_8278 <- eval (extract v_8269 32 48)
  v_8279 <- eval (slt v_8277 v_8278)
  v_8280 <- eval (mux v_8279 v_8277 v_8278)
  v_8281 <- eval (extract v_8267 48 64)
  v_8282 <- eval (extract v_8269 48 64)
  v_8283 <- eval (slt v_8281 v_8282)
  v_8284 <- eval (mux v_8283 v_8281 v_8282)
  v_8285 <- eval (extract v_8267 64 80)
  v_8286 <- eval (extract v_8269 64 80)
  v_8287 <- eval (slt v_8285 v_8286)
  v_8288 <- eval (mux v_8287 v_8285 v_8286)
  v_8289 <- eval (extract v_8267 80 96)
  v_8290 <- eval (extract v_8269 80 96)
  v_8291 <- eval (slt v_8289 v_8290)
  v_8292 <- eval (mux v_8291 v_8289 v_8290)
  v_8293 <- eval (extract v_8267 96 112)
  v_8294 <- eval (extract v_8269 96 112)
  v_8295 <- eval (slt v_8293 v_8294)
  v_8296 <- eval (mux v_8295 v_8293 v_8294)
  v_8297 <- eval (extract v_8267 112 128)
  v_8298 <- eval (extract v_8269 112 128)
  v_8299 <- eval (slt v_8297 v_8298)
  v_8300 <- eval (mux v_8299 v_8297 v_8298)
  v_8301 <- eval (concat v_8296 v_8300)
  v_8302 <- eval (concat v_8292 v_8301)
  v_8303 <- eval (concat v_8288 v_8302)
  v_8304 <- eval (concat v_8284 v_8303)
  v_8305 <- eval (concat v_8280 v_8304)
  v_8306 <- eval (concat v_8276 v_8305)
  v_8307 <- eval (concat v_8272 v_8306)
  setRegister (v_2977 : Xmm) v_8307
==========================================
pminub_X86-SYNTAX (v_2985 : Xmm) (v_2986 : Xmm)
  v_8313 <- getRegister (v_2986 : Xmm)
  v_8314 <- eval (extract v_8313 0 8)
  v_8315 <- getRegister (v_2985 : Xmm)
  v_8316 <- eval (extract v_8315 0 8)
  v_8317 <- eval (ult v_8314 v_8316)
  v_8318 <- eval (mux v_8317 v_8314 v_8316)
  v_8319 <- eval (extract v_8313 8 16)
  v_8320 <- eval (extract v_8315 8 16)
  v_8321 <- eval (ult v_8319 v_8320)
  v_8322 <- eval (mux v_8321 v_8319 v_8320)
  v_8323 <- eval (extract v_8313 16 24)
  v_8324 <- eval (extract v_8315 16 24)
  v_8325 <- eval (ult v_8323 v_8324)
  v_8326 <- eval (mux v_8325 v_8323 v_8324)
  v_8327 <- eval (extract v_8313 24 32)
  v_8328 <- eval (extract v_8315 24 32)
  v_8329 <- eval (ult v_8327 v_8328)
  v_8330 <- eval (mux v_8329 v_8327 v_8328)
  v_8331 <- eval (extract v_8313 32 40)
  v_8332 <- eval (extract v_8315 32 40)
  v_8333 <- eval (ult v_8331 v_8332)
  v_8334 <- eval (mux v_8333 v_8331 v_8332)
  v_8335 <- eval (extract v_8313 40 48)
  v_8336 <- eval (extract v_8315 40 48)
  v_8337 <- eval (ult v_8335 v_8336)
  v_8338 <- eval (mux v_8337 v_8335 v_8336)
  v_8339 <- eval (extract v_8313 48 56)
  v_8340 <- eval (extract v_8315 48 56)
  v_8341 <- eval (ult v_8339 v_8340)
  v_8342 <- eval (mux v_8341 v_8339 v_8340)
  v_8343 <- eval (extract v_8313 56 64)
  v_8344 <- eval (extract v_8315 56 64)
  v_8345 <- eval (ult v_8343 v_8344)
  v_8346 <- eval (mux v_8345 v_8343 v_8344)
  v_8347 <- eval (extract v_8313 64 72)
  v_8348 <- eval (extract v_8315 64 72)
  v_8349 <- eval (ult v_8347 v_8348)
  v_8350 <- eval (mux v_8349 v_8347 v_8348)
  v_8351 <- eval (extract v_8313 72 80)
  v_8352 <- eval (extract v_8315 72 80)
  v_8353 <- eval (ult v_8351 v_8352)
  v_8354 <- eval (mux v_8353 v_8351 v_8352)
  v_8355 <- eval (extract v_8313 80 88)
  v_8356 <- eval (extract v_8315 80 88)
  v_8357 <- eval (ult v_8355 v_8356)
  v_8358 <- eval (mux v_8357 v_8355 v_8356)
  v_8359 <- eval (extract v_8313 88 96)
  v_8360 <- eval (extract v_8315 88 96)
  v_8361 <- eval (ult v_8359 v_8360)
  v_8362 <- eval (mux v_8361 v_8359 v_8360)
  v_8363 <- eval (extract v_8313 96 104)
  v_8364 <- eval (extract v_8315 96 104)
  v_8365 <- eval (ult v_8363 v_8364)
  v_8366 <- eval (mux v_8365 v_8363 v_8364)
  v_8367 <- eval (extract v_8313 104 112)
  v_8368 <- eval (extract v_8315 104 112)
  v_8369 <- eval (ult v_8367 v_8368)
  v_8370 <- eval (mux v_8369 v_8367 v_8368)
  v_8371 <- eval (extract v_8313 112 120)
  v_8372 <- eval (extract v_8315 112 120)
  v_8373 <- eval (ult v_8371 v_8372)
  v_8374 <- eval (mux v_8373 v_8371 v_8372)
  v_8375 <- eval (extract v_8313 120 128)
  v_8376 <- eval (extract v_8315 120 128)
  v_8377 <- eval (ult v_8375 v_8376)
  v_8378 <- eval (mux v_8377 v_8375 v_8376)
  v_8379 <- eval (concat v_8374 v_8378)
  v_8380 <- eval (concat v_8370 v_8379)
  v_8381 <- eval (concat v_8366 v_8380)
  v_8382 <- eval (concat v_8362 v_8381)
  v_8383 <- eval (concat v_8358 v_8382)
  v_8384 <- eval (concat v_8354 v_8383)
  v_8385 <- eval (concat v_8350 v_8384)
  v_8386 <- eval (concat v_8346 v_8385)
  v_8387 <- eval (concat v_8342 v_8386)
  v_8388 <- eval (concat v_8338 v_8387)
  v_8389 <- eval (concat v_8334 v_8388)
  v_8390 <- eval (concat v_8330 v_8389)
  v_8391 <- eval (concat v_8326 v_8390)
  v_8392 <- eval (concat v_8322 v_8391)
  v_8393 <- eval (concat v_8318 v_8392)
  setRegister (v_2986 : Xmm) v_8393
==========================================
pminud_X86-SYNTAX (v_2994 : Xmm) (v_2995 : Xmm)
  v_8399 <- getRegister (v_2995 : Xmm)
  v_8400 <- eval (extract v_8399 0 32)
  v_8401 <- getRegister (v_2994 : Xmm)
  v_8402 <- eval (extract v_8401 0 32)
  v_8403 <- eval (ult v_8400 v_8402)
  v_8404 <- eval (mux v_8403 v_8400 v_8402)
  v_8405 <- eval (extract v_8399 32 64)
  v_8406 <- eval (extract v_8401 32 64)
  v_8407 <- eval (ult v_8405 v_8406)
  v_8408 <- eval (mux v_8407 v_8405 v_8406)
  v_8409 <- eval (extract v_8399 64 96)
  v_8410 <- eval (extract v_8401 64 96)
  v_8411 <- eval (ult v_8409 v_8410)
  v_8412 <- eval (mux v_8411 v_8409 v_8410)
  v_8413 <- eval (extract v_8399 96 128)
  v_8414 <- eval (extract v_8401 96 128)
  v_8415 <- eval (ult v_8413 v_8414)
  v_8416 <- eval (mux v_8415 v_8413 v_8414)
  v_8417 <- eval (concat v_8412 v_8416)
  v_8418 <- eval (concat v_8408 v_8417)
  v_8419 <- eval (concat v_8404 v_8418)
  setRegister (v_2995 : Xmm) v_8419
==========================================
pminuw_X86-SYNTAX (v_3003 : Xmm) (v_3004 : Xmm)
  v_8425 <- getRegister (v_3004 : Xmm)
  v_8426 <- eval (extract v_8425 0 16)
  v_8427 <- getRegister (v_3003 : Xmm)
  v_8428 <- eval (extract v_8427 0 16)
  v_8429 <- eval (ult v_8426 v_8428)
  v_8430 <- eval (mux v_8429 v_8426 v_8428)
  v_8431 <- eval (extract v_8425 16 32)
  v_8432 <- eval (extract v_8427 16 32)
  v_8433 <- eval (ult v_8431 v_8432)
  v_8434 <- eval (mux v_8433 v_8431 v_8432)
  v_8435 <- eval (extract v_8425 32 48)
  v_8436 <- eval (extract v_8427 32 48)
  v_8437 <- eval (ult v_8435 v_8436)
  v_8438 <- eval (mux v_8437 v_8435 v_8436)
  v_8439 <- eval (extract v_8425 48 64)
  v_8440 <- eval (extract v_8427 48 64)
  v_8441 <- eval (ult v_8439 v_8440)
  v_8442 <- eval (mux v_8441 v_8439 v_8440)
  v_8443 <- eval (extract v_8425 64 80)
  v_8444 <- eval (extract v_8427 64 80)
  v_8445 <- eval (ult v_8443 v_8444)
  v_8446 <- eval (mux v_8445 v_8443 v_8444)
  v_8447 <- eval (extract v_8425 80 96)
  v_8448 <- eval (extract v_8427 80 96)
  v_8449 <- eval (ult v_8447 v_8448)
  v_8450 <- eval (mux v_8449 v_8447 v_8448)
  v_8451 <- eval (extract v_8425 96 112)
  v_8452 <- eval (extract v_8427 96 112)
  v_8453 <- eval (ult v_8451 v_8452)
  v_8454 <- eval (mux v_8453 v_8451 v_8452)
  v_8455 <- eval (extract v_8425 112 128)
  v_8456 <- eval (extract v_8427 112 128)
  v_8457 <- eval (ult v_8455 v_8456)
  v_8458 <- eval (mux v_8457 v_8455 v_8456)
  v_8459 <- eval (concat v_8454 v_8458)
  v_8460 <- eval (concat v_8450 v_8459)
  v_8461 <- eval (concat v_8446 v_8460)
  v_8462 <- eval (concat v_8442 v_8461)
  v_8463 <- eval (concat v_8438 v_8462)
  v_8464 <- eval (concat v_8434 v_8463)
  v_8465 <- eval (concat v_8430 v_8464)
  setRegister (v_3004 : Xmm) v_8465
==========================================
pmovmskb_X86-SYNTAX (v_3008 : Xmm) (v_3010 : R32)
  v_8467 <- getRegister (v_3008 : Xmm)
  v_8468 <- eval (extract v_8467 0 1)
  v_8469 <- eval (extract v_8467 8 9)
  v_8470 <- eval (extract v_8467 16 17)
  v_8471 <- eval (extract v_8467 24 25)
  v_8472 <- eval (extract v_8467 32 33)
  v_8473 <- eval (extract v_8467 40 41)
  v_8474 <- eval (extract v_8467 48 49)
  v_8475 <- eval (extract v_8467 56 57)
  v_8476 <- eval (extract v_8467 64 65)
  v_8477 <- eval (extract v_8467 72 73)
  v_8478 <- eval (extract v_8467 80 81)
  v_8479 <- eval (extract v_8467 88 89)
  v_8480 <- eval (extract v_8467 96 97)
  v_8481 <- eval (extract v_8467 104 105)
  v_8482 <- eval (extract v_8467 112 113)
  v_8483 <- eval (extract v_8467 120 121)
  v_8484 <- eval (concat v_8482 v_8483)
  v_8485 <- eval (concat v_8481 v_8484)
  v_8486 <- eval (concat v_8480 v_8485)
  v_8487 <- eval (concat v_8479 v_8486)
  v_8488 <- eval (concat v_8478 v_8487)
  v_8489 <- eval (concat v_8477 v_8488)
  v_8490 <- eval (concat v_8476 v_8489)
  v_8491 <- eval (concat v_8475 v_8490)
  v_8492 <- eval (concat v_8474 v_8491)
  v_8493 <- eval (concat v_8473 v_8492)
  v_8494 <- eval (concat v_8472 v_8493)
  v_8495 <- eval (concat v_8471 v_8494)
  v_8496 <- eval (concat v_8470 v_8495)
  v_8497 <- eval (concat v_8469 v_8496)
  v_8498 <- eval (concat v_8468 v_8497)
  v_8499 <- eval (concat (bv_nat 16 0) v_8498)
  setRegister (v_3010 : R32) v_8499
==========================================
pmovmskb_X86-SYNTAX (v_3013 : Xmm) (v_3015 : R64)
  v_8501 <- getRegister (v_3013 : Xmm)
  v_8502 <- eval (extract v_8501 0 1)
  v_8503 <- eval (extract v_8501 8 9)
  v_8504 <- eval (extract v_8501 16 17)
  v_8505 <- eval (extract v_8501 24 25)
  v_8506 <- eval (extract v_8501 32 33)
  v_8507 <- eval (extract v_8501 40 41)
  v_8508 <- eval (extract v_8501 48 49)
  v_8509 <- eval (extract v_8501 56 57)
  v_8510 <- eval (extract v_8501 64 65)
  v_8511 <- eval (extract v_8501 72 73)
  v_8512 <- eval (extract v_8501 80 81)
  v_8513 <- eval (extract v_8501 88 89)
  v_8514 <- eval (extract v_8501 96 97)
  v_8515 <- eval (extract v_8501 104 105)
  v_8516 <- eval (extract v_8501 112 113)
  v_8517 <- eval (extract v_8501 120 121)
  v_8518 <- eval (concat v_8516 v_8517)
  v_8519 <- eval (concat v_8515 v_8518)
  v_8520 <- eval (concat v_8514 v_8519)
  v_8521 <- eval (concat v_8513 v_8520)
  v_8522 <- eval (concat v_8512 v_8521)
  v_8523 <- eval (concat v_8511 v_8522)
  v_8524 <- eval (concat v_8510 v_8523)
  v_8525 <- eval (concat v_8509 v_8524)
  v_8526 <- eval (concat v_8508 v_8525)
  v_8527 <- eval (concat v_8507 v_8526)
  v_8528 <- eval (concat v_8506 v_8527)
  v_8529 <- eval (concat v_8505 v_8528)
  v_8530 <- eval (concat v_8504 v_8529)
  v_8531 <- eval (concat v_8503 v_8530)
  v_8532 <- eval (concat v_8502 v_8531)
  v_8533 <- eval (concat (bv_nat 48 0) v_8532)
  setRegister (v_3015 : R64) v_8533
==========================================
pmovsxbd_X86-SYNTAX (v_3022 : Xmm) (v_3023 : Xmm)
  v_8539 <- getRegister (v_3022 : Xmm)
  v_8540 <- eval (extract v_8539 96 104)
  v_8541 <- eval (svalueMInt v_8540)
  v_8542 <- eval (mi 32 v_8541)
  v_8543 <- eval (extract v_8539 104 112)
  v_8544 <- eval (svalueMInt v_8543)
  v_8545 <- eval (mi 32 v_8544)
  v_8546 <- eval (extract v_8539 112 120)
  v_8547 <- eval (svalueMInt v_8546)
  v_8548 <- eval (mi 32 v_8547)
  v_8549 <- eval (extract v_8539 120 128)
  v_8550 <- eval (svalueMInt v_8549)
  v_8551 <- eval (mi 32 v_8550)
  v_8552 <- eval (concat v_8548 v_8551)
  v_8553 <- eval (concat v_8545 v_8552)
  v_8554 <- eval (concat v_8542 v_8553)
  setRegister (v_3023 : Xmm) v_8554
==========================================
pmovsxbq_X86-SYNTAX (v_3031 : Xmm) (v_3032 : Xmm)
  v_8560 <- getRegister (v_3031 : Xmm)
  v_8561 <- eval (extract v_8560 112 120)
  v_8562 <- eval (svalueMInt v_8561)
  v_8563 <- eval (mi 64 v_8562)
  v_8564 <- eval (extract v_8560 120 128)
  v_8565 <- eval (svalueMInt v_8564)
  v_8566 <- eval (mi 64 v_8565)
  v_8567 <- eval (concat v_8563 v_8566)
  setRegister (v_3032 : Xmm) v_8567
==========================================
pmovsxbw_X86-SYNTAX (v_3040 : Xmm) (v_3041 : Xmm)
  v_8573 <- getRegister (v_3040 : Xmm)
  v_8574 <- eval (extract v_8573 64 72)
  v_8575 <- eval (svalueMInt v_8574)
  v_8576 <- eval (mi 16 v_8575)
  v_8577 <- eval (extract v_8573 72 80)
  v_8578 <- eval (svalueMInt v_8577)
  v_8579 <- eval (mi 16 v_8578)
  v_8580 <- eval (extract v_8573 80 88)
  v_8581 <- eval (svalueMInt v_8580)
  v_8582 <- eval (mi 16 v_8581)
  v_8583 <- eval (extract v_8573 88 96)
  v_8584 <- eval (svalueMInt v_8583)
  v_8585 <- eval (mi 16 v_8584)
  v_8586 <- eval (extract v_8573 96 104)
  v_8587 <- eval (svalueMInt v_8586)
  v_8588 <- eval (mi 16 v_8587)
  v_8589 <- eval (extract v_8573 104 112)
  v_8590 <- eval (svalueMInt v_8589)
  v_8591 <- eval (mi 16 v_8590)
  v_8592 <- eval (extract v_8573 112 120)
  v_8593 <- eval (svalueMInt v_8592)
  v_8594 <- eval (mi 16 v_8593)
  v_8595 <- eval (extract v_8573 120 128)
  v_8596 <- eval (svalueMInt v_8595)
  v_8597 <- eval (mi 16 v_8596)
  v_8598 <- eval (concat v_8594 v_8597)
  v_8599 <- eval (concat v_8591 v_8598)
  v_8600 <- eval (concat v_8588 v_8599)
  v_8601 <- eval (concat v_8585 v_8600)
  v_8602 <- eval (concat v_8582 v_8601)
  v_8603 <- eval (concat v_8579 v_8602)
  v_8604 <- eval (concat v_8576 v_8603)
  setRegister (v_3041 : Xmm) v_8604
==========================================
pmovsxdq_X86-SYNTAX (v_3049 : Xmm) (v_3050 : Xmm)
  v_8610 <- getRegister (v_3049 : Xmm)
  v_8611 <- eval (extract v_8610 64 96)
  v_8612 <- eval (svalueMInt v_8611)
  v_8613 <- eval (mi 64 v_8612)
  v_8614 <- eval (extract v_8610 96 128)
  v_8615 <- eval (svalueMInt v_8614)
  v_8616 <- eval (mi 64 v_8615)
  v_8617 <- eval (concat v_8613 v_8616)
  setRegister (v_3050 : Xmm) v_8617
==========================================
pmovsxwd_X86-SYNTAX (v_3058 : Xmm) (v_3059 : Xmm)
  v_8623 <- getRegister (v_3058 : Xmm)
  v_8624 <- eval (extract v_8623 64 80)
  v_8625 <- eval (svalueMInt v_8624)
  v_8626 <- eval (mi 32 v_8625)
  v_8627 <- eval (extract v_8623 80 96)
  v_8628 <- eval (svalueMInt v_8627)
  v_8629 <- eval (mi 32 v_8628)
  v_8630 <- eval (extract v_8623 96 112)
  v_8631 <- eval (svalueMInt v_8630)
  v_8632 <- eval (mi 32 v_8631)
  v_8633 <- eval (extract v_8623 112 128)
  v_8634 <- eval (svalueMInt v_8633)
  v_8635 <- eval (mi 32 v_8634)
  v_8636 <- eval (concat v_8632 v_8635)
  v_8637 <- eval (concat v_8629 v_8636)
  v_8638 <- eval (concat v_8626 v_8637)
  setRegister (v_3059 : Xmm) v_8638
==========================================
pmovsxwq_X86-SYNTAX (v_3067 : Xmm) (v_3068 : Xmm)
  v_8644 <- getRegister (v_3067 : Xmm)
  v_8645 <- eval (extract v_8644 96 112)
  v_8646 <- eval (svalueMInt v_8645)
  v_8647 <- eval (mi 64 v_8646)
  v_8648 <- eval (extract v_8644 112 128)
  v_8649 <- eval (svalueMInt v_8648)
  v_8650 <- eval (mi 64 v_8649)
  v_8651 <- eval (concat v_8647 v_8650)
  setRegister (v_3068 : Xmm) v_8651
==========================================
pmovzxbd_X86-SYNTAX (v_3076 : Xmm) (v_3077 : Xmm)
  v_8657 <- getRegister (v_3076 : Xmm)
  v_8658 <- eval (extract v_8657 96 104)
  v_8659 <- eval (extract v_8657 104 112)
  v_8660 <- eval (extract v_8657 112 120)
  v_8661 <- eval (extract v_8657 120 128)
  v_8662 <- eval (concat (bv_nat 24 0) v_8661)
  v_8663 <- eval (concat v_8660 v_8662)
  v_8664 <- eval (concat (bv_nat 24 0) v_8663)
  v_8665 <- eval (concat v_8659 v_8664)
  v_8666 <- eval (concat (bv_nat 24 0) v_8665)
  v_8667 <- eval (concat v_8658 v_8666)
  v_8668 <- eval (concat (bv_nat 24 0) v_8667)
  setRegister (v_3077 : Xmm) v_8668
==========================================
pmovzxbq_X86-SYNTAX (v_3085 : Xmm) (v_3086 : Xmm)
  v_8674 <- getRegister (v_3085 : Xmm)
  v_8675 <- eval (extract v_8674 112 120)
  v_8676 <- eval (extract v_8674 120 128)
  v_8677 <- eval (concat (bv_nat 56 0) v_8676)
  v_8678 <- eval (concat v_8675 v_8677)
  v_8679 <- eval (concat (bv_nat 56 0) v_8678)
  setRegister (v_3086 : Xmm) v_8679
==========================================
pmovzxbw_X86-SYNTAX (v_3094 : Xmm) (v_3095 : Xmm)
  v_8685 <- getRegister (v_3094 : Xmm)
  v_8686 <- eval (extract v_8685 64 72)
  v_8687 <- eval (extract v_8685 72 80)
  v_8688 <- eval (extract v_8685 80 88)
  v_8689 <- eval (extract v_8685 88 96)
  v_8690 <- eval (extract v_8685 96 104)
  v_8691 <- eval (extract v_8685 104 112)
  v_8692 <- eval (extract v_8685 112 120)
  v_8693 <- eval (extract v_8685 120 128)
  v_8694 <- eval (concat (bv_nat 8 0) v_8693)
  v_8695 <- eval (concat v_8692 v_8694)
  v_8696 <- eval (concat (bv_nat 8 0) v_8695)
  v_8697 <- eval (concat v_8691 v_8696)
  v_8698 <- eval (concat (bv_nat 8 0) v_8697)
  v_8699 <- eval (concat v_8690 v_8698)
  v_8700 <- eval (concat (bv_nat 8 0) v_8699)
  v_8701 <- eval (concat v_8689 v_8700)
  v_8702 <- eval (concat (bv_nat 8 0) v_8701)
  v_8703 <- eval (concat v_8688 v_8702)
  v_8704 <- eval (concat (bv_nat 8 0) v_8703)
  v_8705 <- eval (concat v_8687 v_8704)
  v_8706 <- eval (concat (bv_nat 8 0) v_8705)
  v_8707 <- eval (concat v_8686 v_8706)
  v_8708 <- eval (concat (bv_nat 8 0) v_8707)
  setRegister (v_3095 : Xmm) v_8708
==========================================
pmovzxdq_X86-SYNTAX (v_3103 : Xmm) (v_3104 : Xmm)
  v_8714 <- getRegister (v_3103 : Xmm)
  v_8715 <- eval (extract v_8714 64 96)
  v_8716 <- eval (extract v_8714 96 128)
  v_8717 <- eval (concat (bv_nat 32 0) v_8716)
  v_8718 <- eval (concat v_8715 v_8717)
  v_8719 <- eval (concat (bv_nat 32 0) v_8718)
  setRegister (v_3104 : Xmm) v_8719
==========================================
pmovzxwd_X86-SYNTAX (v_3112 : Xmm) (v_3113 : Xmm)
  v_8725 <- getRegister (v_3112 : Xmm)
  v_8726 <- eval (extract v_8725 64 80)
  v_8727 <- eval (extract v_8725 80 96)
  v_8728 <- eval (extract v_8725 96 112)
  v_8729 <- eval (extract v_8725 112 128)
  v_8730 <- eval (concat (bv_nat 16 0) v_8729)
  v_8731 <- eval (concat v_8728 v_8730)
  v_8732 <- eval (concat (bv_nat 16 0) v_8731)
  v_8733 <- eval (concat v_8727 v_8732)
  v_8734 <- eval (concat (bv_nat 16 0) v_8733)
  v_8735 <- eval (concat v_8726 v_8734)
  v_8736 <- eval (concat (bv_nat 16 0) v_8735)
  setRegister (v_3113 : Xmm) v_8736
==========================================
pmovzxwq_X86-SYNTAX (v_3121 : Xmm) (v_3122 : Xmm)
  v_8742 <- getRegister (v_3121 : Xmm)
  v_8743 <- eval (extract v_8742 96 112)
  v_8744 <- eval (extract v_8742 112 128)
  v_8745 <- eval (concat (bv_nat 48 0) v_8744)
  v_8746 <- eval (concat v_8743 v_8745)
  v_8747 <- eval (concat (bv_nat 48 0) v_8746)
  setRegister (v_3122 : Xmm) v_8747
==========================================
pmuldq_X86-SYNTAX (v_3130 : Xmm) (v_3131 : Xmm)
  v_8753 <- getRegister (v_3131 : Xmm)
  v_8754 <- eval (extract v_8753 32 64)
  v_8755 <- eval (svalueMInt v_8754)
  v_8756 <- eval (mi 64 v_8755)
  v_8757 <- getRegister (v_3130 : Xmm)
  v_8758 <- eval (extract v_8757 32 64)
  v_8759 <- eval (svalueMInt v_8758)
  v_8760 <- eval (mi 64 v_8759)
  v_8761 <- eval (mul v_8756 v_8760)
  v_8762 <- eval (extract v_8753 96 128)
  v_8763 <- eval (svalueMInt v_8762)
  v_8764 <- eval (mi 64 v_8763)
  v_8765 <- eval (extract v_8757 96 128)
  v_8766 <- eval (svalueMInt v_8765)
  v_8767 <- eval (mi 64 v_8766)
  v_8768 <- eval (mul v_8764 v_8767)
  v_8769 <- eval (concat v_8761 v_8768)
  setRegister (v_3131 : Xmm) v_8769
==========================================
pmulhrsw_X86-SYNTAX (v_3139 : Xmm) (v_3140 : Xmm)
  v_8775 <- getRegister (v_3140 : Xmm)
  v_8776 <- eval (extract v_8775 0 16)
  v_8777 <- eval (svalueMInt v_8776)
  v_8778 <- eval (mi 32 v_8777)
  v_8779 <- getRegister (v_3139 : Xmm)
  v_8780 <- eval (extract v_8779 0 16)
  v_8781 <- eval (svalueMInt v_8780)
  v_8782 <- eval (mi 32 v_8781)
  v_8783 <- eval (mul v_8778 v_8782)
  v_8784 <- eval (lshr v_8783 14)
  v_8785 <- eval (add v_8784 (bv_nat 32 1))
  v_8786 <- eval (extract v_8785 15 31)
  v_8787 <- eval (extract v_8775 16 32)
  v_8788 <- eval (svalueMInt v_8787)
  v_8789 <- eval (mi 32 v_8788)
  v_8790 <- eval (extract v_8779 16 32)
  v_8791 <- eval (svalueMInt v_8790)
  v_8792 <- eval (mi 32 v_8791)
  v_8793 <- eval (mul v_8789 v_8792)
  v_8794 <- eval (lshr v_8793 14)
  v_8795 <- eval (add v_8794 (bv_nat 32 1))
  v_8796 <- eval (extract v_8795 15 31)
  v_8797 <- eval (extract v_8775 32 48)
  v_8798 <- eval (svalueMInt v_8797)
  v_8799 <- eval (mi 32 v_8798)
  v_8800 <- eval (extract v_8779 32 48)
  v_8801 <- eval (svalueMInt v_8800)
  v_8802 <- eval (mi 32 v_8801)
  v_8803 <- eval (mul v_8799 v_8802)
  v_8804 <- eval (lshr v_8803 14)
  v_8805 <- eval (add v_8804 (bv_nat 32 1))
  v_8806 <- eval (extract v_8805 15 31)
  v_8807 <- eval (extract v_8775 48 64)
  v_8808 <- eval (svalueMInt v_8807)
  v_8809 <- eval (mi 32 v_8808)
  v_8810 <- eval (extract v_8779 48 64)
  v_8811 <- eval (svalueMInt v_8810)
  v_8812 <- eval (mi 32 v_8811)
  v_8813 <- eval (mul v_8809 v_8812)
  v_8814 <- eval (lshr v_8813 14)
  v_8815 <- eval (add v_8814 (bv_nat 32 1))
  v_8816 <- eval (extract v_8815 15 31)
  v_8817 <- eval (extract v_8775 64 80)
  v_8818 <- eval (svalueMInt v_8817)
  v_8819 <- eval (mi 32 v_8818)
  v_8820 <- eval (extract v_8779 64 80)
  v_8821 <- eval (svalueMInt v_8820)
  v_8822 <- eval (mi 32 v_8821)
  v_8823 <- eval (mul v_8819 v_8822)
  v_8824 <- eval (lshr v_8823 14)
  v_8825 <- eval (add v_8824 (bv_nat 32 1))
  v_8826 <- eval (extract v_8825 15 31)
  v_8827 <- eval (extract v_8775 80 96)
  v_8828 <- eval (svalueMInt v_8827)
  v_8829 <- eval (mi 32 v_8828)
  v_8830 <- eval (extract v_8779 80 96)
  v_8831 <- eval (svalueMInt v_8830)
  v_8832 <- eval (mi 32 v_8831)
  v_8833 <- eval (mul v_8829 v_8832)
  v_8834 <- eval (lshr v_8833 14)
  v_8835 <- eval (add v_8834 (bv_nat 32 1))
  v_8836 <- eval (extract v_8835 15 31)
  v_8837 <- eval (extract v_8775 96 112)
  v_8838 <- eval (svalueMInt v_8837)
  v_8839 <- eval (mi 32 v_8838)
  v_8840 <- eval (extract v_8779 96 112)
  v_8841 <- eval (svalueMInt v_8840)
  v_8842 <- eval (mi 32 v_8841)
  v_8843 <- eval (mul v_8839 v_8842)
  v_8844 <- eval (lshr v_8843 14)
  v_8845 <- eval (add v_8844 (bv_nat 32 1))
  v_8846 <- eval (extract v_8845 15 31)
  v_8847 <- eval (extract v_8775 112 128)
  v_8848 <- eval (svalueMInt v_8847)
  v_8849 <- eval (mi 32 v_8848)
  v_8850 <- eval (extract v_8779 112 128)
  v_8851 <- eval (svalueMInt v_8850)
  v_8852 <- eval (mi 32 v_8851)
  v_8853 <- eval (mul v_8849 v_8852)
  v_8854 <- eval (lshr v_8853 14)
  v_8855 <- eval (add v_8854 (bv_nat 32 1))
  v_8856 <- eval (extract v_8855 15 31)
  v_8857 <- eval (concat v_8846 v_8856)
  v_8858 <- eval (concat v_8836 v_8857)
  v_8859 <- eval (concat v_8826 v_8858)
  v_8860 <- eval (concat v_8816 v_8859)
  v_8861 <- eval (concat v_8806 v_8860)
  v_8862 <- eval (concat v_8796 v_8861)
  v_8863 <- eval (concat v_8786 v_8862)
  setRegister (v_3140 : Xmm) v_8863
==========================================
pmulhuw_X86-SYNTAX (v_3148 : Xmm) (v_3149 : Xmm)
  v_8869 <- getRegister (v_3149 : Xmm)
  v_8870 <- eval (extract v_8869 0 16)
  v_8871 <- eval (concat (bv_nat 16 0) v_8870)
  v_8872 <- getRegister (v_3148 : Xmm)
  v_8873 <- eval (extract v_8872 0 16)
  v_8874 <- eval (concat (bv_nat 16 0) v_8873)
  v_8875 <- eval (mul v_8871 v_8874)
  v_8876 <- eval (extract v_8875 0 16)
  v_8877 <- eval (extract v_8869 16 32)
  v_8878 <- eval (concat (bv_nat 16 0) v_8877)
  v_8879 <- eval (extract v_8872 16 32)
  v_8880 <- eval (concat (bv_nat 16 0) v_8879)
  v_8881 <- eval (mul v_8878 v_8880)
  v_8882 <- eval (extract v_8881 0 16)
  v_8883 <- eval (extract v_8869 32 48)
  v_8884 <- eval (concat (bv_nat 16 0) v_8883)
  v_8885 <- eval (extract v_8872 32 48)
  v_8886 <- eval (concat (bv_nat 16 0) v_8885)
  v_8887 <- eval (mul v_8884 v_8886)
  v_8888 <- eval (extract v_8887 0 16)
  v_8889 <- eval (extract v_8869 48 64)
  v_8890 <- eval (concat (bv_nat 16 0) v_8889)
  v_8891 <- eval (extract v_8872 48 64)
  v_8892 <- eval (concat (bv_nat 16 0) v_8891)
  v_8893 <- eval (mul v_8890 v_8892)
  v_8894 <- eval (extract v_8893 0 16)
  v_8895 <- eval (extract v_8869 64 80)
  v_8896 <- eval (concat (bv_nat 16 0) v_8895)
  v_8897 <- eval (extract v_8872 64 80)
  v_8898 <- eval (concat (bv_nat 16 0) v_8897)
  v_8899 <- eval (mul v_8896 v_8898)
  v_8900 <- eval (extract v_8899 0 16)
  v_8901 <- eval (extract v_8869 80 96)
  v_8902 <- eval (concat (bv_nat 16 0) v_8901)
  v_8903 <- eval (extract v_8872 80 96)
  v_8904 <- eval (concat (bv_nat 16 0) v_8903)
  v_8905 <- eval (mul v_8902 v_8904)
  v_8906 <- eval (extract v_8905 0 16)
  v_8907 <- eval (extract v_8869 96 112)
  v_8908 <- eval (concat (bv_nat 16 0) v_8907)
  v_8909 <- eval (extract v_8872 96 112)
  v_8910 <- eval (concat (bv_nat 16 0) v_8909)
  v_8911 <- eval (mul v_8908 v_8910)
  v_8912 <- eval (extract v_8911 0 16)
  v_8913 <- eval (extract v_8869 112 128)
  v_8914 <- eval (concat (bv_nat 16 0) v_8913)
  v_8915 <- eval (extract v_8872 112 128)
  v_8916 <- eval (concat (bv_nat 16 0) v_8915)
  v_8917 <- eval (mul v_8914 v_8916)
  v_8918 <- eval (extract v_8917 0 16)
  v_8919 <- eval (concat v_8912 v_8918)
  v_8920 <- eval (concat v_8906 v_8919)
  v_8921 <- eval (concat v_8900 v_8920)
  v_8922 <- eval (concat v_8894 v_8921)
  v_8923 <- eval (concat v_8888 v_8922)
  v_8924 <- eval (concat v_8882 v_8923)
  v_8925 <- eval (concat v_8876 v_8924)
  setRegister (v_3149 : Xmm) v_8925
==========================================
pmulhw_X86-SYNTAX (v_3157 : Xmm) (v_3158 : Xmm)
  v_8931 <- getRegister (v_3158 : Xmm)
  v_8932 <- eval (extract v_8931 0 16)
  v_8933 <- eval (svalueMInt v_8932)
  v_8934 <- eval (mi 32 v_8933)
  v_8935 <- getRegister (v_3157 : Xmm)
  v_8936 <- eval (extract v_8935 0 16)
  v_8937 <- eval (svalueMInt v_8936)
  v_8938 <- eval (mi 32 v_8937)
  v_8939 <- eval (mul v_8934 v_8938)
  v_8940 <- eval (extract v_8939 0 16)
  v_8941 <- eval (extract v_8931 16 32)
  v_8942 <- eval (svalueMInt v_8941)
  v_8943 <- eval (mi 32 v_8942)
  v_8944 <- eval (extract v_8935 16 32)
  v_8945 <- eval (svalueMInt v_8944)
  v_8946 <- eval (mi 32 v_8945)
  v_8947 <- eval (mul v_8943 v_8946)
  v_8948 <- eval (extract v_8947 0 16)
  v_8949 <- eval (extract v_8931 32 48)
  v_8950 <- eval (svalueMInt v_8949)
  v_8951 <- eval (mi 32 v_8950)
  v_8952 <- eval (extract v_8935 32 48)
  v_8953 <- eval (svalueMInt v_8952)
  v_8954 <- eval (mi 32 v_8953)
  v_8955 <- eval (mul v_8951 v_8954)
  v_8956 <- eval (extract v_8955 0 16)
  v_8957 <- eval (extract v_8931 48 64)
  v_8958 <- eval (svalueMInt v_8957)
  v_8959 <- eval (mi 32 v_8958)
  v_8960 <- eval (extract v_8935 48 64)
  v_8961 <- eval (svalueMInt v_8960)
  v_8962 <- eval (mi 32 v_8961)
  v_8963 <- eval (mul v_8959 v_8962)
  v_8964 <- eval (extract v_8963 0 16)
  v_8965 <- eval (extract v_8931 64 80)
  v_8966 <- eval (svalueMInt v_8965)
  v_8967 <- eval (mi 32 v_8966)
  v_8968 <- eval (extract v_8935 64 80)
  v_8969 <- eval (svalueMInt v_8968)
  v_8970 <- eval (mi 32 v_8969)
  v_8971 <- eval (mul v_8967 v_8970)
  v_8972 <- eval (extract v_8971 0 16)
  v_8973 <- eval (extract v_8931 80 96)
  v_8974 <- eval (svalueMInt v_8973)
  v_8975 <- eval (mi 32 v_8974)
  v_8976 <- eval (extract v_8935 80 96)
  v_8977 <- eval (svalueMInt v_8976)
  v_8978 <- eval (mi 32 v_8977)
  v_8979 <- eval (mul v_8975 v_8978)
  v_8980 <- eval (extract v_8979 0 16)
  v_8981 <- eval (extract v_8931 96 112)
  v_8982 <- eval (svalueMInt v_8981)
  v_8983 <- eval (mi 32 v_8982)
  v_8984 <- eval (extract v_8935 96 112)
  v_8985 <- eval (svalueMInt v_8984)
  v_8986 <- eval (mi 32 v_8985)
  v_8987 <- eval (mul v_8983 v_8986)
  v_8988 <- eval (extract v_8987 0 16)
  v_8989 <- eval (extract v_8931 112 128)
  v_8990 <- eval (svalueMInt v_8989)
  v_8991 <- eval (mi 32 v_8990)
  v_8992 <- eval (extract v_8935 112 128)
  v_8993 <- eval (svalueMInt v_8992)
  v_8994 <- eval (mi 32 v_8993)
  v_8995 <- eval (mul v_8991 v_8994)
  v_8996 <- eval (extract v_8995 0 16)
  v_8997 <- eval (concat v_8988 v_8996)
  v_8998 <- eval (concat v_8980 v_8997)
  v_8999 <- eval (concat v_8972 v_8998)
  v_9000 <- eval (concat v_8964 v_8999)
  v_9001 <- eval (concat v_8956 v_9000)
  v_9002 <- eval (concat v_8948 v_9001)
  v_9003 <- eval (concat v_8940 v_9002)
  setRegister (v_3158 : Xmm) v_9003
==========================================
pmulld_X86-SYNTAX (v_3166 : Xmm) (v_3167 : Xmm)
  v_9009 <- getRegister (v_3167 : Xmm)
  v_9010 <- eval (extract v_9009 0 32)
  v_9011 <- eval (svalueMInt v_9010)
  v_9012 <- eval (mi 64 v_9011)
  v_9013 <- getRegister (v_3166 : Xmm)
  v_9014 <- eval (extract v_9013 0 32)
  v_9015 <- eval (svalueMInt v_9014)
  v_9016 <- eval (mi 64 v_9015)
  v_9017 <- eval (mul v_9012 v_9016)
  v_9018 <- eval (extract v_9017 32 64)
  v_9019 <- eval (extract v_9009 32 64)
  v_9020 <- eval (svalueMInt v_9019)
  v_9021 <- eval (mi 64 v_9020)
  v_9022 <- eval (extract v_9013 32 64)
  v_9023 <- eval (svalueMInt v_9022)
  v_9024 <- eval (mi 64 v_9023)
  v_9025 <- eval (mul v_9021 v_9024)
  v_9026 <- eval (extract v_9025 32 64)
  v_9027 <- eval (extract v_9009 64 96)
  v_9028 <- eval (svalueMInt v_9027)
  v_9029 <- eval (mi 64 v_9028)
  v_9030 <- eval (extract v_9013 64 96)
  v_9031 <- eval (svalueMInt v_9030)
  v_9032 <- eval (mi 64 v_9031)
  v_9033 <- eval (mul v_9029 v_9032)
  v_9034 <- eval (extract v_9033 32 64)
  v_9035 <- eval (extract v_9009 96 128)
  v_9036 <- eval (svalueMInt v_9035)
  v_9037 <- eval (mi 64 v_9036)
  v_9038 <- eval (extract v_9013 96 128)
  v_9039 <- eval (svalueMInt v_9038)
  v_9040 <- eval (mi 64 v_9039)
  v_9041 <- eval (mul v_9037 v_9040)
  v_9042 <- eval (extract v_9041 32 64)
  v_9043 <- eval (concat v_9034 v_9042)
  v_9044 <- eval (concat v_9026 v_9043)
  v_9045 <- eval (concat v_9018 v_9044)
  setRegister (v_3167 : Xmm) v_9045
==========================================
pmullw_X86-SYNTAX (v_3175 : Xmm) (v_3176 : Xmm)
  v_9051 <- getRegister (v_3176 : Xmm)
  v_9052 <- eval (extract v_9051 0 16)
  v_9053 <- eval (svalueMInt v_9052)
  v_9054 <- eval (mi 32 v_9053)
  v_9055 <- getRegister (v_3175 : Xmm)
  v_9056 <- eval (extract v_9055 0 16)
  v_9057 <- eval (svalueMInt v_9056)
  v_9058 <- eval (mi 32 v_9057)
  v_9059 <- eval (mul v_9054 v_9058)
  v_9060 <- eval (extract v_9059 16 32)
  v_9061 <- eval (extract v_9051 16 32)
  v_9062 <- eval (svalueMInt v_9061)
  v_9063 <- eval (mi 32 v_9062)
  v_9064 <- eval (extract v_9055 16 32)
  v_9065 <- eval (svalueMInt v_9064)
  v_9066 <- eval (mi 32 v_9065)
  v_9067 <- eval (mul v_9063 v_9066)
  v_9068 <- eval (extract v_9067 16 32)
  v_9069 <- eval (extract v_9051 32 48)
  v_9070 <- eval (svalueMInt v_9069)
  v_9071 <- eval (mi 32 v_9070)
  v_9072 <- eval (extract v_9055 32 48)
  v_9073 <- eval (svalueMInt v_9072)
  v_9074 <- eval (mi 32 v_9073)
  v_9075 <- eval (mul v_9071 v_9074)
  v_9076 <- eval (extract v_9075 16 32)
  v_9077 <- eval (extract v_9051 48 64)
  v_9078 <- eval (svalueMInt v_9077)
  v_9079 <- eval (mi 32 v_9078)
  v_9080 <- eval (extract v_9055 48 64)
  v_9081 <- eval (svalueMInt v_9080)
  v_9082 <- eval (mi 32 v_9081)
  v_9083 <- eval (mul v_9079 v_9082)
  v_9084 <- eval (extract v_9083 16 32)
  v_9085 <- eval (extract v_9051 64 80)
  v_9086 <- eval (svalueMInt v_9085)
  v_9087 <- eval (mi 32 v_9086)
  v_9088 <- eval (extract v_9055 64 80)
  v_9089 <- eval (svalueMInt v_9088)
  v_9090 <- eval (mi 32 v_9089)
  v_9091 <- eval (mul v_9087 v_9090)
  v_9092 <- eval (extract v_9091 16 32)
  v_9093 <- eval (extract v_9051 80 96)
  v_9094 <- eval (svalueMInt v_9093)
  v_9095 <- eval (mi 32 v_9094)
  v_9096 <- eval (extract v_9055 80 96)
  v_9097 <- eval (svalueMInt v_9096)
  v_9098 <- eval (mi 32 v_9097)
  v_9099 <- eval (mul v_9095 v_9098)
  v_9100 <- eval (extract v_9099 16 32)
  v_9101 <- eval (extract v_9051 96 112)
  v_9102 <- eval (svalueMInt v_9101)
  v_9103 <- eval (mi 32 v_9102)
  v_9104 <- eval (extract v_9055 96 112)
  v_9105 <- eval (svalueMInt v_9104)
  v_9106 <- eval (mi 32 v_9105)
  v_9107 <- eval (mul v_9103 v_9106)
  v_9108 <- eval (extract v_9107 16 32)
  v_9109 <- eval (extract v_9051 112 128)
  v_9110 <- eval (svalueMInt v_9109)
  v_9111 <- eval (mi 32 v_9110)
  v_9112 <- eval (extract v_9055 112 128)
  v_9113 <- eval (svalueMInt v_9112)
  v_9114 <- eval (mi 32 v_9113)
  v_9115 <- eval (mul v_9111 v_9114)
  v_9116 <- eval (extract v_9115 16 32)
  v_9117 <- eval (concat v_9108 v_9116)
  v_9118 <- eval (concat v_9100 v_9117)
  v_9119 <- eval (concat v_9092 v_9118)
  v_9120 <- eval (concat v_9084 v_9119)
  v_9121 <- eval (concat v_9076 v_9120)
  v_9122 <- eval (concat v_9068 v_9121)
  v_9123 <- eval (concat v_9060 v_9122)
  setRegister (v_3176 : Xmm) v_9123
==========================================
pmuludq_X86-SYNTAX (v_3184 : Xmm) (v_3185 : Xmm)
  v_9129 <- getRegister (v_3185 : Xmm)
  v_9130 <- eval (extract v_9129 32 64)
  v_9131 <- eval (concat (bv_nat 32 0) v_9130)
  v_9132 <- getRegister (v_3184 : Xmm)
  v_9133 <- eval (extract v_9132 32 64)
  v_9134 <- eval (concat (bv_nat 32 0) v_9133)
  v_9135 <- eval (mul v_9131 v_9134)
  v_9136 <- eval (extract v_9129 96 128)
  v_9137 <- eval (concat (bv_nat 32 0) v_9136)
  v_9138 <- eval (extract v_9132 96 128)
  v_9139 <- eval (concat (bv_nat 32 0) v_9138)
  v_9140 <- eval (mul v_9137 v_9139)
  v_9141 <- eval (concat v_9135 v_9140)
  setRegister (v_3185 : Xmm) v_9141
==========================================
popcntl_X86-SYNTAX (v_3194 : R32) (v_3195 : R32)
  v_9147 <- getRegister (v_3194 : R32)
  v_9148 <- eval (eq v_9147 (bv_nat 32 0))
  v_9149 <- eval (mux v_9148 (bv_nat 1 1) (bv_nat 1 0))
  v_9150 <- eval (extract v_9147 0 1)
  v_9151 <- eval (concat (bv_nat 1 0) v_9150)
  v_9152 <- eval (extract v_9147 1 2)
  v_9153 <- eval (concat (bv_nat 1 0) v_9152)
  v_9154 <- eval (add v_9151 v_9153)
  v_9155 <- eval (concat (bv_nat 2 0) v_9154)
  v_9156 <- eval (extract v_9147 2 3)
  v_9157 <- eval (concat (bv_nat 1 0) v_9156)
  v_9158 <- eval (extract v_9147 3 4)
  v_9159 <- eval (concat (bv_nat 1 0) v_9158)
  v_9160 <- eval (add v_9157 v_9159)
  v_9161 <- eval (concat (bv_nat 2 0) v_9160)
  v_9162 <- eval (add v_9155 v_9161)
  v_9163 <- eval (concat (bv_nat 4 0) v_9162)
  v_9164 <- eval (extract v_9147 4 5)
  v_9165 <- eval (concat (bv_nat 1 0) v_9164)
  v_9166 <- eval (extract v_9147 5 6)
  v_9167 <- eval (concat (bv_nat 1 0) v_9166)
  v_9168 <- eval (add v_9165 v_9167)
  v_9169 <- eval (concat (bv_nat 2 0) v_9168)
  v_9170 <- eval (extract v_9147 6 7)
  v_9171 <- eval (concat (bv_nat 1 0) v_9170)
  v_9172 <- eval (extract v_9147 7 8)
  v_9173 <- eval (concat (bv_nat 1 0) v_9172)
  v_9174 <- eval (add v_9171 v_9173)
  v_9175 <- eval (concat (bv_nat 2 0) v_9174)
  v_9176 <- eval (add v_9169 v_9175)
  v_9177 <- eval (concat (bv_nat 4 0) v_9176)
  v_9178 <- eval (add v_9163 v_9177)
  v_9179 <- eval (concat (bv_nat 8 0) v_9178)
  v_9180 <- eval (extract v_9147 8 9)
  v_9181 <- eval (concat (bv_nat 1 0) v_9180)
  v_9182 <- eval (extract v_9147 9 10)
  v_9183 <- eval (concat (bv_nat 1 0) v_9182)
  v_9184 <- eval (add v_9181 v_9183)
  v_9185 <- eval (concat (bv_nat 2 0) v_9184)
  v_9186 <- eval (extract v_9147 10 11)
  v_9187 <- eval (concat (bv_nat 1 0) v_9186)
  v_9188 <- eval (extract v_9147 11 12)
  v_9189 <- eval (concat (bv_nat 1 0) v_9188)
  v_9190 <- eval (add v_9187 v_9189)
  v_9191 <- eval (concat (bv_nat 2 0) v_9190)
  v_9192 <- eval (add v_9185 v_9191)
  v_9193 <- eval (concat (bv_nat 4 0) v_9192)
  v_9194 <- eval (extract v_9147 12 13)
  v_9195 <- eval (concat (bv_nat 1 0) v_9194)
  v_9196 <- eval (extract v_9147 13 14)
  v_9197 <- eval (concat (bv_nat 1 0) v_9196)
  v_9198 <- eval (add v_9195 v_9197)
  v_9199 <- eval (concat (bv_nat 2 0) v_9198)
  v_9200 <- eval (extract v_9147 14 15)
  v_9201 <- eval (concat (bv_nat 1 0) v_9200)
  v_9202 <- eval (extract v_9147 15 16)
  v_9203 <- eval (concat (bv_nat 1 0) v_9202)
  v_9204 <- eval (add v_9201 v_9203)
  v_9205 <- eval (concat (bv_nat 2 0) v_9204)
  v_9206 <- eval (add v_9199 v_9205)
  v_9207 <- eval (concat (bv_nat 4 0) v_9206)
  v_9208 <- eval (add v_9193 v_9207)
  v_9209 <- eval (concat (bv_nat 8 0) v_9208)
  v_9210 <- eval (add v_9179 v_9209)
  v_9211 <- eval (concat (bv_nat 16 0) v_9210)
  v_9212 <- eval (extract v_9147 16 17)
  v_9213 <- eval (concat (bv_nat 1 0) v_9212)
  v_9214 <- eval (extract v_9147 17 18)
  v_9215 <- eval (concat (bv_nat 1 0) v_9214)
  v_9216 <- eval (add v_9213 v_9215)
  v_9217 <- eval (concat (bv_nat 2 0) v_9216)
  v_9218 <- eval (extract v_9147 18 19)
  v_9219 <- eval (concat (bv_nat 1 0) v_9218)
  v_9220 <- eval (extract v_9147 19 20)
  v_9221 <- eval (concat (bv_nat 1 0) v_9220)
  v_9222 <- eval (add v_9219 v_9221)
  v_9223 <- eval (concat (bv_nat 2 0) v_9222)
  v_9224 <- eval (add v_9217 v_9223)
  v_9225 <- eval (concat (bv_nat 4 0) v_9224)
  v_9226 <- eval (extract v_9147 20 21)
  v_9227 <- eval (concat (bv_nat 1 0) v_9226)
  v_9228 <- eval (extract v_9147 21 22)
  v_9229 <- eval (concat (bv_nat 1 0) v_9228)
  v_9230 <- eval (add v_9227 v_9229)
  v_9231 <- eval (concat (bv_nat 2 0) v_9230)
  v_9232 <- eval (extract v_9147 22 23)
  v_9233 <- eval (concat (bv_nat 1 0) v_9232)
  v_9234 <- eval (extract v_9147 23 24)
  v_9235 <- eval (concat (bv_nat 1 0) v_9234)
  v_9236 <- eval (add v_9233 v_9235)
  v_9237 <- eval (concat (bv_nat 2 0) v_9236)
  v_9238 <- eval (add v_9231 v_9237)
  v_9239 <- eval (concat (bv_nat 4 0) v_9238)
  v_9240 <- eval (add v_9225 v_9239)
  v_9241 <- eval (concat (bv_nat 8 0) v_9240)
  v_9242 <- eval (extract v_9147 24 25)
  v_9243 <- eval (concat (bv_nat 1 0) v_9242)
  v_9244 <- eval (extract v_9147 25 26)
  v_9245 <- eval (concat (bv_nat 1 0) v_9244)
  v_9246 <- eval (add v_9243 v_9245)
  v_9247 <- eval (concat (bv_nat 2 0) v_9246)
  v_9248 <- eval (extract v_9147 26 27)
  v_9249 <- eval (concat (bv_nat 1 0) v_9248)
  v_9250 <- eval (extract v_9147 27 28)
  v_9251 <- eval (concat (bv_nat 1 0) v_9250)
  v_9252 <- eval (add v_9249 v_9251)
  v_9253 <- eval (concat (bv_nat 2 0) v_9252)
  v_9254 <- eval (add v_9247 v_9253)
  v_9255 <- eval (concat (bv_nat 4 0) v_9254)
  v_9256 <- eval (extract v_9147 28 29)
  v_9257 <- eval (concat (bv_nat 1 0) v_9256)
  v_9258 <- eval (extract v_9147 29 30)
  v_9259 <- eval (concat (bv_nat 1 0) v_9258)
  v_9260 <- eval (add v_9257 v_9259)
  v_9261 <- eval (concat (bv_nat 2 0) v_9260)
  v_9262 <- eval (extract v_9147 30 31)
  v_9263 <- eval (concat (bv_nat 1 0) v_9262)
  v_9264 <- eval (extract v_9147 31 32)
  v_9265 <- eval (concat (bv_nat 1 0) v_9264)
  v_9266 <- eval (add v_9263 v_9265)
  v_9267 <- eval (concat (bv_nat 2 0) v_9266)
  v_9268 <- eval (add v_9261 v_9267)
  v_9269 <- eval (concat (bv_nat 4 0) v_9268)
  v_9270 <- eval (add v_9255 v_9269)
  v_9271 <- eval (concat (bv_nat 8 0) v_9270)
  v_9272 <- eval (add v_9241 v_9271)
  v_9273 <- eval (concat (bv_nat 16 0) v_9272)
  v_9274 <- eval (add v_9211 v_9273)
  setRegister (v_3195 : R32) v_9274
  setRegister of (bv_nat 1 0)
  setRegister pf (bv_nat 1 0)
  setRegister zf v_9149
  setRegister af (bv_nat 1 0)
  setRegister sf (bv_nat 1 0)
  setRegister cf (bv_nat 1 0)
==========================================
popcntq_X86-SYNTAX (v_3203 : R64) (v_3204 : R64)
  v_9286 <- getRegister (v_3203 : R64)
  v_9287 <- eval (eq v_9286 (bv_nat 64 0))
  v_9288 <- eval (mux v_9287 (bv_nat 1 1) (bv_nat 1 0))
  v_9289 <- eval (extract v_9286 0 1)
  v_9290 <- eval (concat (bv_nat 1 0) v_9289)
  v_9291 <- eval (extract v_9286 1 2)
  v_9292 <- eval (concat (bv_nat 1 0) v_9291)
  v_9293 <- eval (add v_9290 v_9292)
  v_9294 <- eval (concat (bv_nat 2 0) v_9293)
  v_9295 <- eval (extract v_9286 2 3)
  v_9296 <- eval (concat (bv_nat 1 0) v_9295)
  v_9297 <- eval (extract v_9286 3 4)
  v_9298 <- eval (concat (bv_nat 1 0) v_9297)
  v_9299 <- eval (add v_9296 v_9298)
  v_9300 <- eval (concat (bv_nat 2 0) v_9299)
  v_9301 <- eval (add v_9294 v_9300)
  v_9302 <- eval (concat (bv_nat 4 0) v_9301)
  v_9303 <- eval (extract v_9286 4 5)
  v_9304 <- eval (concat (bv_nat 1 0) v_9303)
  v_9305 <- eval (extract v_9286 5 6)
  v_9306 <- eval (concat (bv_nat 1 0) v_9305)
  v_9307 <- eval (add v_9304 v_9306)
  v_9308 <- eval (concat (bv_nat 2 0) v_9307)
  v_9309 <- eval (extract v_9286 6 7)
  v_9310 <- eval (concat (bv_nat 1 0) v_9309)
  v_9311 <- eval (extract v_9286 7 8)
  v_9312 <- eval (concat (bv_nat 1 0) v_9311)
  v_9313 <- eval (add v_9310 v_9312)
  v_9314 <- eval (concat (bv_nat 2 0) v_9313)
  v_9315 <- eval (add v_9308 v_9314)
  v_9316 <- eval (concat (bv_nat 4 0) v_9315)
  v_9317 <- eval (add v_9302 v_9316)
  v_9318 <- eval (concat (bv_nat 8 0) v_9317)
  v_9319 <- eval (extract v_9286 8 9)
  v_9320 <- eval (concat (bv_nat 1 0) v_9319)
  v_9321 <- eval (extract v_9286 9 10)
  v_9322 <- eval (concat (bv_nat 1 0) v_9321)
  v_9323 <- eval (add v_9320 v_9322)
  v_9324 <- eval (concat (bv_nat 2 0) v_9323)
  v_9325 <- eval (extract v_9286 10 11)
  v_9326 <- eval (concat (bv_nat 1 0) v_9325)
  v_9327 <- eval (extract v_9286 11 12)
  v_9328 <- eval (concat (bv_nat 1 0) v_9327)
  v_9329 <- eval (add v_9326 v_9328)
  v_9330 <- eval (concat (bv_nat 2 0) v_9329)
  v_9331 <- eval (add v_9324 v_9330)
  v_9332 <- eval (concat (bv_nat 4 0) v_9331)
  v_9333 <- eval (extract v_9286 12 13)
  v_9334 <- eval (concat (bv_nat 1 0) v_9333)
  v_9335 <- eval (extract v_9286 13 14)
  v_9336 <- eval (concat (bv_nat 1 0) v_9335)
  v_9337 <- eval (add v_9334 v_9336)
  v_9338 <- eval (concat (bv_nat 2 0) v_9337)
  v_9339 <- eval (extract v_9286 14 15)
  v_9340 <- eval (concat (bv_nat 1 0) v_9339)
  v_9341 <- eval (extract v_9286 15 16)
  v_9342 <- eval (concat (bv_nat 1 0) v_9341)
  v_9343 <- eval (add v_9340 v_9342)
  v_9344 <- eval (concat (bv_nat 2 0) v_9343)
  v_9345 <- eval (add v_9338 v_9344)
  v_9346 <- eval (concat (bv_nat 4 0) v_9345)
  v_9347 <- eval (add v_9332 v_9346)
  v_9348 <- eval (concat (bv_nat 8 0) v_9347)
  v_9349 <- eval (add v_9318 v_9348)
  v_9350 <- eval (concat (bv_nat 16 0) v_9349)
  v_9351 <- eval (extract v_9286 16 17)
  v_9352 <- eval (concat (bv_nat 1 0) v_9351)
  v_9353 <- eval (extract v_9286 17 18)
  v_9354 <- eval (concat (bv_nat 1 0) v_9353)
  v_9355 <- eval (add v_9352 v_9354)
  v_9356 <- eval (concat (bv_nat 2 0) v_9355)
  v_9357 <- eval (extract v_9286 18 19)
  v_9358 <- eval (concat (bv_nat 1 0) v_9357)
  v_9359 <- eval (extract v_9286 19 20)
  v_9360 <- eval (concat (bv_nat 1 0) v_9359)
  v_9361 <- eval (add v_9358 v_9360)
  v_9362 <- eval (concat (bv_nat 2 0) v_9361)
  v_9363 <- eval (add v_9356 v_9362)
  v_9364 <- eval (concat (bv_nat 4 0) v_9363)
  v_9365 <- eval (extract v_9286 20 21)
  v_9366 <- eval (concat (bv_nat 1 0) v_9365)
  v_9367 <- eval (extract v_9286 21 22)
  v_9368 <- eval (concat (bv_nat 1 0) v_9367)
  v_9369 <- eval (add v_9366 v_9368)
  v_9370 <- eval (concat (bv_nat 2 0) v_9369)
  v_9371 <- eval (extract v_9286 22 23)
  v_9372 <- eval (concat (bv_nat 1 0) v_9371)
  v_9373 <- eval (extract v_9286 23 24)
  v_9374 <- eval (concat (bv_nat 1 0) v_9373)
  v_9375 <- eval (add v_9372 v_9374)
  v_9376 <- eval (concat (bv_nat 2 0) v_9375)
  v_9377 <- eval (add v_9370 v_9376)
  v_9378 <- eval (concat (bv_nat 4 0) v_9377)
  v_9379 <- eval (add v_9364 v_9378)
  v_9380 <- eval (concat (bv_nat 8 0) v_9379)
  v_9381 <- eval (extract v_9286 24 25)
  v_9382 <- eval (concat (bv_nat 1 0) v_9381)
  v_9383 <- eval (extract v_9286 25 26)
  v_9384 <- eval (concat (bv_nat 1 0) v_9383)
  v_9385 <- eval (add v_9382 v_9384)
  v_9386 <- eval (concat (bv_nat 2 0) v_9385)
  v_9387 <- eval (extract v_9286 26 27)
  v_9388 <- eval (concat (bv_nat 1 0) v_9387)
  v_9389 <- eval (extract v_9286 27 28)
  v_9390 <- eval (concat (bv_nat 1 0) v_9389)
  v_9391 <- eval (add v_9388 v_9390)
  v_9392 <- eval (concat (bv_nat 2 0) v_9391)
  v_9393 <- eval (add v_9386 v_9392)
  v_9394 <- eval (concat (bv_nat 4 0) v_9393)
  v_9395 <- eval (extract v_9286 28 29)
  v_9396 <- eval (concat (bv_nat 1 0) v_9395)
  v_9397 <- eval (extract v_9286 29 30)
  v_9398 <- eval (concat (bv_nat 1 0) v_9397)
  v_9399 <- eval (add v_9396 v_9398)
  v_9400 <- eval (concat (bv_nat 2 0) v_9399)
  v_9401 <- eval (extract v_9286 30 31)
  v_9402 <- eval (concat (bv_nat 1 0) v_9401)
  v_9403 <- eval (extract v_9286 31 32)
  v_9404 <- eval (concat (bv_nat 1 0) v_9403)
  v_9405 <- eval (add v_9402 v_9404)
  v_9406 <- eval (concat (bv_nat 2 0) v_9405)
  v_9407 <- eval (add v_9400 v_9406)
  v_9408 <- eval (concat (bv_nat 4 0) v_9407)
  v_9409 <- eval (add v_9394 v_9408)
  v_9410 <- eval (concat (bv_nat 8 0) v_9409)
  v_9411 <- eval (add v_9380 v_9410)
  v_9412 <- eval (concat (bv_nat 16 0) v_9411)
  v_9413 <- eval (add v_9350 v_9412)
  v_9414 <- eval (concat (bv_nat 32 0) v_9413)
  v_9415 <- eval (extract v_9286 32 33)
  v_9416 <- eval (concat (bv_nat 1 0) v_9415)
  v_9417 <- eval (extract v_9286 33 34)
  v_9418 <- eval (concat (bv_nat 1 0) v_9417)
  v_9419 <- eval (add v_9416 v_9418)
  v_9420 <- eval (concat (bv_nat 2 0) v_9419)
  v_9421 <- eval (extract v_9286 34 35)
  v_9422 <- eval (concat (bv_nat 1 0) v_9421)
  v_9423 <- eval (extract v_9286 35 36)
  v_9424 <- eval (concat (bv_nat 1 0) v_9423)
  v_9425 <- eval (add v_9422 v_9424)
  v_9426 <- eval (concat (bv_nat 2 0) v_9425)
  v_9427 <- eval (add v_9420 v_9426)
  v_9428 <- eval (concat (bv_nat 4 0) v_9427)
  v_9429 <- eval (extract v_9286 36 37)
  v_9430 <- eval (concat (bv_nat 1 0) v_9429)
  v_9431 <- eval (extract v_9286 37 38)
  v_9432 <- eval (concat (bv_nat 1 0) v_9431)
  v_9433 <- eval (add v_9430 v_9432)
  v_9434 <- eval (concat (bv_nat 2 0) v_9433)
  v_9435 <- eval (extract v_9286 38 39)
  v_9436 <- eval (concat (bv_nat 1 0) v_9435)
  v_9437 <- eval (extract v_9286 39 40)
  v_9438 <- eval (concat (bv_nat 1 0) v_9437)
  v_9439 <- eval (add v_9436 v_9438)
  v_9440 <- eval (concat (bv_nat 2 0) v_9439)
  v_9441 <- eval (add v_9434 v_9440)
  v_9442 <- eval (concat (bv_nat 4 0) v_9441)
  v_9443 <- eval (add v_9428 v_9442)
  v_9444 <- eval (concat (bv_nat 8 0) v_9443)
  v_9445 <- eval (extract v_9286 40 41)
  v_9446 <- eval (concat (bv_nat 1 0) v_9445)
  v_9447 <- eval (extract v_9286 41 42)
  v_9448 <- eval (concat (bv_nat 1 0) v_9447)
  v_9449 <- eval (add v_9446 v_9448)
  v_9450 <- eval (concat (bv_nat 2 0) v_9449)
  v_9451 <- eval (extract v_9286 42 43)
  v_9452 <- eval (concat (bv_nat 1 0) v_9451)
  v_9453 <- eval (extract v_9286 43 44)
  v_9454 <- eval (concat (bv_nat 1 0) v_9453)
  v_9455 <- eval (add v_9452 v_9454)
  v_9456 <- eval (concat (bv_nat 2 0) v_9455)
  v_9457 <- eval (add v_9450 v_9456)
  v_9458 <- eval (concat (bv_nat 4 0) v_9457)
  v_9459 <- eval (extract v_9286 44 45)
  v_9460 <- eval (concat (bv_nat 1 0) v_9459)
  v_9461 <- eval (extract v_9286 45 46)
  v_9462 <- eval (concat (bv_nat 1 0) v_9461)
  v_9463 <- eval (add v_9460 v_9462)
  v_9464 <- eval (concat (bv_nat 2 0) v_9463)
  v_9465 <- eval (extract v_9286 46 47)
  v_9466 <- eval (concat (bv_nat 1 0) v_9465)
  v_9467 <- eval (extract v_9286 47 48)
  v_9468 <- eval (concat (bv_nat 1 0) v_9467)
  v_9469 <- eval (add v_9466 v_9468)
  v_9470 <- eval (concat (bv_nat 2 0) v_9469)
  v_9471 <- eval (add v_9464 v_9470)
  v_9472 <- eval (concat (bv_nat 4 0) v_9471)
  v_9473 <- eval (add v_9458 v_9472)
  v_9474 <- eval (concat (bv_nat 8 0) v_9473)
  v_9475 <- eval (add v_9444 v_9474)
  v_9476 <- eval (concat (bv_nat 16 0) v_9475)
  v_9477 <- eval (extract v_9286 48 49)
  v_9478 <- eval (concat (bv_nat 1 0) v_9477)
  v_9479 <- eval (extract v_9286 49 50)
  v_9480 <- eval (concat (bv_nat 1 0) v_9479)
  v_9481 <- eval (add v_9478 v_9480)
  v_9482 <- eval (concat (bv_nat 2 0) v_9481)
  v_9483 <- eval (extract v_9286 50 51)
  v_9484 <- eval (concat (bv_nat 1 0) v_9483)
  v_9485 <- eval (extract v_9286 51 52)
  v_9486 <- eval (concat (bv_nat 1 0) v_9485)
  v_9487 <- eval (add v_9484 v_9486)
  v_9488 <- eval (concat (bv_nat 2 0) v_9487)
  v_9489 <- eval (add v_9482 v_9488)
  v_9490 <- eval (concat (bv_nat 4 0) v_9489)
  v_9491 <- eval (extract v_9286 52 53)
  v_9492 <- eval (concat (bv_nat 1 0) v_9491)
  v_9493 <- eval (extract v_9286 53 54)
  v_9494 <- eval (concat (bv_nat 1 0) v_9493)
  v_9495 <- eval (add v_9492 v_9494)
  v_9496 <- eval (concat (bv_nat 2 0) v_9495)
  v_9497 <- eval (extract v_9286 54 55)
  v_9498 <- eval (concat (bv_nat 1 0) v_9497)
  v_9499 <- eval (extract v_9286 55 56)
  v_9500 <- eval (concat (bv_nat 1 0) v_9499)
  v_9501 <- eval (add v_9498 v_9500)
  v_9502 <- eval (concat (bv_nat 2 0) v_9501)
  v_9503 <- eval (add v_9496 v_9502)
  v_9504 <- eval (concat (bv_nat 4 0) v_9503)
  v_9505 <- eval (add v_9490 v_9504)
  v_9506 <- eval (concat (bv_nat 8 0) v_9505)
  v_9507 <- eval (extract v_9286 56 57)
  v_9508 <- eval (concat (bv_nat 1 0) v_9507)
  v_9509 <- eval (extract v_9286 57 58)
  v_9510 <- eval (concat (bv_nat 1 0) v_9509)
  v_9511 <- eval (add v_9508 v_9510)
  v_9512 <- eval (concat (bv_nat 2 0) v_9511)
  v_9513 <- eval (extract v_9286 58 59)
  v_9514 <- eval (concat (bv_nat 1 0) v_9513)
  v_9515 <- eval (extract v_9286 59 60)
  v_9516 <- eval (concat (bv_nat 1 0) v_9515)
  v_9517 <- eval (add v_9514 v_9516)
  v_9518 <- eval (concat (bv_nat 2 0) v_9517)
  v_9519 <- eval (add v_9512 v_9518)
  v_9520 <- eval (concat (bv_nat 4 0) v_9519)
  v_9521 <- eval (extract v_9286 60 61)
  v_9522 <- eval (concat (bv_nat 1 0) v_9521)
  v_9523 <- eval (extract v_9286 61 62)
  v_9524 <- eval (concat (bv_nat 1 0) v_9523)
  v_9525 <- eval (add v_9522 v_9524)
  v_9526 <- eval (concat (bv_nat 2 0) v_9525)
  v_9527 <- eval (extract v_9286 62 63)
  v_9528 <- eval (concat (bv_nat 1 0) v_9527)
  v_9529 <- eval (extract v_9286 63 64)
  v_9530 <- eval (concat (bv_nat 1 0) v_9529)
  v_9531 <- eval (add v_9528 v_9530)
  v_9532 <- eval (concat (bv_nat 2 0) v_9531)
  v_9533 <- eval (add v_9526 v_9532)
  v_9534 <- eval (concat (bv_nat 4 0) v_9533)
  v_9535 <- eval (add v_9520 v_9534)
  v_9536 <- eval (concat (bv_nat 8 0) v_9535)
  v_9537 <- eval (add v_9506 v_9536)
  v_9538 <- eval (concat (bv_nat 16 0) v_9537)
  v_9539 <- eval (add v_9476 v_9538)
  v_9540 <- eval (concat (bv_nat 32 0) v_9539)
  v_9541 <- eval (add v_9414 v_9540)
  setRegister (v_3204 : R64) v_9541
  setRegister of (bv_nat 1 0)
  setRegister pf (bv_nat 1 0)
  setRegister zf v_9288
  setRegister af (bv_nat 1 0)
  setRegister sf (bv_nat 1 0)
  setRegister cf (bv_nat 1 0)
==========================================
popcntw_X86-SYNTAX (v_3211 : R16) (v_3212 : R16)
  v_9553 <- getRegister (v_3211 : R16)
  v_9554 <- eval (eq v_9553 (bv_nat 16 0))
  v_9555 <- eval (mux v_9554 (bv_nat 1 1) (bv_nat 1 0))
  v_9556 <- eval (extract v_9553 0 1)
  v_9557 <- eval (concat (bv_nat 1 0) v_9556)
  v_9558 <- eval (extract v_9553 1 2)
  v_9559 <- eval (concat (bv_nat 1 0) v_9558)
  v_9560 <- eval (add v_9557 v_9559)
  v_9561 <- eval (concat (bv_nat 2 0) v_9560)
  v_9562 <- eval (extract v_9553 2 3)
  v_9563 <- eval (concat (bv_nat 1 0) v_9562)
  v_9564 <- eval (extract v_9553 3 4)
  v_9565 <- eval (concat (bv_nat 1 0) v_9564)
  v_9566 <- eval (add v_9563 v_9565)
  v_9567 <- eval (concat (bv_nat 2 0) v_9566)
  v_9568 <- eval (add v_9561 v_9567)
  v_9569 <- eval (concat (bv_nat 4 0) v_9568)
  v_9570 <- eval (extract v_9553 4 5)
  v_9571 <- eval (concat (bv_nat 1 0) v_9570)
  v_9572 <- eval (extract v_9553 5 6)
  v_9573 <- eval (concat (bv_nat 1 0) v_9572)
  v_9574 <- eval (add v_9571 v_9573)
  v_9575 <- eval (concat (bv_nat 2 0) v_9574)
  v_9576 <- eval (extract v_9553 6 7)
  v_9577 <- eval (concat (bv_nat 1 0) v_9576)
  v_9578 <- eval (extract v_9553 7 8)
  v_9579 <- eval (concat (bv_nat 1 0) v_9578)
  v_9580 <- eval (add v_9577 v_9579)
  v_9581 <- eval (concat (bv_nat 2 0) v_9580)
  v_9582 <- eval (add v_9575 v_9581)
  v_9583 <- eval (concat (bv_nat 4 0) v_9582)
  v_9584 <- eval (add v_9569 v_9583)
  v_9585 <- eval (concat (bv_nat 8 0) v_9584)
  v_9586 <- eval (extract v_9553 8 9)
  v_9587 <- eval (concat (bv_nat 1 0) v_9586)
  v_9588 <- eval (extract v_9553 9 10)
  v_9589 <- eval (concat (bv_nat 1 0) v_9588)
  v_9590 <- eval (add v_9587 v_9589)
  v_9591 <- eval (concat (bv_nat 2 0) v_9590)
  v_9592 <- eval (extract v_9553 10 11)
  v_9593 <- eval (concat (bv_nat 1 0) v_9592)
  v_9594 <- eval (extract v_9553 11 12)
  v_9595 <- eval (concat (bv_nat 1 0) v_9594)
  v_9596 <- eval (add v_9593 v_9595)
  v_9597 <- eval (concat (bv_nat 2 0) v_9596)
  v_9598 <- eval (add v_9591 v_9597)
  v_9599 <- eval (concat (bv_nat 4 0) v_9598)
  v_9600 <- eval (extract v_9553 12 13)
  v_9601 <- eval (concat (bv_nat 1 0) v_9600)
  v_9602 <- eval (extract v_9553 13 14)
  v_9603 <- eval (concat (bv_nat 1 0) v_9602)
  v_9604 <- eval (add v_9601 v_9603)
  v_9605 <- eval (concat (bv_nat 2 0) v_9604)
  v_9606 <- eval (extract v_9553 14 15)
  v_9607 <- eval (concat (bv_nat 1 0) v_9606)
  v_9608 <- eval (extract v_9553 15 16)
  v_9609 <- eval (concat (bv_nat 1 0) v_9608)
  v_9610 <- eval (add v_9607 v_9609)
  v_9611 <- eval (concat (bv_nat 2 0) v_9610)
  v_9612 <- eval (add v_9605 v_9611)
  v_9613 <- eval (concat (bv_nat 4 0) v_9612)
  v_9614 <- eval (add v_9599 v_9613)
  v_9615 <- eval (concat (bv_nat 8 0) v_9614)
  v_9616 <- eval (add v_9585 v_9615)
  setRegister (v_3212 : R16) v_9616
  setRegister of (bv_nat 1 0)
  setRegister pf (bv_nat 1 0)
  setRegister zf v_9555
  setRegister af (bv_nat 1 0)
  setRegister sf (bv_nat 1 0)
  setRegister cf (bv_nat 1 0)
==========================================
orb_X86-SYNTAX (v_2350 : Mem) (v_2351 : R8)
  v_11473 <- getRegister (v_2351 : R8)
  v_11474 <- eval (extract v_11473 0 1)
  v_11475 <- evaluateAddress (v_2350 : Mem)
  v_11476 <- load v_11475 1
  v_11477 <- eval (extract v_11476 0 1)
  v_11478 <- eval (bv_or v_11474 v_11477)
  v_11479 <- eval (bv_or v_11473 v_11476)
  v_11480 <- eval (eq v_11479 (bv_nat 8 0))
  v_11481 <- eval (mux v_11480 (bv_nat 1 1) (bv_nat 1 0))
  v_11482 <- eval (extract v_11473 7 8)
  v_11483 <- eval (extract v_11476 7 8)
  v_11484 <- eval (bv_or v_11482 v_11483)
  v_11485 <- eval (eq v_11484 (bv_nat 1 1))
  v_11486 <- eval (extract v_11473 6 7)
  v_11487 <- eval (extract v_11476 6 7)
  v_11488 <- eval (bv_or v_11486 v_11487)
  v_11489 <- eval (eq v_11488 (bv_nat 1 1))
  v_11490 <- eval (eq v_11485 v_11489)
  v_11491 <- eval (notBool_ v_11490)
  v_11492 <- eval (extract v_11473 5 6)
  v_11493 <- eval (extract v_11476 5 6)
  v_11494 <- eval (bv_or v_11492 v_11493)
  v_11495 <- eval (eq v_11494 (bv_nat 1 1))
  v_11496 <- eval (eq v_11491 v_11495)
  v_11497 <- eval (notBool_ v_11496)
  v_11498 <- eval (extract v_11473 4 5)
  v_11499 <- eval (extract v_11476 4 5)
  v_11500 <- eval (bv_or v_11498 v_11499)
  v_11501 <- eval (eq v_11500 (bv_nat 1 1))
  v_11502 <- eval (eq v_11497 v_11501)
  v_11503 <- eval (notBool_ v_11502)
  v_11504 <- eval (extract v_11473 3 4)
  v_11505 <- eval (extract v_11476 3 4)
  v_11506 <- eval (bv_or v_11504 v_11505)
  v_11507 <- eval (eq v_11506 (bv_nat 1 1))
  v_11508 <- eval (eq v_11503 v_11507)
  v_11509 <- eval (notBool_ v_11508)
  v_11510 <- eval (extract v_11473 2 3)
  v_11511 <- eval (extract v_11476 2 3)
  v_11512 <- eval (bv_or v_11510 v_11511)
  v_11513 <- eval (eq v_11512 (bv_nat 1 1))
  v_11514 <- eval (eq v_11509 v_11513)
  v_11515 <- eval (notBool_ v_11514)
  v_11516 <- eval (extract v_11473 1 2)
  v_11517 <- eval (extract v_11476 1 2)
  v_11518 <- eval (bv_or v_11516 v_11517)
  v_11519 <- eval (eq v_11518 (bv_nat 1 1))
  v_11520 <- eval (eq v_11515 v_11519)
  v_11521 <- eval (notBool_ v_11520)
  v_11522 <- eval (eq v_11478 (bv_nat 1 1))
  v_11523 <- eval (eq v_11521 v_11522)
  v_11524 <- eval (notBool_ v_11523)
  v_11525 <- eval (notBool_ v_11524)
  v_11526 <- eval (mux v_11525 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2351 : R8) v_11479
  setRegister of (bv_nat 1 0)
  setRegister pf v_11526
  setRegister af undef
  setRegister zf v_11481
  setRegister sf v_11478
  setRegister cf (bv_nat 1 0)
==========================================
orb_X86-SYNTAX (v_2369 : Mem) (v_2370 : Rh)
  v_11534 <- getRegister (v_2370 : Rh)
  v_11535 <- eval (extract v_11534 0 1)
  v_11536 <- evaluateAddress (v_2369 : Mem)
  v_11537 <- load v_11536 1
  v_11538 <- eval (extract v_11537 0 1)
  v_11539 <- eval (bv_or v_11535 v_11538)
  v_11540 <- eval (bv_or v_11534 v_11537)
  v_11541 <- eval (eq v_11540 (bv_nat 8 0))
  v_11542 <- eval (mux v_11541 (bv_nat 1 1) (bv_nat 1 0))
  v_11543 <- eval (extract v_11534 7 8)
  v_11544 <- eval (extract v_11537 7 8)
  v_11545 <- eval (bv_or v_11543 v_11544)
  v_11546 <- eval (eq v_11545 (bv_nat 1 1))
  v_11547 <- eval (extract v_11534 6 7)
  v_11548 <- eval (extract v_11537 6 7)
  v_11549 <- eval (bv_or v_11547 v_11548)
  v_11550 <- eval (eq v_11549 (bv_nat 1 1))
  v_11551 <- eval (eq v_11546 v_11550)
  v_11552 <- eval (notBool_ v_11551)
  v_11553 <- eval (extract v_11534 5 6)
  v_11554 <- eval (extract v_11537 5 6)
  v_11555 <- eval (bv_or v_11553 v_11554)
  v_11556 <- eval (eq v_11555 (bv_nat 1 1))
  v_11557 <- eval (eq v_11552 v_11556)
  v_11558 <- eval (notBool_ v_11557)
  v_11559 <- eval (extract v_11534 4 5)
  v_11560 <- eval (extract v_11537 4 5)
  v_11561 <- eval (bv_or v_11559 v_11560)
  v_11562 <- eval (eq v_11561 (bv_nat 1 1))
  v_11563 <- eval (eq v_11558 v_11562)
  v_11564 <- eval (notBool_ v_11563)
  v_11565 <- eval (extract v_11534 3 4)
  v_11566 <- eval (extract v_11537 3 4)
  v_11567 <- eval (bv_or v_11565 v_11566)
  v_11568 <- eval (eq v_11567 (bv_nat 1 1))
  v_11569 <- eval (eq v_11564 v_11568)
  v_11570 <- eval (notBool_ v_11569)
  v_11571 <- eval (extract v_11534 2 3)
  v_11572 <- eval (extract v_11537 2 3)
  v_11573 <- eval (bv_or v_11571 v_11572)
  v_11574 <- eval (eq v_11573 (bv_nat 1 1))
  v_11575 <- eval (eq v_11570 v_11574)
  v_11576 <- eval (notBool_ v_11575)
  v_11577 <- eval (extract v_11534 1 2)
  v_11578 <- eval (extract v_11537 1 2)
  v_11579 <- eval (bv_or v_11577 v_11578)
  v_11580 <- eval (eq v_11579 (bv_nat 1 1))
  v_11581 <- eval (eq v_11576 v_11580)
  v_11582 <- eval (notBool_ v_11581)
  v_11583 <- eval (eq v_11539 (bv_nat 1 1))
  v_11584 <- eval (eq v_11582 v_11583)
  v_11585 <- eval (notBool_ v_11584)
  v_11586 <- eval (notBool_ v_11585)
  v_11587 <- eval (mux v_11586 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2370 : Rh) v_11540
  setRegister of (bv_nat 1 0)
  setRegister pf v_11587
  setRegister zf v_11542
  setRegister af undef
  setRegister sf v_11539
  setRegister cf (bv_nat 1 0)
==========================================
orl_X86-SYNTAX (v_2409 : Mem) (v_2410 : R32)
  v_11600 <- getRegister (v_2410 : R32)
  v_11601 <- eval (extract v_11600 0 1)
  v_11602 <- evaluateAddress (v_2409 : Mem)
  v_11603 <- load v_11602 4
  v_11604 <- eval (extract v_11603 0 1)
  v_11605 <- eval (bv_or v_11601 v_11604)
  v_11606 <- eval (bv_or v_11600 v_11603)
  v_11607 <- eval (eq v_11606 (bv_nat 32 0))
  v_11608 <- eval (mux v_11607 (bv_nat 1 1) (bv_nat 1 0))
  v_11609 <- eval (extract v_11600 31 32)
  v_11610 <- eval (extract v_11603 31 32)
  v_11611 <- eval (bv_or v_11609 v_11610)
  v_11612 <- eval (eq v_11611 (bv_nat 1 1))
  v_11613 <- eval (extract v_11600 30 31)
  v_11614 <- eval (extract v_11603 30 31)
  v_11615 <- eval (bv_or v_11613 v_11614)
  v_11616 <- eval (eq v_11615 (bv_nat 1 1))
  v_11617 <- eval (eq v_11612 v_11616)
  v_11618 <- eval (notBool_ v_11617)
  v_11619 <- eval (extract v_11600 29 30)
  v_11620 <- eval (extract v_11603 29 30)
  v_11621 <- eval (bv_or v_11619 v_11620)
  v_11622 <- eval (eq v_11621 (bv_nat 1 1))
  v_11623 <- eval (eq v_11618 v_11622)
  v_11624 <- eval (notBool_ v_11623)
  v_11625 <- eval (extract v_11600 28 29)
  v_11626 <- eval (extract v_11603 28 29)
  v_11627 <- eval (bv_or v_11625 v_11626)
  v_11628 <- eval (eq v_11627 (bv_nat 1 1))
  v_11629 <- eval (eq v_11624 v_11628)
  v_11630 <- eval (notBool_ v_11629)
  v_11631 <- eval (extract v_11600 27 28)
  v_11632 <- eval (extract v_11603 27 28)
  v_11633 <- eval (bv_or v_11631 v_11632)
  v_11634 <- eval (eq v_11633 (bv_nat 1 1))
  v_11635 <- eval (eq v_11630 v_11634)
  v_11636 <- eval (notBool_ v_11635)
  v_11637 <- eval (extract v_11600 26 27)
  v_11638 <- eval (extract v_11603 26 27)
  v_11639 <- eval (bv_or v_11637 v_11638)
  v_11640 <- eval (eq v_11639 (bv_nat 1 1))
  v_11641 <- eval (eq v_11636 v_11640)
  v_11642 <- eval (notBool_ v_11641)
  v_11643 <- eval (extract v_11600 25 26)
  v_11644 <- eval (extract v_11603 25 26)
  v_11645 <- eval (bv_or v_11643 v_11644)
  v_11646 <- eval (eq v_11645 (bv_nat 1 1))
  v_11647 <- eval (eq v_11642 v_11646)
  v_11648 <- eval (notBool_ v_11647)
  v_11649 <- eval (extract v_11600 24 25)
  v_11650 <- eval (extract v_11603 24 25)
  v_11651 <- eval (bv_or v_11649 v_11650)
  v_11652 <- eval (eq v_11651 (bv_nat 1 1))
  v_11653 <- eval (eq v_11648 v_11652)
  v_11654 <- eval (notBool_ v_11653)
  v_11655 <- eval (notBool_ v_11654)
  v_11656 <- eval (mux v_11655 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2410 : R32) v_11606
  setRegister of (bv_nat 1 0)
  setRegister pf v_11656
  setRegister zf v_11608
  setRegister af undef
  setRegister sf v_11605
  setRegister cf (bv_nat 1 0)
==========================================
orpd_X86-SYNTAX (v_2418 : Mem) (v_2419 : Xmm)
  v_11664 <- getRegister (v_2419 : Xmm)
  v_11665 <- evaluateAddress (v_2418 : Mem)
  v_11666 <- load v_11665 16
  v_11667 <- eval (bv_or v_11664 v_11666)
  setRegister (v_2419 : Xmm) v_11667
==========================================
orps_X86-SYNTAX (v_2427 : Mem) (v_2428 : Xmm)
  v_11669 <- getRegister (v_2428 : Xmm)
  v_11670 <- evaluateAddress (v_2427 : Mem)
  v_11671 <- load v_11670 16
  v_11672 <- eval (bv_or v_11669 v_11671)
  setRegister (v_2428 : Xmm) v_11672
==========================================
orq_X86-SYNTAX (v_2458 : Mem) (v_2459 : R64)
  v_11679 <- getRegister (v_2459 : R64)
  v_11680 <- eval (extract v_11679 0 1)
  v_11681 <- evaluateAddress (v_2458 : Mem)
  v_11682 <- load v_11681 8
  v_11683 <- eval (extract v_11682 0 1)
  v_11684 <- eval (bv_or v_11680 v_11683)
  v_11685 <- eval (bv_or v_11679 v_11682)
  v_11686 <- eval (eq v_11685 (bv_nat 64 0))
  v_11687 <- eval (mux v_11686 (bv_nat 1 1) (bv_nat 1 0))
  v_11688 <- eval (extract v_11679 63 64)
  v_11689 <- eval (extract v_11682 63 64)
  v_11690 <- eval (bv_or v_11688 v_11689)
  v_11691 <- eval (eq v_11690 (bv_nat 1 1))
  v_11692 <- eval (extract v_11679 62 63)
  v_11693 <- eval (extract v_11682 62 63)
  v_11694 <- eval (bv_or v_11692 v_11693)
  v_11695 <- eval (eq v_11694 (bv_nat 1 1))
  v_11696 <- eval (eq v_11691 v_11695)
  v_11697 <- eval (notBool_ v_11696)
  v_11698 <- eval (extract v_11679 61 62)
  v_11699 <- eval (extract v_11682 61 62)
  v_11700 <- eval (bv_or v_11698 v_11699)
  v_11701 <- eval (eq v_11700 (bv_nat 1 1))
  v_11702 <- eval (eq v_11697 v_11701)
  v_11703 <- eval (notBool_ v_11702)
  v_11704 <- eval (extract v_11679 60 61)
  v_11705 <- eval (extract v_11682 60 61)
  v_11706 <- eval (bv_or v_11704 v_11705)
  v_11707 <- eval (eq v_11706 (bv_nat 1 1))
  v_11708 <- eval (eq v_11703 v_11707)
  v_11709 <- eval (notBool_ v_11708)
  v_11710 <- eval (extract v_11679 59 60)
  v_11711 <- eval (extract v_11682 59 60)
  v_11712 <- eval (bv_or v_11710 v_11711)
  v_11713 <- eval (eq v_11712 (bv_nat 1 1))
  v_11714 <- eval (eq v_11709 v_11713)
  v_11715 <- eval (notBool_ v_11714)
  v_11716 <- eval (extract v_11679 58 59)
  v_11717 <- eval (extract v_11682 58 59)
  v_11718 <- eval (bv_or v_11716 v_11717)
  v_11719 <- eval (eq v_11718 (bv_nat 1 1))
  v_11720 <- eval (eq v_11715 v_11719)
  v_11721 <- eval (notBool_ v_11720)
  v_11722 <- eval (extract v_11679 57 58)
  v_11723 <- eval (extract v_11682 57 58)
  v_11724 <- eval (bv_or v_11722 v_11723)
  v_11725 <- eval (eq v_11724 (bv_nat 1 1))
  v_11726 <- eval (eq v_11721 v_11725)
  v_11727 <- eval (notBool_ v_11726)
  v_11728 <- eval (extract v_11679 56 57)
  v_11729 <- eval (extract v_11682 56 57)
  v_11730 <- eval (bv_or v_11728 v_11729)
  v_11731 <- eval (eq v_11730 (bv_nat 1 1))
  v_11732 <- eval (eq v_11727 v_11731)
  v_11733 <- eval (notBool_ v_11732)
  v_11734 <- eval (notBool_ v_11733)
  v_11735 <- eval (mux v_11734 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2459 : R64) v_11685
  setRegister of (bv_nat 1 0)
  setRegister pf v_11735
  setRegister zf v_11687
  setRegister af undef
  setRegister sf v_11684
  setRegister cf (bv_nat 1 0)
==========================================
orw_X86-SYNTAX (v_2497 : Mem) (v_2498 : R16)
  v_11748 <- getRegister (v_2498 : R16)
  v_11749 <- eval (extract v_11748 0 1)
  v_11750 <- evaluateAddress (v_2497 : Mem)
  v_11751 <- load v_11750 2
  v_11752 <- eval (extract v_11751 0 1)
  v_11753 <- eval (bv_or v_11749 v_11752)
  v_11754 <- eval (bv_or v_11748 v_11751)
  v_11755 <- eval (eq v_11754 (bv_nat 16 0))
  v_11756 <- eval (mux v_11755 (bv_nat 1 1) (bv_nat 1 0))
  v_11757 <- eval (extract v_11748 15 16)
  v_11758 <- eval (extract v_11751 15 16)
  v_11759 <- eval (bv_or v_11757 v_11758)
  v_11760 <- eval (eq v_11759 (bv_nat 1 1))
  v_11761 <- eval (extract v_11748 14 15)
  v_11762 <- eval (extract v_11751 14 15)
  v_11763 <- eval (bv_or v_11761 v_11762)
  v_11764 <- eval (eq v_11763 (bv_nat 1 1))
  v_11765 <- eval (eq v_11760 v_11764)
  v_11766 <- eval (notBool_ v_11765)
  v_11767 <- eval (extract v_11748 13 14)
  v_11768 <- eval (extract v_11751 13 14)
  v_11769 <- eval (bv_or v_11767 v_11768)
  v_11770 <- eval (eq v_11769 (bv_nat 1 1))
  v_11771 <- eval (eq v_11766 v_11770)
  v_11772 <- eval (notBool_ v_11771)
  v_11773 <- eval (extract v_11748 12 13)
  v_11774 <- eval (extract v_11751 12 13)
  v_11775 <- eval (bv_or v_11773 v_11774)
  v_11776 <- eval (eq v_11775 (bv_nat 1 1))
  v_11777 <- eval (eq v_11772 v_11776)
  v_11778 <- eval (notBool_ v_11777)
  v_11779 <- eval (extract v_11748 11 12)
  v_11780 <- eval (extract v_11751 11 12)
  v_11781 <- eval (bv_or v_11779 v_11780)
  v_11782 <- eval (eq v_11781 (bv_nat 1 1))
  v_11783 <- eval (eq v_11778 v_11782)
  v_11784 <- eval (notBool_ v_11783)
  v_11785 <- eval (extract v_11748 10 11)
  v_11786 <- eval (extract v_11751 10 11)
  v_11787 <- eval (bv_or v_11785 v_11786)
  v_11788 <- eval (eq v_11787 (bv_nat 1 1))
  v_11789 <- eval (eq v_11784 v_11788)
  v_11790 <- eval (notBool_ v_11789)
  v_11791 <- eval (extract v_11748 9 10)
  v_11792 <- eval (extract v_11751 9 10)
  v_11793 <- eval (bv_or v_11791 v_11792)
  v_11794 <- eval (eq v_11793 (bv_nat 1 1))
  v_11795 <- eval (eq v_11790 v_11794)
  v_11796 <- eval (notBool_ v_11795)
  v_11797 <- eval (extract v_11748 8 9)
  v_11798 <- eval (extract v_11751 8 9)
  v_11799 <- eval (bv_or v_11797 v_11798)
  v_11800 <- eval (eq v_11799 (bv_nat 1 1))
  v_11801 <- eval (eq v_11796 v_11800)
  v_11802 <- eval (notBool_ v_11801)
  v_11803 <- eval (notBool_ v_11802)
  v_11804 <- eval (mux v_11803 (bv_nat 1 1) (bv_nat 1 0))
  setRegister (v_2498 : R16) v_11754
  setRegister of (bv_nat 1 0)
  setRegister pf v_11804
  setRegister zf v_11756
  setRegister af undef
  setRegister sf v_11753
  setRegister cf (bv_nat 1 0)
==========================================
pabsb_X86-SYNTAX (v_2506 : Mem) (v_2507 : Xmm)
  v_11812 <- evaluateAddress (v_2506 : Mem)
  v_11813 <- load v_11812 16
  v_11814 <- eval (extract v_11813 0 8)
  v_11815 <- eval (ugt v_11814 (bv_nat 8 127))
  v_11816 <- eval (bitwidthMInt v_11814)
  v_11817 <- eval (mi v_11816 -1)
  v_11818 <- eval (bv_xor v_11814 v_11817)
  v_11819 <- eval (add (bv_nat 8 1) v_11818)
  v_11820 <- eval (mux v_11815 v_11819 v_11814)
  v_11821 <- eval (extract v_11813 8 16)
  v_11822 <- eval (ugt v_11821 (bv_nat 8 127))
  v_11823 <- eval (bitwidthMInt v_11821)
  v_11824 <- eval (mi v_11823 -1)
  v_11825 <- eval (bv_xor v_11821 v_11824)
  v_11826 <- eval (add (bv_nat 8 1) v_11825)
  v_11827 <- eval (mux v_11822 v_11826 v_11821)
  v_11828 <- eval (extract v_11813 16 24)
  v_11829 <- eval (ugt v_11828 (bv_nat 8 127))
  v_11830 <- eval (bitwidthMInt v_11828)
  v_11831 <- eval (mi v_11830 -1)
  v_11832 <- eval (bv_xor v_11828 v_11831)
  v_11833 <- eval (add (bv_nat 8 1) v_11832)
  v_11834 <- eval (mux v_11829 v_11833 v_11828)
  v_11835 <- eval (extract v_11813 24 32)
  v_11836 <- eval (ugt v_11835 (bv_nat 8 127))
  v_11837 <- eval (bitwidthMInt v_11835)
  v_11838 <- eval (mi v_11837 -1)
  v_11839 <- eval (bv_xor v_11835 v_11838)
  v_11840 <- eval (add (bv_nat 8 1) v_11839)
  v_11841 <- eval (mux v_11836 v_11840 v_11835)
  v_11842 <- eval (extract v_11813 32 40)
  v_11843 <- eval (ugt v_11842 (bv_nat 8 127))
  v_11844 <- eval (bitwidthMInt v_11842)
  v_11845 <- eval (mi v_11844 -1)
  v_11846 <- eval (bv_xor v_11842 v_11845)
  v_11847 <- eval (add (bv_nat 8 1) v_11846)
  v_11848 <- eval (mux v_11843 v_11847 v_11842)
  v_11849 <- eval (extract v_11813 40 48)
  v_11850 <- eval (ugt v_11849 (bv_nat 8 127))
  v_11851 <- eval (bitwidthMInt v_11849)
  v_11852 <- eval (mi v_11851 -1)
  v_11853 <- eval (bv_xor v_11849 v_11852)
  v_11854 <- eval (add (bv_nat 8 1) v_11853)
  v_11855 <- eval (mux v_11850 v_11854 v_11849)
  v_11856 <- eval (extract v_11813 48 56)
  v_11857 <- eval (ugt v_11856 (bv_nat 8 127))
  v_11858 <- eval (bitwidthMInt v_11856)
  v_11859 <- eval (mi v_11858 -1)
  v_11860 <- eval (bv_xor v_11856 v_11859)
  v_11861 <- eval (add (bv_nat 8 1) v_11860)
  v_11862 <- eval (mux v_11857 v_11861 v_11856)
  v_11863 <- eval (extract v_11813 56 64)
  v_11864 <- eval (ugt v_11863 (bv_nat 8 127))
  v_11865 <- eval (bitwidthMInt v_11863)
  v_11866 <- eval (mi v_11865 -1)
  v_11867 <- eval (bv_xor v_11863 v_11866)
  v_11868 <- eval (add (bv_nat 8 1) v_11867)
  v_11869 <- eval (mux v_11864 v_11868 v_11863)
  v_11870 <- eval (extract v_11813 64 72)
  v_11871 <- eval (ugt v_11870 (bv_nat 8 127))
  v_11872 <- eval (bitwidthMInt v_11870)
  v_11873 <- eval (mi v_11872 -1)
  v_11874 <- eval (bv_xor v_11870 v_11873)
  v_11875 <- eval (add (bv_nat 8 1) v_11874)
  v_11876 <- eval (mux v_11871 v_11875 v_11870)
  v_11877 <- eval (extract v_11813 72 80)
  v_11878 <- eval (ugt v_11877 (bv_nat 8 127))
  v_11879 <- eval (bitwidthMInt v_11877)
  v_11880 <- eval (mi v_11879 -1)
  v_11881 <- eval (bv_xor v_11877 v_11880)
  v_11882 <- eval (add (bv_nat 8 1) v_11881)
  v_11883 <- eval (mux v_11878 v_11882 v_11877)
  v_11884 <- eval (extract v_11813 80 88)
  v_11885 <- eval (ugt v_11884 (bv_nat 8 127))
  v_11886 <- eval (bitwidthMInt v_11884)
  v_11887 <- eval (mi v_11886 -1)
  v_11888 <- eval (bv_xor v_11884 v_11887)
  v_11889 <- eval (add (bv_nat 8 1) v_11888)
  v_11890 <- eval (mux v_11885 v_11889 v_11884)
  v_11891 <- eval (extract v_11813 88 96)
  v_11892 <- eval (ugt v_11891 (bv_nat 8 127))
  v_11893 <- eval (bitwidthMInt v_11891)
  v_11894 <- eval (mi v_11893 -1)
  v_11895 <- eval (bv_xor v_11891 v_11894)
  v_11896 <- eval (add (bv_nat 8 1) v_11895)
  v_11897 <- eval (mux v_11892 v_11896 v_11891)
  v_11898 <- eval (extract v_11813 96 104)
  v_11899 <- eval (ugt v_11898 (bv_nat 8 127))
  v_11900 <- eval (bitwidthMInt v_11898)
  v_11901 <- eval (mi v_11900 -1)
  v_11902 <- eval (bv_xor v_11898 v_11901)
  v_11903 <- eval (add (bv_nat 8 1) v_11902)
  v_11904 <- eval (mux v_11899 v_11903 v_11898)
  v_11905 <- eval (extract v_11813 104 112)
  v_11906 <- eval (ugt v_11905 (bv_nat 8 127))
  v_11907 <- eval (bitwidthMInt v_11905)
  v_11908 <- eval (mi v_11907 -1)
  v_11909 <- eval (bv_xor v_11905 v_11908)
  v_11910 <- eval (add (bv_nat 8 1) v_11909)
  v_11911 <- eval (mux v_11906 v_11910 v_11905)
  v_11912 <- eval (extract v_11813 112 120)
  v_11913 <- eval (ugt v_11912 (bv_nat 8 127))
  v_11914 <- eval (bitwidthMInt v_11912)
  v_11915 <- eval (mi v_11914 -1)
  v_11916 <- eval (bv_xor v_11912 v_11915)
  v_11917 <- eval (add (bv_nat 8 1) v_11916)
  v_11918 <- eval (mux v_11913 v_11917 v_11912)
  v_11919 <- eval (extract v_11813 120 128)
  v_11920 <- eval (ugt v_11919 (bv_nat 8 127))
  v_11921 <- eval (bitwidthMInt v_11919)
  v_11922 <- eval (mi v_11921 -1)
  v_11923 <- eval (bv_xor v_11919 v_11922)
  v_11924 <- eval (add (bv_nat 8 1) v_11923)
  v_11925 <- eval (mux v_11920 v_11924 v_11919)
  v_11926 <- eval (concat v_11918 v_11925)
  v_11927 <- eval (concat v_11911 v_11926)
  v_11928 <- eval (concat v_11904 v_11927)
  v_11929 <- eval (concat v_11897 v_11928)
  v_11930 <- eval (concat v_11890 v_11929)
  v_11931 <- eval (concat v_11883 v_11930)
  v_11932 <- eval (concat v_11876 v_11931)
  v_11933 <- eval (concat v_11869 v_11932)
  v_11934 <- eval (concat v_11862 v_11933)
  v_11935 <- eval (concat v_11855 v_11934)
  v_11936 <- eval (concat v_11848 v_11935)
  v_11937 <- eval (concat v_11841 v_11936)
  v_11938 <- eval (concat v_11834 v_11937)
  v_11939 <- eval (concat v_11827 v_11938)
  v_11940 <- eval (concat v_11820 v_11939)
  setRegister (v_2507 : Xmm) v_11940
==========================================
pabsd_X86-SYNTAX (v_2515 : Mem) (v_2516 : Xmm)
  v_11942 <- evaluateAddress (v_2515 : Mem)
  v_11943 <- load v_11942 16
  v_11944 <- eval (extract v_11943 0 32)
  v_11945 <- eval (ugt v_11944 (bv_nat 32 2147483647))
  v_11946 <- eval (bitwidthMInt v_11944)
  v_11947 <- eval (mi v_11946 -1)
  v_11948 <- eval (bv_xor v_11944 v_11947)
  v_11949 <- eval (add (bv_nat 32 1) v_11948)
  v_11950 <- eval (mux v_11945 v_11949 v_11944)
  v_11951 <- eval (extract v_11943 32 64)
  v_11952 <- eval (ugt v_11951 (bv_nat 32 2147483647))
  v_11953 <- eval (bitwidthMInt v_11951)
  v_11954 <- eval (mi v_11953 -1)
  v_11955 <- eval (bv_xor v_11951 v_11954)
  v_11956 <- eval (add (bv_nat 32 1) v_11955)
  v_11957 <- eval (mux v_11952 v_11956 v_11951)
  v_11958 <- eval (extract v_11943 64 96)
  v_11959 <- eval (ugt v_11958 (bv_nat 32 2147483647))
  v_11960 <- eval (bitwidthMInt v_11958)
  v_11961 <- eval (mi v_11960 -1)
  v_11962 <- eval (bv_xor v_11958 v_11961)
  v_11963 <- eval (add (bv_nat 32 1) v_11962)
  v_11964 <- eval (mux v_11959 v_11963 v_11958)
  v_11965 <- eval (extract v_11943 96 128)
  v_11966 <- eval (ugt v_11965 (bv_nat 32 2147483647))
  v_11967 <- eval (bitwidthMInt v_11965)
  v_11968 <- eval (mi v_11967 -1)
  v_11969 <- eval (bv_xor v_11965 v_11968)
  v_11970 <- eval (add (bv_nat 32 1) v_11969)
  v_11971 <- eval (mux v_11966 v_11970 v_11965)
  v_11972 <- eval (concat v_11964 v_11971)
  v_11973 <- eval (concat v_11957 v_11972)
  v_11974 <- eval (concat v_11950 v_11973)
  setRegister (v_2516 : Xmm) v_11974
==========================================
pabsw_X86-SYNTAX (v_2524 : Mem) (v_2525 : Xmm)
  v_11976 <- evaluateAddress (v_2524 : Mem)
  v_11977 <- load v_11976 16
  v_11978 <- eval (extract v_11977 0 16)
  v_11979 <- eval (ugt v_11978 (bv_nat 16 32767))
  v_11980 <- eval (bitwidthMInt v_11978)
  v_11981 <- eval (mi v_11980 -1)
  v_11982 <- eval (bv_xor v_11978 v_11981)
  v_11983 <- eval (add (bv_nat 16 1) v_11982)
  v_11984 <- eval (mux v_11979 v_11983 v_11978)
  v_11985 <- eval (extract v_11977 16 32)
  v_11986 <- eval (ugt v_11985 (bv_nat 16 32767))
  v_11987 <- eval (bitwidthMInt v_11985)
  v_11988 <- eval (mi v_11987 -1)
  v_11989 <- eval (bv_xor v_11985 v_11988)
  v_11990 <- eval (add (bv_nat 16 1) v_11989)
  v_11991 <- eval (mux v_11986 v_11990 v_11985)
  v_11992 <- eval (extract v_11977 32 48)
  v_11993 <- eval (ugt v_11992 (bv_nat 16 32767))
  v_11994 <- eval (bitwidthMInt v_11992)
  v_11995 <- eval (mi v_11994 -1)
  v_11996 <- eval (bv_xor v_11992 v_11995)
  v_11997 <- eval (add (bv_nat 16 1) v_11996)
  v_11998 <- eval (mux v_11993 v_11997 v_11992)
  v_11999 <- eval (extract v_11977 48 64)
  v_12000 <- eval (ugt v_11999 (bv_nat 16 32767))
  v_12001 <- eval (bitwidthMInt v_11999)
  v_12002 <- eval (mi v_12001 -1)
  v_12003 <- eval (bv_xor v_11999 v_12002)
  v_12004 <- eval (add (bv_nat 16 1) v_12003)
  v_12005 <- eval (mux v_12000 v_12004 v_11999)
  v_12006 <- eval (extract v_11977 64 80)
  v_12007 <- eval (ugt v_12006 (bv_nat 16 32767))
  v_12008 <- eval (bitwidthMInt v_12006)
  v_12009 <- eval (mi v_12008 -1)
  v_12010 <- eval (bv_xor v_12006 v_12009)
  v_12011 <- eval (add (bv_nat 16 1) v_12010)
  v_12012 <- eval (mux v_12007 v_12011 v_12006)
  v_12013 <- eval (extract v_11977 80 96)
  v_12014 <- eval (ugt v_12013 (bv_nat 16 32767))
  v_12015 <- eval (bitwidthMInt v_12013)
  v_12016 <- eval (mi v_12015 -1)
  v_12017 <- eval (bv_xor v_12013 v_12016)
  v_12018 <- eval (add (bv_nat 16 1) v_12017)
  v_12019 <- eval (mux v_12014 v_12018 v_12013)
  v_12020 <- eval (extract v_11977 96 112)
  v_12021 <- eval (ugt v_12020 (bv_nat 16 32767))
  v_12022 <- eval (bitwidthMInt v_12020)
  v_12023 <- eval (mi v_12022 -1)
  v_12024 <- eval (bv_xor v_12020 v_12023)
  v_12025 <- eval (add (bv_nat 16 1) v_12024)
  v_12026 <- eval (mux v_12021 v_12025 v_12020)
  v_12027 <- eval (extract v_11977 112 128)
  v_12028 <- eval (ugt v_12027 (bv_nat 16 32767))
  v_12029 <- eval (bitwidthMInt v_12027)
  v_12030 <- eval (mi v_12029 -1)
  v_12031 <- eval (bv_xor v_12027 v_12030)
  v_12032 <- eval (add (bv_nat 16 1) v_12031)
  v_12033 <- eval (mux v_12028 v_12032 v_12027)
  v_12034 <- eval (concat v_12026 v_12033)
  v_12035 <- eval (concat v_12019 v_12034)
  v_12036 <- eval (concat v_12012 v_12035)
  v_12037 <- eval (concat v_12005 v_12036)
  v_12038 <- eval (concat v_11998 v_12037)
  v_12039 <- eval (concat v_11991 v_12038)
  v_12040 <- eval (concat v_11984 v_12039)
  setRegister (v_2525 : Xmm) v_12040
==========================================
packssdw_X86-SYNTAX (v_2533 : Mem) (v_2534 : Xmm)
  v_12042 <- evaluateAddress (v_2533 : Mem)
  v_12043 <- load v_12042 16
  v_12044 <- eval (extract v_12043 0 32)
  v_12045 <- eval (sgt v_12044 (bv_nat 32 32767))
  v_12046 <- eval (slt v_12044 (bv_nat 32 4294934528))
  v_12047 <- eval (extract v_12043 16 32)
  v_12048 <- eval (mux v_12046 (bv_nat 16 32768) v_12047)
  v_12049 <- eval (mux v_12045 (bv_nat 16 32767) v_12048)
  v_12050 <- eval (extract v_12043 32 64)
  v_12051 <- eval (sgt v_12050 (bv_nat 32 32767))
  v_12052 <- eval (slt v_12050 (bv_nat 32 4294934528))
  v_12053 <- eval (extract v_12043 48 64)
  v_12054 <- eval (mux v_12052 (bv_nat 16 32768) v_12053)
  v_12055 <- eval (mux v_12051 (bv_nat 16 32767) v_12054)
  v_12056 <- eval (extract v_12043 64 96)
  v_12057 <- eval (sgt v_12056 (bv_nat 32 32767))
  v_12058 <- eval (slt v_12056 (bv_nat 32 4294934528))
  v_12059 <- eval (extract v_12043 80 96)
  v_12060 <- eval (mux v_12058 (bv_nat 16 32768) v_12059)
  v_12061 <- eval (mux v_12057 (bv_nat 16 32767) v_12060)
  v_12062 <- eval (extract v_12043 96 128)
  v_12063 <- eval (sgt v_12062 (bv_nat 32 32767))
  v_12064 <- eval (slt v_12062 (bv_nat 32 4294934528))
  v_12065 <- eval (extract v_12043 112 128)
  v_12066 <- eval (mux v_12064 (bv_nat 16 32768) v_12065)
  v_12067 <- eval (mux v_12063 (bv_nat 16 32767) v_12066)
  v_12068 <- getRegister (v_2534 : Xmm)
  v_12069 <- eval (extract v_12068 0 32)
  v_12070 <- eval (sgt v_12069 (bv_nat 32 32767))
  v_12071 <- eval (slt v_12069 (bv_nat 32 4294934528))
  v_12072 <- eval (extract v_12068 16 32)
  v_12073 <- eval (mux v_12071 (bv_nat 16 32768) v_12072)
  v_12074 <- eval (mux v_12070 (bv_nat 16 32767) v_12073)
  v_12075 <- eval (extract v_12068 32 64)
  v_12076 <- eval (sgt v_12075 (bv_nat 32 32767))
  v_12077 <- eval (slt v_12075 (bv_nat 32 4294934528))
  v_12078 <- eval (extract v_12068 48 64)
  v_12079 <- eval (mux v_12077 (bv_nat 16 32768) v_12078)
  v_12080 <- eval (mux v_12076 (bv_nat 16 32767) v_12079)
  v_12081 <- eval (extract v_12068 64 96)
  v_12082 <- eval (sgt v_12081 (bv_nat 32 32767))
  v_12083 <- eval (slt v_12081 (bv_nat 32 4294934528))
  v_12084 <- eval (extract v_12068 80 96)
  v_12085 <- eval (mux v_12083 (bv_nat 16 32768) v_12084)
  v_12086 <- eval (mux v_12082 (bv_nat 16 32767) v_12085)
  v_12087 <- eval (extract v_12068 96 128)
  v_12088 <- eval (sgt v_12087 (bv_nat 32 32767))
  v_12089 <- eval (slt v_12087 (bv_nat 32 4294934528))
  v_12090 <- eval (extract v_12068 112 128)
  v_12091 <- eval (mux v_12089 (bv_nat 16 32768) v_12090)
  v_12092 <- eval (mux v_12088 (bv_nat 16 32767) v_12091)
  v_12093 <- eval (concat v_12086 v_12092)
  v_12094 <- eval (concat v_12080 v_12093)
  v_12095 <- eval (concat v_12074 v_12094)
  v_12096 <- eval (concat v_12067 v_12095)
  v_12097 <- eval (concat v_12061 v_12096)
  v_12098 <- eval (concat v_12055 v_12097)
  v_12099 <- eval (concat v_12049 v_12098)
  setRegister (v_2534 : Xmm) v_12099
==========================================
packsswb_X86-SYNTAX (v_2542 : Mem) (v_2543 : Xmm)
  v_12101 <- evaluateAddress (v_2542 : Mem)
  v_12102 <- load v_12101 16
  v_12103 <- eval (extract v_12102 0 16)
  v_12104 <- eval (sgt v_12103 (bv_nat 16 127))
  v_12105 <- eval (slt v_12103 (bv_nat 16 65408))
  v_12106 <- eval (extract v_12102 8 16)
  v_12107 <- eval (mux v_12105 (bv_nat 8 128) v_12106)
  v_12108 <- eval (mux v_12104 (bv_nat 8 127) v_12107)
  v_12109 <- eval (extract v_12102 16 32)
  v_12110 <- eval (sgt v_12109 (bv_nat 16 127))
  v_12111 <- eval (slt v_12109 (bv_nat 16 65408))
  v_12112 <- eval (extract v_12102 24 32)
  v_12113 <- eval (mux v_12111 (bv_nat 8 128) v_12112)
  v_12114 <- eval (mux v_12110 (bv_nat 8 127) v_12113)
  v_12115 <- eval (extract v_12102 32 48)
  v_12116 <- eval (sgt v_12115 (bv_nat 16 127))
  v_12117 <- eval (slt v_12115 (bv_nat 16 65408))
  v_12118 <- eval (extract v_12102 40 48)
  v_12119 <- eval (mux v_12117 (bv_nat 8 128) v_12118)
  v_12120 <- eval (mux v_12116 (bv_nat 8 127) v_12119)
  v_12121 <- eval (extract v_12102 48 64)
  v_12122 <- eval (sgt v_12121 (bv_nat 16 127))
  v_12123 <- eval (slt v_12121 (bv_nat 16 65408))
  v_12124 <- eval (extract v_12102 56 64)
  v_12125 <- eval (mux v_12123 (bv_nat 8 128) v_12124)
  v_12126 <- eval (mux v_12122 (bv_nat 8 127) v_12125)
  v_12127 <- eval (extract v_12102 64 80)
  v_12128 <- eval (sgt v_12127 (bv_nat 16 127))
  v_12129 <- eval (slt v_12127 (bv_nat 16 65408))
  v_12130 <- eval (extract v_12102 72 80)
  v_12131 <- eval (mux v_12129 (bv_nat 8 128) v_12130)
  v_12132 <- eval (mux v_12128 (bv_nat 8 127) v_12131)
  v_12133 <- eval (extract v_12102 80 96)
  v_12134 <- eval (sgt v_12133 (bv_nat 16 127))
  v_12135 <- eval (slt v_12133 (bv_nat 16 65408))
  v_12136 <- eval (extract v_12102 88 96)
  v_12137 <- eval (mux v_12135 (bv_nat 8 128) v_12136)
  v_12138 <- eval (mux v_12134 (bv_nat 8 127) v_12137)
  v_12139 <- eval (extract v_12102 96 112)
  v_12140 <- eval (sgt v_12139 (bv_nat 16 127))
  v_12141 <- eval (slt v_12139 (bv_nat 16 65408))
  v_12142 <- eval (extract v_12102 104 112)
  v_12143 <- eval (mux v_12141 (bv_nat 8 128) v_12142)
  v_12144 <- eval (mux v_12140 (bv_nat 8 127) v_12143)
  v_12145 <- eval (extract v_12102 112 128)
  v_12146 <- eval (sgt v_12145 (bv_nat 16 127))
  v_12147 <- eval (slt v_12145 (bv_nat 16 65408))
  v_12148 <- eval (extract v_12102 120 128)
  v_12149 <- eval (mux v_12147 (bv_nat 8 128) v_12148)
  v_12150 <- eval (mux v_12146 (bv_nat 8 127) v_12149)
  v_12151 <- getRegister (v_2543 : Xmm)
  v_12152 <- eval (extract v_12151 0 16)
  v_12153 <- eval (sgt v_12152 (bv_nat 16 127))
  v_12154 <- eval (slt v_12152 (bv_nat 16 65408))
  v_12155 <- eval (extract v_12151 8 16)
  v_12156 <- eval (mux v_12154 (bv_nat 8 128) v_12155)
  v_12157 <- eval (mux v_12153 (bv_nat 8 127) v_12156)
  v_12158 <- eval (extract v_12151 16 32)
  v_12159 <- eval (sgt v_12158 (bv_nat 16 127))
  v_12160 <- eval (slt v_12158 (bv_nat 16 65408))
  v_12161 <- eval (extract v_12151 24 32)
  v_12162 <- eval (mux v_12160 (bv_nat 8 128) v_12161)
  v_12163 <- eval (mux v_12159 (bv_nat 8 127) v_12162)
  v_12164 <- eval (extract v_12151 32 48)
  v_12165 <- eval (sgt v_12164 (bv_nat 16 127))
  v_12166 <- eval (slt v_12164 (bv_nat 16 65408))
  v_12167 <- eval (extract v_12151 40 48)
  v_12168 <- eval (mux v_12166 (bv_nat 8 128) v_12167)
  v_12169 <- eval (mux v_12165 (bv_nat 8 127) v_12168)
  v_12170 <- eval (extract v_12151 48 64)
  v_12171 <- eval (sgt v_12170 (bv_nat 16 127))
  v_12172 <- eval (slt v_12170 (bv_nat 16 65408))
  v_12173 <- eval (extract v_12151 56 64)
  v_12174 <- eval (mux v_12172 (bv_nat 8 128) v_12173)
  v_12175 <- eval (mux v_12171 (bv_nat 8 127) v_12174)
  v_12176 <- eval (extract v_12151 64 80)
  v_12177 <- eval (sgt v_12176 (bv_nat 16 127))
  v_12178 <- eval (slt v_12176 (bv_nat 16 65408))
  v_12179 <- eval (extract v_12151 72 80)
  v_12180 <- eval (mux v_12178 (bv_nat 8 128) v_12179)
  v_12181 <- eval (mux v_12177 (bv_nat 8 127) v_12180)
  v_12182 <- eval (extract v_12151 80 96)
  v_12183 <- eval (sgt v_12182 (bv_nat 16 127))
  v_12184 <- eval (slt v_12182 (bv_nat 16 65408))
  v_12185 <- eval (extract v_12151 88 96)
  v_12186 <- eval (mux v_12184 (bv_nat 8 128) v_12185)
  v_12187 <- eval (mux v_12183 (bv_nat 8 127) v_12186)
  v_12188 <- eval (extract v_12151 96 112)
  v_12189 <- eval (sgt v_12188 (bv_nat 16 127))
  v_12190 <- eval (slt v_12188 (bv_nat 16 65408))
  v_12191 <- eval (extract v_12151 104 112)
  v_12192 <- eval (mux v_12190 (bv_nat 8 128) v_12191)
  v_12193 <- eval (mux v_12189 (bv_nat 8 127) v_12192)
  v_12194 <- eval (extract v_12151 112 128)
  v_12195 <- eval (sgt v_12194 (bv_nat 16 127))
  v_12196 <- eval (slt v_12194 (bv_nat 16 65408))
  v_12197 <- eval (extract v_12151 120 128)
  v_12198 <- eval (mux v_12196 (bv_nat 8 128) v_12197)
  v_12199 <- eval (mux v_12195 (bv_nat 8 127) v_12198)
  v_12200 <- eval (concat v_12193 v_12199)
  v_12201 <- eval (concat v_12187 v_12200)
  v_12202 <- eval (concat v_12181 v_12201)
  v_12203 <- eval (concat v_12175 v_12202)
  v_12204 <- eval (concat v_12169 v_12203)
  v_12205 <- eval (concat v_12163 v_12204)
  v_12206 <- eval (concat v_12157 v_12205)
  v_12207 <- eval (concat v_12150 v_12206)
  v_12208 <- eval (concat v_12144 v_12207)
  v_12209 <- eval (concat v_12138 v_12208)
  v_12210 <- eval (concat v_12132 v_12209)
  v_12211 <- eval (concat v_12126 v_12210)
  v_12212 <- eval (concat v_12120 v_12211)
  v_12213 <- eval (concat v_12114 v_12212)
  v_12214 <- eval (concat v_12108 v_12213)
  setRegister (v_2543 : Xmm) v_12214
==========================================
packusdw_X86-SYNTAX (v_2551 : Mem) (v_2552 : Xmm)
  v_12216 <- evaluateAddress (v_2551 : Mem)
  v_12217 <- load v_12216 16
  v_12218 <- eval (extract v_12217 0 32)
  v_12219 <- eval (sgt v_12218 (bv_nat 32 65535))
  v_12220 <- eval (slt v_12218 (bv_nat 32 0))
  v_12221 <- eval (extract v_12217 16 32)
  v_12222 <- eval (mux v_12220 (bv_nat 16 0) v_12221)
  v_12223 <- eval (mux v_12219 (bv_nat 16 65535) v_12222)
  v_12224 <- eval (extract v_12217 32 64)
  v_12225 <- eval (sgt v_12224 (bv_nat 32 65535))
  v_12226 <- eval (slt v_12224 (bv_nat 32 0))
  v_12227 <- eval (extract v_12217 48 64)
  v_12228 <- eval (mux v_12226 (bv_nat 16 0) v_12227)
  v_12229 <- eval (mux v_12225 (bv_nat 16 65535) v_12228)
  v_12230 <- eval (extract v_12217 64 96)
  v_12231 <- eval (sgt v_12230 (bv_nat 32 65535))
  v_12232 <- eval (slt v_12230 (bv_nat 32 0))
  v_12233 <- eval (extract v_12217 80 96)
  v_12234 <- eval (mux v_12232 (bv_nat 16 0) v_12233)
  v_12235 <- eval (mux v_12231 (bv_nat 16 65535) v_12234)
  v_12236 <- eval (extract v_12217 96 128)
  v_12237 <- eval (sgt v_12236 (bv_nat 32 65535))
  v_12238 <- eval (slt v_12236 (bv_nat 32 0))
  v_12239 <- eval (extract v_12217 112 128)
  v_12240 <- eval (mux v_12238 (bv_nat 16 0) v_12239)
  v_12241 <- eval (mux v_12237 (bv_nat 16 65535) v_12240)
  v_12242 <- getRegister (v_2552 : Xmm)
  v_12243 <- eval (extract v_12242 0 32)
  v_12244 <- eval (sgt v_12243 (bv_nat 32 65535))
  v_12245 <- eval (slt v_12243 (bv_nat 32 0))
  v_12246 <- eval (extract v_12242 16 32)
  v_12247 <- eval (mux v_12245 (bv_nat 16 0) v_12246)
  v_12248 <- eval (mux v_12244 (bv_nat 16 65535) v_12247)
  v_12249 <- eval (extract v_12242 32 64)
  v_12250 <- eval (sgt v_12249 (bv_nat 32 65535))
  v_12251 <- eval (slt v_12249 (bv_nat 32 0))
  v_12252 <- eval (extract v_12242 48 64)
  v_12253 <- eval (mux v_12251 (bv_nat 16 0) v_12252)
  v_12254 <- eval (mux v_12250 (bv_nat 16 65535) v_12253)
  v_12255 <- eval (extract v_12242 64 96)
  v_12256 <- eval (sgt v_12255 (bv_nat 32 65535))
  v_12257 <- eval (slt v_12255 (bv_nat 32 0))
  v_12258 <- eval (extract v_12242 80 96)
  v_12259 <- eval (mux v_12257 (bv_nat 16 0) v_12258)
  v_12260 <- eval (mux v_12256 (bv_nat 16 65535) v_12259)
  v_12261 <- eval (extract v_12242 96 128)
  v_12262 <- eval (sgt v_12261 (bv_nat 32 65535))
  v_12263 <- eval (slt v_12261 (bv_nat 32 0))
  v_12264 <- eval (extract v_12242 112 128)
  v_12265 <- eval (mux v_12263 (bv_nat 16 0) v_12264)
  v_12266 <- eval (mux v_12262 (bv_nat 16 65535) v_12265)
  v_12267 <- eval (concat v_12260 v_12266)
  v_12268 <- eval (concat v_12254 v_12267)
  v_12269 <- eval (concat v_12248 v_12268)
  v_12270 <- eval (concat v_12241 v_12269)
  v_12271 <- eval (concat v_12235 v_12270)
  v_12272 <- eval (concat v_12229 v_12271)
  v_12273 <- eval (concat v_12223 v_12272)
  setRegister (v_2552 : Xmm) v_12273
==========================================
packuswb_X86-SYNTAX (v_2560 : Mem) (v_2561 : Xmm)
  v_12275 <- evaluateAddress (v_2560 : Mem)
  v_12276 <- load v_12275 16
  v_12277 <- eval (extract v_12276 0 16)
  v_12278 <- eval (sgt v_12277 (bv_nat 16 255))
  v_12279 <- eval (slt v_12277 (bv_nat 16 0))
  v_12280 <- eval (extract v_12276 8 16)
  v_12281 <- eval (mux v_12279 (bv_nat 8 0) v_12280)
  v_12282 <- eval (mux v_12278 (bv_nat 8 255) v_12281)
  v_12283 <- eval (extract v_12276 16 32)
  v_12284 <- eval (sgt v_12283 (bv_nat 16 255))
  v_12285 <- eval (slt v_12283 (bv_nat 16 0))
  v_12286 <- eval (extract v_12276 24 32)
  v_12287 <- eval (mux v_12285 (bv_nat 8 0) v_12286)
  v_12288 <- eval (mux v_12284 (bv_nat 8 255) v_12287)
  v_12289 <- eval (extract v_12276 32 48)
  v_12290 <- eval (sgt v_12289 (bv_nat 16 255))
  v_12291 <- eval (slt v_12289 (bv_nat 16 0))
  v_12292 <- eval (extract v_12276 40 48)
  v_12293 <- eval (mux v_12291 (bv_nat 8 0) v_12292)
  v_12294 <- eval (mux v_12290 (bv_nat 8 255) v_12293)
  v_12295 <- eval (extract v_12276 48 64)
  v_12296 <- eval (sgt v_12295 (bv_nat 16 255))
  v_12297 <- eval (slt v_12295 (bv_nat 16 0))
  v_12298 <- eval (extract v_12276 56 64)
  v_12299 <- eval (mux v_12297 (bv_nat 8 0) v_12298)
  v_12300 <- eval (mux v_12296 (bv_nat 8 255) v_12299)
  v_12301 <- eval (extract v_12276 64 80)
  v_12302 <- eval (sgt v_12301 (bv_nat 16 255))
  v_12303 <- eval (slt v_12301 (bv_nat 16 0))
  v_12304 <- eval (extract v_12276 72 80)
  v_12305 <- eval (mux v_12303 (bv_nat 8 0) v_12304)
  v_12306 <- eval (mux v_12302 (bv_nat 8 255) v_12305)
  v_12307 <- eval (extract v_12276 80 96)
  v_12308 <- eval (sgt v_12307 (bv_nat 16 255))
  v_12309 <- eval (slt v_12307 (bv_nat 16 0))
  v_12310 <- eval (extract v_12276 88 96)
  v_12311 <- eval (mux v_12309 (bv_nat 8 0) v_12310)
  v_12312 <- eval (mux v_12308 (bv_nat 8 255) v_12311)
  v_12313 <- eval (extract v_12276 96 112)
  v_12314 <- eval (sgt v_12313 (bv_nat 16 255))
  v_12315 <- eval (slt v_12313 (bv_nat 16 0))
  v_12316 <- eval (extract v_12276 104 112)
  v_12317 <- eval (mux v_12315 (bv_nat 8 0) v_12316)
  v_12318 <- eval (mux v_12314 (bv_nat 8 255) v_12317)
  v_12319 <- eval (extract v_12276 112 128)
  v_12320 <- eval (sgt v_12319 (bv_nat 16 255))
  v_12321 <- eval (slt v_12319 (bv_nat 16 0))
  v_12322 <- eval (extract v_12276 120 128)
  v_12323 <- eval (mux v_12321 (bv_nat 8 0) v_12322)
  v_12324 <- eval (mux v_12320 (bv_nat 8 255) v_12323)
  v_12325 <- getRegister (v_2561 : Xmm)
  v_12326 <- eval (extract v_12325 0 16)
  v_12327 <- eval (sgt v_12326 (bv_nat 16 255))
  v_12328 <- eval (slt v_12326 (bv_nat 16 0))
  v_12329 <- eval (extract v_12325 8 16)
  v_12330 <- eval (mux v_12328 (bv_nat 8 0) v_12329)
  v_12331 <- eval (mux v_12327 (bv_nat 8 255) v_12330)
  v_12332 <- eval (extract v_12325 16 32)
  v_12333 <- eval (sgt v_12332 (bv_nat 16 255))
  v_12334 <- eval (slt v_12332 (bv_nat 16 0))
  v_12335 <- eval (extract v_12325 24 32)
  v_12336 <- eval (mux v_12334 (bv_nat 8 0) v_12335)
  v_12337 <- eval (mux v_12333 (bv_nat 8 255) v_12336)
  v_12338 <- eval (extract v_12325 32 48)
  v_12339 <- eval (sgt v_12338 (bv_nat 16 255))
  v_12340 <- eval (slt v_12338 (bv_nat 16 0))
  v_12341 <- eval (extract v_12325 40 48)
  v_12342 <- eval (mux v_12340 (bv_nat 8 0) v_12341)
  v_12343 <- eval (mux v_12339 (bv_nat 8 255) v_12342)
  v_12344 <- eval (extract v_12325 48 64)
  v_12345 <- eval (sgt v_12344 (bv_nat 16 255))
  v_12346 <- eval (slt v_12344 (bv_nat 16 0))
  v_12347 <- eval (extract v_12325 56 64)
  v_12348 <- eval (mux v_12346 (bv_nat 8 0) v_12347)
  v_12349 <- eval (mux v_12345 (bv_nat 8 255) v_12348)
  v_12350 <- eval (extract v_12325 64 80)
  v_12351 <- eval (sgt v_12350 (bv_nat 16 255))
  v_12352 <- eval (slt v_12350 (bv_nat 16 0))
  v_12353 <- eval (extract v_12325 72 80)
  v_12354 <- eval (mux v_12352 (bv_nat 8 0) v_12353)
  v_12355 <- eval (mux v_12351 (bv_nat 8 255) v_12354)
  v_12356 <- eval (extract v_12325 80 96)
  v_12357 <- eval (sgt v_12356 (bv_nat 16 255))
  v_12358 <- eval (slt v_12356 (bv_nat 16 0))
  v_12359 <- eval (extract v_12325 88 96)
  v_12360 <- eval (mux v_12358 (bv_nat 8 0) v_12359)
  v_12361 <- eval (mux v_12357 (bv_nat 8 255) v_12360)
  v_12362 <- eval (extract v_12325 96 112)
  v_12363 <- eval (sgt v_12362 (bv_nat 16 255))
  v_12364 <- eval (slt v_12362 (bv_nat 16 0))
  v_12365 <- eval (extract v_12325 104 112)
  v_12366 <- eval (mux v_12364 (bv_nat 8 0) v_12365)
  v_12367 <- eval (mux v_12363 (bv_nat 8 255) v_12366)
  v_12368 <- eval (extract v_12325 112 128)
  v_12369 <- eval (sgt v_12368 (bv_nat 16 255))
  v_12370 <- eval (slt v_12368 (bv_nat 16 0))
  v_12371 <- eval (extract v_12325 120 128)
  v_12372 <- eval (mux v_12370 (bv_nat 8 0) v_12371)
  v_12373 <- eval (mux v_12369 (bv_nat 8 255) v_12372)
  v_12374 <- eval (concat v_12367 v_12373)
  v_12375 <- eval (concat v_12361 v_12374)
  v_12376 <- eval (concat v_12355 v_12375)
  v_12377 <- eval (concat v_12349 v_12376)
  v_12378 <- eval (concat v_12343 v_12377)
  v_12379 <- eval (concat v_12337 v_12378)
  v_12380 <- eval (concat v_12331 v_12379)
  v_12381 <- eval (concat v_12324 v_12380)
  v_12382 <- eval (concat v_12318 v_12381)
  v_12383 <- eval (concat v_12312 v_12382)
  v_12384 <- eval (concat v_12306 v_12383)
  v_12385 <- eval (concat v_12300 v_12384)
  v_12386 <- eval (concat v_12294 v_12385)
  v_12387 <- eval (concat v_12288 v_12386)
  v_12388 <- eval (concat v_12282 v_12387)
  setRegister (v_2561 : Xmm) v_12388
==========================================
paddb_X86-SYNTAX (v_2569 : Mem) (v_2570 : Xmm)
  v_12390 <- getRegister (v_2570 : Xmm)
  v_12391 <- eval (extract v_12390 0 8)
  v_12392 <- evaluateAddress (v_2569 : Mem)
  v_12393 <- load v_12392 16
  v_12394 <- eval (extract v_12393 0 8)
  v_12395 <- eval (add v_12391 v_12394)
  v_12396 <- eval (extract v_12390 8 16)
  v_12397 <- eval (extract v_12393 8 16)
  v_12398 <- eval (add v_12396 v_12397)
  v_12399 <- eval (extract v_12390 16 24)
  v_12400 <- eval (extract v_12393 16 24)
  v_12401 <- eval (add v_12399 v_12400)
  v_12402 <- eval (extract v_12390 24 32)
  v_12403 <- eval (extract v_12393 24 32)
  v_12404 <- eval (add v_12402 v_12403)
  v_12405 <- eval (extract v_12390 32 40)
  v_12406 <- eval (extract v_12393 32 40)
  v_12407 <- eval (add v_12405 v_12406)
  v_12408 <- eval (extract v_12390 40 48)
  v_12409 <- eval (extract v_12393 40 48)
  v_12410 <- eval (add v_12408 v_12409)
  v_12411 <- eval (extract v_12390 48 56)
  v_12412 <- eval (extract v_12393 48 56)
  v_12413 <- eval (add v_12411 v_12412)
  v_12414 <- eval (extract v_12390 56 64)
  v_12415 <- eval (extract v_12393 56 64)
  v_12416 <- eval (add v_12414 v_12415)
  v_12417 <- eval (extract v_12390 64 72)
  v_12418 <- eval (extract v_12393 64 72)
  v_12419 <- eval (add v_12417 v_12418)
  v_12420 <- eval (extract v_12390 72 80)
  v_12421 <- eval (extract v_12393 72 80)
  v_12422 <- eval (add v_12420 v_12421)
  v_12423 <- eval (extract v_12390 80 88)
  v_12424 <- eval (extract v_12393 80 88)
  v_12425 <- eval (add v_12423 v_12424)
  v_12426 <- eval (extract v_12390 88 96)
  v_12427 <- eval (extract v_12393 88 96)
  v_12428 <- eval (add v_12426 v_12427)
  v_12429 <- eval (extract v_12390 96 104)
  v_12430 <- eval (extract v_12393 96 104)
  v_12431 <- eval (add v_12429 v_12430)
  v_12432 <- eval (extract v_12390 104 112)
  v_12433 <- eval (extract v_12393 104 112)
  v_12434 <- eval (add v_12432 v_12433)
  v_12435 <- eval (extract v_12390 112 120)
  v_12436 <- eval (extract v_12393 112 120)
  v_12437 <- eval (add v_12435 v_12436)
  v_12438 <- eval (extract v_12390 120 128)
  v_12439 <- eval (extract v_12393 120 128)
  v_12440 <- eval (add v_12438 v_12439)
  v_12441 <- eval (concat v_12437 v_12440)
  v_12442 <- eval (concat v_12434 v_12441)
  v_12443 <- eval (concat v_12431 v_12442)
  v_12444 <- eval (concat v_12428 v_12443)
  v_12445 <- eval (concat v_12425 v_12444)
  v_12446 <- eval (concat v_12422 v_12445)
  v_12447 <- eval (concat v_12419 v_12446)
  v_12448 <- eval (concat v_12416 v_12447)
  v_12449 <- eval (concat v_12413 v_12448)
  v_12450 <- eval (concat v_12410 v_12449)
  v_12451 <- eval (concat v_12407 v_12450)
  v_12452 <- eval (concat v_12404 v_12451)
  v_12453 <- eval (concat v_12401 v_12452)
  v_12454 <- eval (concat v_12398 v_12453)
  v_12455 <- eval (concat v_12395 v_12454)
  setRegister (v_2570 : Xmm) v_12455
==========================================
paddd_X86-SYNTAX (v_2578 : Mem) (v_2579 : Xmm)
  v_12457 <- getRegister (v_2579 : Xmm)
  v_12458 <- eval (extract v_12457 0 32)
  v_12459 <- evaluateAddress (v_2578 : Mem)
  v_12460 <- load v_12459 16
  v_12461 <- eval (extract v_12460 0 32)
  v_12462 <- eval (add v_12458 v_12461)
  v_12463 <- eval (extract v_12457 32 64)
  v_12464 <- eval (extract v_12460 32 64)
  v_12465 <- eval (add v_12463 v_12464)
  v_12466 <- eval (extract v_12457 64 96)
  v_12467 <- eval (extract v_12460 64 96)
  v_12468 <- eval (add v_12466 v_12467)
  v_12469 <- eval (extract v_12457 96 128)
  v_12470 <- eval (extract v_12460 96 128)
  v_12471 <- eval (add v_12469 v_12470)
  v_12472 <- eval (concat v_12468 v_12471)
  v_12473 <- eval (concat v_12465 v_12472)
  v_12474 <- eval (concat v_12462 v_12473)
  setRegister (v_2579 : Xmm) v_12474
==========================================
paddq_X86-SYNTAX (v_2587 : Mem) (v_2588 : Xmm)
  v_12476 <- getRegister (v_2588 : Xmm)
  v_12477 <- eval (extract v_12476 0 64)
  v_12478 <- evaluateAddress (v_2587 : Mem)
  v_12479 <- load v_12478 16
  v_12480 <- eval (extract v_12479 0 64)
  v_12481 <- eval (add v_12477 v_12480)
  v_12482 <- eval (extract v_12476 64 128)
  v_12483 <- eval (extract v_12479 64 128)
  v_12484 <- eval (add v_12482 v_12483)
  v_12485 <- eval (concat v_12481 v_12484)
  setRegister (v_2588 : Xmm) v_12485
==========================================
paddsb_X86-SYNTAX (v_2596 : Mem) (v_2597 : Xmm)
  v_12487 <- getRegister (v_2597 : Xmm)
  v_12488 <- eval (extract v_12487 0 8)
  v_12489 <- eval (svalueMInt v_12488)
  v_12490 <- eval (mi 16 v_12489)
  v_12491 <- evaluateAddress (v_2596 : Mem)
  v_12492 <- load v_12491 16
  v_12493 <- eval (extract v_12492 0 8)
  v_12494 <- eval (svalueMInt v_12493)
  v_12495 <- eval (mi 16 v_12494)
  v_12496 <- eval (add v_12490 v_12495)
  v_12497 <- eval (sgt v_12496 (bv_nat 16 127))
  v_12498 <- eval (slt v_12496 (bv_nat 16 65408))
  v_12499 <- eval (extract v_12496 8 16)
  v_12500 <- eval (mux v_12498 (bv_nat 8 128) v_12499)
  v_12501 <- eval (mux v_12497 (bv_nat 8 127) v_12500)
  v_12502 <- eval (extract v_12487 8 16)
  v_12503 <- eval (svalueMInt v_12502)
  v_12504 <- eval (mi 16 v_12503)
  v_12505 <- eval (extract v_12492 8 16)
  v_12506 <- eval (svalueMInt v_12505)
  v_12507 <- eval (mi 16 v_12506)
  v_12508 <- eval (add v_12504 v_12507)
  v_12509 <- eval (sgt v_12508 (bv_nat 16 127))
  v_12510 <- eval (slt v_12508 (bv_nat 16 65408))
  v_12511 <- eval (extract v_12508 8 16)
  v_12512 <- eval (mux v_12510 (bv_nat 8 128) v_12511)
  v_12513 <- eval (mux v_12509 (bv_nat 8 127) v_12512)
  v_12514 <- eval (extract v_12487 16 24)
  v_12515 <- eval (svalueMInt v_12514)
  v_12516 <- eval (mi 16 v_12515)
  v_12517 <- eval (extract v_12492 16 24)
  v_12518 <- eval (svalueMInt v_12517)
  v_12519 <- eval (mi 16 v_12518)
  v_12520 <- eval (add v_12516 v_12519)
  v_12521 <- eval (sgt v_12520 (bv_nat 16 127))
  v_12522 <- eval (slt v_12520 (bv_nat 16 65408))
  v_12523 <- eval (extract v_12520 8 16)
  v_12524 <- eval (mux v_12522 (bv_nat 8 128) v_12523)
  v_12525 <- eval (mux v_12521 (bv_nat 8 127) v_12524)
  v_12526 <- eval (extract v_12487 24 32)
  v_12527 <- eval (svalueMInt v_12526)
  v_12528 <- eval (mi 16 v_12527)
  v_12529 <- eval (extract v_12492 24 32)
  v_12530 <- eval (svalueMInt v_12529)
  v_12531 <- eval (mi 16 v_12530)
  v_12532 <- eval (add v_12528 v_12531)
  v_12533 <- eval (sgt v_12532 (bv_nat 16 127))
  v_12534 <- eval (slt v_12532 (bv_nat 16 65408))
  v_12535 <- eval (extract v_12532 8 16)
  v_12536 <- eval (mux v_12534 (bv_nat 8 128) v_12535)
  v_12537 <- eval (mux v_12533 (bv_nat 8 127) v_12536)
  v_12538 <- eval (extract v_12487 32 40)
  v_12539 <- eval (svalueMInt v_12538)
  v_12540 <- eval (mi 16 v_12539)
  v_12541 <- eval (extract v_12492 32 40)
  v_12542 <- eval (svalueMInt v_12541)
  v_12543 <- eval (mi 16 v_12542)
  v_12544 <- eval (add v_12540 v_12543)
  v_12545 <- eval (sgt v_12544 (bv_nat 16 127))
  v_12546 <- eval (slt v_12544 (bv_nat 16 65408))
  v_12547 <- eval (extract v_12544 8 16)
  v_12548 <- eval (mux v_12546 (bv_nat 8 128) v_12547)
  v_12549 <- eval (mux v_12545 (bv_nat 8 127) v_12548)
  v_12550 <- eval (extract v_12487 40 48)
  v_12551 <- eval (svalueMInt v_12550)
  v_12552 <- eval (mi 16 v_12551)
  v_12553 <- eval (extract v_12492 40 48)
  v_12554 <- eval (svalueMInt v_12553)
  v_12555 <- eval (mi 16 v_12554)
  v_12556 <- eval (add v_12552 v_12555)
  v_12557 <- eval (sgt v_12556 (bv_nat 16 127))
  v_12558 <- eval (slt v_12556 (bv_nat 16 65408))
  v_12559 <- eval (extract v_12556 8 16)
  v_12560 <- eval (mux v_12558 (bv_nat 8 128) v_12559)
  v_12561 <- eval (mux v_12557 (bv_nat 8 127) v_12560)
  v_12562 <- eval (extract v_12487 48 56)
  v_12563 <- eval (svalueMInt v_12562)
  v_12564 <- eval (mi 16 v_12563)
  v_12565 <- eval (extract v_12492 48 56)
  v_12566 <- eval (svalueMInt v_12565)
  v_12567 <- eval (mi 16 v_12566)
  v_12568 <- eval (add v_12564 v_12567)
  v_12569 <- eval (sgt v_12568 (bv_nat 16 127))
  v_12570 <- eval (slt v_12568 (bv_nat 16 65408))
  v_12571 <- eval (extract v_12568 8 16)
  v_12572 <- eval (mux v_12570 (bv_nat 8 128) v_12571)
  v_12573 <- eval (mux v_12569 (bv_nat 8 127) v_12572)
  v_12574 <- eval (extract v_12487 56 64)
  v_12575 <- eval (svalueMInt v_12574)
  v_12576 <- eval (mi 16 v_12575)
  v_12577 <- eval (extract v_12492 56 64)
  v_12578 <- eval (svalueMInt v_12577)
  v_12579 <- eval (mi 16 v_12578)
  v_12580 <- eval (add v_12576 v_12579)
  v_12581 <- eval (sgt v_12580 (bv_nat 16 127))
  v_12582 <- eval (slt v_12580 (bv_nat 16 65408))
  v_12583 <- eval (extract v_12580 8 16)
  v_12584 <- eval (mux v_12582 (bv_nat 8 128) v_12583)
  v_12585 <- eval (mux v_12581 (bv_nat 8 127) v_12584)
  v_12586 <- eval (extract v_12487 64 72)
  v_12587 <- eval (svalueMInt v_12586)
  v_12588 <- eval (mi 16 v_12587)
  v_12589 <- eval (extract v_12492 64 72)
  v_12590 <- eval (svalueMInt v_12589)
  v_12591 <- eval (mi 16 v_12590)
  v_12592 <- eval (add v_12588 v_12591)
  v_12593 <- eval (sgt v_12592 (bv_nat 16 127))
  v_12594 <- eval (slt v_12592 (bv_nat 16 65408))
  v_12595 <- eval (extract v_12592 8 16)
  v_12596 <- eval (mux v_12594 (bv_nat 8 128) v_12595)
  v_12597 <- eval (mux v_12593 (bv_nat 8 127) v_12596)
  v_12598 <- eval (extract v_12487 72 80)
  v_12599 <- eval (svalueMInt v_12598)
  v_12600 <- eval (mi 16 v_12599)
  v_12601 <- eval (extract v_12492 72 80)
  v_12602 <- eval (svalueMInt v_12601)
  v_12603 <- eval (mi 16 v_12602)
  v_12604 <- eval (add v_12600 v_12603)
  v_12605 <- eval (sgt v_12604 (bv_nat 16 127))
  v_12606 <- eval (slt v_12604 (bv_nat 16 65408))
  v_12607 <- eval (extract v_12604 8 16)
  v_12608 <- eval (mux v_12606 (bv_nat 8 128) v_12607)
  v_12609 <- eval (mux v_12605 (bv_nat 8 127) v_12608)
  v_12610 <- eval (extract v_12487 80 88)
  v_12611 <- eval (svalueMInt v_12610)
  v_12612 <- eval (mi 16 v_12611)
  v_12613 <- eval (extract v_12492 80 88)
  v_12614 <- eval (svalueMInt v_12613)
  v_12615 <- eval (mi 16 v_12614)
  v_12616 <- eval (add v_12612 v_12615)
  v_12617 <- eval (sgt v_12616 (bv_nat 16 127))
  v_12618 <- eval (slt v_12616 (bv_nat 16 65408))
  v_12619 <- eval (extract v_12616 8 16)
  v_12620 <- eval (mux v_12618 (bv_nat 8 128) v_12619)
  v_12621 <- eval (mux v_12617 (bv_nat 8 127) v_12620)
  v_12622 <- eval (extract v_12487 88 96)
  v_12623 <- eval (svalueMInt v_12622)
  v_12624 <- eval (mi 16 v_12623)
  v_12625 <- eval (extract v_12492 88 96)
  v_12626 <- eval (svalueMInt v_12625)
  v_12627 <- eval (mi 16 v_12626)
  v_12628 <- eval (add v_12624 v_12627)
  v_12629 <- eval (sgt v_12628 (bv_nat 16 127))
  v_12630 <- eval (slt v_12628 (bv_nat 16 65408))
  v_12631 <- eval (extract v_12628 8 16)
  v_12632 <- eval (mux v_12630 (bv_nat 8 128) v_12631)
  v_12633 <- eval (mux v_12629 (bv_nat 8 127) v_12632)
  v_12634 <- eval (extract v_12487 96 104)
  v_12635 <- eval (svalueMInt v_12634)
  v_12636 <- eval (mi 16 v_12635)
  v_12637 <- eval (extract v_12492 96 104)
  v_12638 <- eval (svalueMInt v_12637)
  v_12639 <- eval (mi 16 v_12638)
  v_12640 <- eval (add v_12636 v_12639)
  v_12641 <- eval (sgt v_12640 (bv_nat 16 127))
  v_12642 <- eval (slt v_12640 (bv_nat 16 65408))
  v_12643 <- eval (extract v_12640 8 16)
  v_12644 <- eval (mux v_12642 (bv_nat 8 128) v_12643)
  v_12645 <- eval (mux v_12641 (bv_nat 8 127) v_12644)
  v_12646 <- eval (extract v_12487 104 112)
  v_12647 <- eval (svalueMInt v_12646)
  v_12648 <- eval (mi 16 v_12647)
  v_12649 <- eval (extract v_12492 104 112)
  v_12650 <- eval (svalueMInt v_12649)
  v_12651 <- eval (mi 16 v_12650)
  v_12652 <- eval (add v_12648 v_12651)
  v_12653 <- eval (sgt v_12652 (bv_nat 16 127))
  v_12654 <- eval (slt v_12652 (bv_nat 16 65408))
  v_12655 <- eval (extract v_12652 8 16)
  v_12656 <- eval (mux v_12654 (bv_nat 8 128) v_12655)
  v_12657 <- eval (mux v_12653 (bv_nat 8 127) v_12656)
  v_12658 <- eval (extract v_12487 112 120)
  v_12659 <- eval (svalueMInt v_12658)
  v_12660 <- eval (mi 16 v_12659)
  v_12661 <- eval (extract v_12492 112 120)
  v_12662 <- eval (svalueMInt v_12661)
  v_12663 <- eval (mi 16 v_12662)
  v_12664 <- eval (add v_12660 v_12663)
  v_12665 <- eval (sgt v_12664 (bv_nat 16 127))
  v_12666 <- eval (slt v_12664 (bv_nat 16 65408))
  v_12667 <- eval (extract v_12664 8 16)
  v_12668 <- eval (mux v_12666 (bv_nat 8 128) v_12667)
  v_12669 <- eval (mux v_12665 (bv_nat 8 127) v_12668)
  v_12670 <- eval (extract v_12487 120 128)
  v_12671 <- eval (svalueMInt v_12670)
  v_12672 <- eval (mi 16 v_12671)
  v_12673 <- eval (extract v_12492 120 128)
  v_12674 <- eval (svalueMInt v_12673)
  v_12675 <- eval (mi 16 v_12674)
  v_12676 <- eval (add v_12672 v_12675)
  v_12677 <- eval (sgt v_12676 (bv_nat 16 127))
  v_12678 <- eval (slt v_12676 (bv_nat 16 65408))
  v_12679 <- eval (extract v_12676 8 16)
  v_12680 <- eval (mux v_12678 (bv_nat 8 128) v_12679)
  v_12681 <- eval (mux v_12677 (bv_nat 8 127) v_12680)
  v_12682 <- eval (concat v_12669 v_12681)
  v_12683 <- eval (concat v_12657 v_12682)
  v_12684 <- eval (concat v_12645 v_12683)
  v_12685 <- eval (concat v_12633 v_12684)
  v_12686 <- eval (concat v_12621 v_12685)
  v_12687 <- eval (concat v_12609 v_12686)
  v_12688 <- eval (concat v_12597 v_12687)
  v_12689 <- eval (concat v_12585 v_12688)
  v_12690 <- eval (concat v_12573 v_12689)
  v_12691 <- eval (concat v_12561 v_12690)
  v_12692 <- eval (concat v_12549 v_12691)
  v_12693 <- eval (concat v_12537 v_12692)
  v_12694 <- eval (concat v_12525 v_12693)
  v_12695 <- eval (concat v_12513 v_12694)
  v_12696 <- eval (concat v_12501 v_12695)
  setRegister (v_2597 : Xmm) v_12696
==========================================
paddsw_X86-SYNTAX (v_2605 : Mem) (v_2606 : Xmm)
  v_12698 <- getRegister (v_2606 : Xmm)
  v_12699 <- eval (extract v_12698 0 16)
  v_12700 <- eval (svalueMInt v_12699)
  v_12701 <- eval (mi 32 v_12700)
  v_12702 <- evaluateAddress (v_2605 : Mem)
  v_12703 <- load v_12702 16
  v_12704 <- eval (extract v_12703 0 16)
  v_12705 <- eval (svalueMInt v_12704)
  v_12706 <- eval (mi 32 v_12705)
  v_12707 <- eval (add v_12701 v_12706)
  v_12708 <- eval (sgt v_12707 (bv_nat 32 32767))
  v_12709 <- eval (slt v_12707 (bv_nat 32 4294934528))
  v_12710 <- eval (extract v_12707 16 32)
  v_12711 <- eval (mux v_12709 (bv_nat 16 32768) v_12710)
  v_12712 <- eval (mux v_12708 (bv_nat 16 32767) v_12711)
  v_12713 <- eval (extract v_12698 16 32)
  v_12714 <- eval (svalueMInt v_12713)
  v_12715 <- eval (mi 32 v_12714)
  v_12716 <- eval (extract v_12703 16 32)
  v_12717 <- eval (svalueMInt v_12716)
  v_12718 <- eval (mi 32 v_12717)
  v_12719 <- eval (add v_12715 v_12718)
  v_12720 <- eval (sgt v_12719 (bv_nat 32 32767))
  v_12721 <- eval (slt v_12719 (bv_nat 32 4294934528))
  v_12722 <- eval (extract v_12719 16 32)
  v_12723 <- eval (mux v_12721 (bv_nat 16 32768) v_12722)
  v_12724 <- eval (mux v_12720 (bv_nat 16 32767) v_12723)
  v_12725 <- eval (extract v_12698 32 48)
  v_12726 <- eval (svalueMInt v_12725)
  v_12727 <- eval (mi 32 v_12726)
  v_12728 <- eval (extract v_12703 32 48)
  v_12729 <- eval (svalueMInt v_12728)
  v_12730 <- eval (mi 32 v_12729)
  v_12731 <- eval (add v_12727 v_12730)
  v_12732 <- eval (sgt v_12731 (bv_nat 32 32767))
  v_12733 <- eval (slt v_12731 (bv_nat 32 4294934528))
  v_12734 <- eval (extract v_12731 16 32)
  v_12735 <- eval (mux v_12733 (bv_nat 16 32768) v_12734)
  v_12736 <- eval (mux v_12732 (bv_nat 16 32767) v_12735)
  v_12737 <- eval (extract v_12698 48 64)
  v_12738 <- eval (svalueMInt v_12737)
  v_12739 <- eval (mi 32 v_12738)
  v_12740 <- eval (extract v_12703 48 64)
  v_12741 <- eval (svalueMInt v_12740)
  v_12742 <- eval (mi 32 v_12741)
  v_12743 <- eval (add v_12739 v_12742)
  v_12744 <- eval (sgt v_12743 (bv_nat 32 32767))
  v_12745 <- eval (slt v_12743 (bv_nat 32 4294934528))
  v_12746 <- eval (extract v_12743 16 32)
  v_12747 <- eval (mux v_12745 (bv_nat 16 32768) v_12746)
  v_12748 <- eval (mux v_12744 (bv_nat 16 32767) v_12747)
  v_12749 <- eval (extract v_12698 64 80)
  v_12750 <- eval (svalueMInt v_12749)
  v_12751 <- eval (mi 32 v_12750)
  v_12752 <- eval (extract v_12703 64 80)
  v_12753 <- eval (svalueMInt v_12752)
  v_12754 <- eval (mi 32 v_12753)
  v_12755 <- eval (add v_12751 v_12754)
  v_12756 <- eval (sgt v_12755 (bv_nat 32 32767))
  v_12757 <- eval (slt v_12755 (bv_nat 32 4294934528))
  v_12758 <- eval (extract v_12755 16 32)
  v_12759 <- eval (mux v_12757 (bv_nat 16 32768) v_12758)
  v_12760 <- eval (mux v_12756 (bv_nat 16 32767) v_12759)
  v_12761 <- eval (extract v_12698 80 96)
  v_12762 <- eval (svalueMInt v_12761)
  v_12763 <- eval (mi 32 v_12762)
  v_12764 <- eval (extract v_12703 80 96)
  v_12765 <- eval (svalueMInt v_12764)
  v_12766 <- eval (mi 32 v_12765)
  v_12767 <- eval (add v_12763 v_12766)
  v_12768 <- eval (sgt v_12767 (bv_nat 32 32767))
  v_12769 <- eval (slt v_12767 (bv_nat 32 4294934528))
  v_12770 <- eval (extract v_12767 16 32)
  v_12771 <- eval (mux v_12769 (bv_nat 16 32768) v_12770)
  v_12772 <- eval (mux v_12768 (bv_nat 16 32767) v_12771)
  v_12773 <- eval (extract v_12698 96 112)
  v_12774 <- eval (svalueMInt v_12773)
  v_12775 <- eval (mi 32 v_12774)
  v_12776 <- eval (extract v_12703 96 112)
  v_12777 <- eval (svalueMInt v_12776)
  v_12778 <- eval (mi 32 v_12777)
  v_12779 <- eval (add v_12775 v_12778)
  v_12780 <- eval (sgt v_12779 (bv_nat 32 32767))
  v_12781 <- eval (slt v_12779 (bv_nat 32 4294934528))
  v_12782 <- eval (extract v_12779 16 32)
  v_12783 <- eval (mux v_12781 (bv_nat 16 32768) v_12782)
  v_12784 <- eval (mux v_12780 (bv_nat 16 32767) v_12783)
  v_12785 <- eval (extract v_12698 112 128)
  v_12786 <- eval (svalueMInt v_12785)
  v_12787 <- eval (mi 32 v_12786)
  v_12788 <- eval (extract v_12703 112 128)
  v_12789 <- eval (svalueMInt v_12788)
  v_12790 <- eval (mi 32 v_12789)
  v_12791 <- eval (add v_12787 v_12790)
  v_12792 <- eval (sgt v_12791 (bv_nat 32 32767))
  v_12793 <- eval (slt v_12791 (bv_nat 32 4294934528))
  v_12794 <- eval (extract v_12791 16 32)
  v_12795 <- eval (mux v_12793 (bv_nat 16 32768) v_12794)
  v_12796 <- eval (mux v_12792 (bv_nat 16 32767) v_12795)
  v_12797 <- eval (concat v_12784 v_12796)
  v_12798 <- eval (concat v_12772 v_12797)
  v_12799 <- eval (concat v_12760 v_12798)
  v_12800 <- eval (concat v_12748 v_12799)
  v_12801 <- eval (concat v_12736 v_12800)
  v_12802 <- eval (concat v_12724 v_12801)
  v_12803 <- eval (concat v_12712 v_12802)
  setRegister (v_2606 : Xmm) v_12803
==========================================
paddusb_X86-SYNTAX (v_2614 : Mem) (v_2615 : Xmm)
  v_12805 <- getRegister (v_2615 : Xmm)
  v_12806 <- eval (extract v_12805 0 8)
  v_12807 <- eval (concat (bv_nat 1 0) v_12806)
  v_12808 <- evaluateAddress (v_2614 : Mem)
  v_12809 <- load v_12808 16
  v_12810 <- eval (extract v_12809 0 8)
  v_12811 <- eval (concat (bv_nat 1 0) v_12810)
  v_12812 <- eval (add v_12807 v_12811)
  v_12813 <- eval (extract v_12812 0 1)
  v_12814 <- eval (eq v_12813 (bv_nat 1 1))
  v_12815 <- eval (extract v_12812 1 9)
  v_12816 <- eval (mux v_12814 (bv_nat 8 255) v_12815)
  v_12817 <- eval (extract v_12805 8 16)
  v_12818 <- eval (concat (bv_nat 1 0) v_12817)
  v_12819 <- eval (extract v_12809 8 16)
  v_12820 <- eval (concat (bv_nat 1 0) v_12819)
  v_12821 <- eval (add v_12818 v_12820)
  v_12822 <- eval (extract v_12821 0 1)
  v_12823 <- eval (eq v_12822 (bv_nat 1 1))
  v_12824 <- eval (extract v_12821 1 9)
  v_12825 <- eval (mux v_12823 (bv_nat 8 255) v_12824)
  v_12826 <- eval (extract v_12805 16 24)
  v_12827 <- eval (concat (bv_nat 1 0) v_12826)
  v_12828 <- eval (extract v_12809 16 24)
  v_12829 <- eval (concat (bv_nat 1 0) v_12828)
  v_12830 <- eval (add v_12827 v_12829)
  v_12831 <- eval (extract v_12830 0 1)
  v_12832 <- eval (eq v_12831 (bv_nat 1 1))
  v_12833 <- eval (extract v_12830 1 9)
  v_12834 <- eval (mux v_12832 (bv_nat 8 255) v_12833)
  v_12835 <- eval (extract v_12805 24 32)
  v_12836 <- eval (concat (bv_nat 1 0) v_12835)
  v_12837 <- eval (extract v_12809 24 32)
  v_12838 <- eval (concat (bv_nat 1 0) v_12837)
  v_12839 <- eval (add v_12836 v_12838)
  v_12840 <- eval (extract v_12839 0 1)
  v_12841 <- eval (eq v_12840 (bv_nat 1 1))
  v_12842 <- eval (extract v_12839 1 9)
  v_12843 <- eval (mux v_12841 (bv_nat 8 255) v_12842)
  v_12844 <- eval (extract v_12805 32 40)
  v_12845 <- eval (concat (bv_nat 1 0) v_12844)
  v_12846 <- eval (extract v_12809 32 40)
  v_12847 <- eval (concat (bv_nat 1 0) v_12846)
  v_12848 <- eval (add v_12845 v_12847)
  v_12849 <- eval (extract v_12848 0 1)
  v_12850 <- eval (eq v_12849 (bv_nat 1 1))
  v_12851 <- eval (extract v_12848 1 9)
  v_12852 <- eval (mux v_12850 (bv_nat 8 255) v_12851)
  v_12853 <- eval (extract v_12805 40 48)
  v_12854 <- eval (concat (bv_nat 1 0) v_12853)
  v_12855 <- eval (extract v_12809 40 48)
  v_12856 <- eval (concat (bv_nat 1 0) v_12855)
  v_12857 <- eval (add v_12854 v_12856)
  v_12858 <- eval (extract v_12857 0 1)
  v_12859 <- eval (eq v_12858 (bv_nat 1 1))
  v_12860 <- eval (extract v_12857 1 9)
  v_12861 <- eval (mux v_12859 (bv_nat 8 255) v_12860)
  v_12862 <- eval (extract v_12805 48 56)
  v_12863 <- eval (concat (bv_nat 1 0) v_12862)
  v_12864 <- eval (extract v_12809 48 56)
  v_12865 <- eval (concat (bv_nat 1 0) v_12864)
  v_12866 <- eval (add v_12863 v_12865)
  v_12867 <- eval (extract v_12866 0 1)
  v_12868 <- eval (eq v_12867 (bv_nat 1 1))
  v_12869 <- eval (extract v_12866 1 9)
  v_12870 <- eval (mux v_12868 (bv_nat 8 255) v_12869)
  v_12871 <- eval (extract v_12805 56 64)
  v_12872 <- eval (concat (bv_nat 1 0) v_12871)
  v_12873 <- eval (extract v_12809 56 64)
  v_12874 <- eval (concat (bv_nat 1 0) v_12873)
  v_12875 <- eval (add v_12872 v_12874)
  v_12876 <- eval (extract v_12875 0 1)
  v_12877 <- eval (eq v_12876 (bv_nat 1 1))
  v_12878 <- eval (extract v_12875 1 9)
  v_12879 <- eval (mux v_12877 (bv_nat 8 255) v_12878)
  v_12880 <- eval (extract v_12805 64 72)
  v_12881 <- eval (concat (bv_nat 1 0) v_12880)
  v_12882 <- eval (extract v_12809 64 72)
  v_12883 <- eval (concat (bv_nat 1 0) v_12882)
  v_12884 <- eval (add v_12881 v_12883)
  v_12885 <- eval (extract v_12884 0 1)
  v_12886 <- eval (eq v_12885 (bv_nat 1 1))
  v_12887 <- eval (extract v_12884 1 9)
  v_12888 <- eval (mux v_12886 (bv_nat 8 255) v_12887)
  v_12889 <- eval (extract v_12805 72 80)
  v_12890 <- eval (concat (bv_nat 1 0) v_12889)
  v_12891 <- eval (extract v_12809 72 80)
  v_12892 <- eval (concat (bv_nat 1 0) v_12891)
  v_12893 <- eval (add v_12890 v_12892)
  v_12894 <- eval (extract v_12893 0 1)
  v_12895 <- eval (eq v_12894 (bv_nat 1 1))
  v_12896 <- eval (extract v_12893 1 9)
  v_12897 <- eval (mux v_12895 (bv_nat 8 255) v_12896)
  v_12898 <- eval (extract v_12805 80 88)
  v_12899 <- eval (concat (bv_nat 1 0) v_12898)
  v_12900 <- eval (extract v_12809 80 88)
  v_12901 <- eval (concat (bv_nat 1 0) v_12900)
  v_12902 <- eval (add v_12899 v_12901)
  v_12903 <- eval (extract v_12902 0 1)
  v_12904 <- eval (eq v_12903 (bv_nat 1 1))
  v_12905 <- eval (extract v_12902 1 9)
  v_12906 <- eval (mux v_12904 (bv_nat 8 255) v_12905)
  v_12907 <- eval (extract v_12805 88 96)
  v_12908 <- eval (concat (bv_nat 1 0) v_12907)
  v_12909 <- eval (extract v_12809 88 96)
  v_12910 <- eval (concat (bv_nat 1 0) v_12909)
  v_12911 <- eval (add v_12908 v_12910)
  v_12912 <- eval (extract v_12911 0 1)
  v_12913 <- eval (eq v_12912 (bv_nat 1 1))
  v_12914 <- eval (extract v_12911 1 9)
  v_12915 <- eval (mux v_12913 (bv_nat 8 255) v_12914)
  v_12916 <- eval (extract v_12805 96 104)
  v_12917 <- eval (concat (bv_nat 1 0) v_12916)
  v_12918 <- eval (extract v_12809 96 104)
  v_12919 <- eval (concat (bv_nat 1 0) v_12918)
  v_12920 <- eval (add v_12917 v_12919)
  v_12921 <- eval (extract v_12920 0 1)
  v_12922 <- eval (eq v_12921 (bv_nat 1 1))
  v_12923 <- eval (extract v_12920 1 9)
  v_12924 <- eval (mux v_12922 (bv_nat 8 255) v_12923)
  v_12925 <- eval (extract v_12805 104 112)
  v_12926 <- eval (concat (bv_nat 1 0) v_12925)
  v_12927 <- eval (extract v_12809 104 112)
  v_12928 <- eval (concat (bv_nat 1 0) v_12927)
  v_12929 <- eval (add v_12926 v_12928)
  v_12930 <- eval (extract v_12929 0 1)
  v_12931 <- eval (eq v_12930 (bv_nat 1 1))
  v_12932 <- eval (extract v_12929 1 9)
  v_12933 <- eval (mux v_12931 (bv_nat 8 255) v_12932)
  v_12934 <- eval (extract v_12805 112 120)
  v_12935 <- eval (concat (bv_nat 1 0) v_12934)
  v_12936 <- eval (extract v_12809 112 120)
  v_12937 <- eval (concat (bv_nat 1 0) v_12936)
  v_12938 <- eval (add v_12935 v_12937)
  v_12939 <- eval (extract v_12938 0 1)
  v_12940 <- eval (eq v_12939 (bv_nat 1 1))
  v_12941 <- eval (extract v_12938 1 9)
  v_12942 <- eval (mux v_12940 (bv_nat 8 255) v_12941)
  v_12943 <- eval (extract v_12805 120 128)
  v_12944 <- eval (concat (bv_nat 1 0) v_12943)
  v_12945 <- eval (extract v_12809 120 128)
  v_12946 <- eval (concat (bv_nat 1 0) v_12945)
  v_12947 <- eval (add v_12944 v_12946)
  v_12948 <- eval (extract v_12947 0 1)
  v_12949 <- eval (eq v_12948 (bv_nat 1 1))
  v_12950 <- eval (extract v_12947 1 9)
  v_12951 <- eval (mux v_12949 (bv_nat 8 255) v_12950)
  v_12952 <- eval (concat v_12942 v_12951)
  v_12953 <- eval (concat v_12933 v_12952)
  v_12954 <- eval (concat v_12924 v_12953)
  v_12955 <- eval (concat v_12915 v_12954)
  v_12956 <- eval (concat v_12906 v_12955)
  v_12957 <- eval (concat v_12897 v_12956)
  v_12958 <- eval (concat v_12888 v_12957)
  v_12959 <- eval (concat v_12879 v_12958)
  v_12960 <- eval (concat v_12870 v_12959)
  v_12961 <- eval (concat v_12861 v_12960)
  v_12962 <- eval (concat v_12852 v_12961)
  v_12963 <- eval (concat v_12843 v_12962)
  v_12964 <- eval (concat v_12834 v_12963)
  v_12965 <- eval (concat v_12825 v_12964)
  v_12966 <- eval (concat v_12816 v_12965)
  setRegister (v_2615 : Xmm) v_12966
==========================================
paddusw_X86-SYNTAX (v_2623 : Mem) (v_2624 : Xmm)
  v_12968 <- getRegister (v_2624 : Xmm)
  v_12969 <- eval (extract v_12968 0 16)
  v_12970 <- eval (concat (bv_nat 1 0) v_12969)
  v_12971 <- evaluateAddress (v_2623 : Mem)
  v_12972 <- load v_12971 16
  v_12973 <- eval (extract v_12972 0 16)
  v_12974 <- eval (concat (bv_nat 1 0) v_12973)
  v_12975 <- eval (add v_12970 v_12974)
  v_12976 <- eval (extract v_12975 0 1)
  v_12977 <- eval (eq v_12976 (bv_nat 1 1))
  v_12978 <- eval (extract v_12975 1 17)
  v_12979 <- eval (mux v_12977 (bv_nat 16 65535) v_12978)
  v_12980 <- eval (extract v_12968 16 32)
  v_12981 <- eval (concat (bv_nat 1 0) v_12980)
  v_12982 <- eval (extract v_12972 16 32)
  v_12983 <- eval (concat (bv_nat 1 0) v_12982)
  v_12984 <- eval (add v_12981 v_12983)
  v_12985 <- eval (extract v_12984 0 1)
  v_12986 <- eval (eq v_12985 (bv_nat 1 1))
  v_12987 <- eval (extract v_12984 1 17)
  v_12988 <- eval (mux v_12986 (bv_nat 16 65535) v_12987)
  v_12989 <- eval (extract v_12968 32 48)
  v_12990 <- eval (concat (bv_nat 1 0) v_12989)
  v_12991 <- eval (extract v_12972 32 48)
  v_12992 <- eval (concat (bv_nat 1 0) v_12991)
  v_12993 <- eval (add v_12990 v_12992)
  v_12994 <- eval (extract v_12993 0 1)
  v_12995 <- eval (eq v_12994 (bv_nat 1 1))
  v_12996 <- eval (extract v_12993 1 17)
  v_12997 <- eval (mux v_12995 (bv_nat 16 65535) v_12996)
  v_12998 <- eval (extract v_12968 48 64)
  v_12999 <- eval (concat (bv_nat 1 0) v_12998)
  v_13000 <- eval (extract v_12972 48 64)
  v_13001 <- eval (concat (bv_nat 1 0) v_13000)
  v_13002 <- eval (add v_12999 v_13001)
  v_13003 <- eval (extract v_13002 0 1)
  v_13004 <- eval (eq v_13003 (bv_nat 1 1))
  v_13005 <- eval (extract v_13002 1 17)
  v_13006 <- eval (mux v_13004 (bv_nat 16 65535) v_13005)
  v_13007 <- eval (extract v_12968 64 80)
  v_13008 <- eval (concat (bv_nat 1 0) v_13007)
  v_13009 <- eval (extract v_12972 64 80)
  v_13010 <- eval (concat (bv_nat 1 0) v_13009)
  v_13011 <- eval (add v_13008 v_13010)
  v_13012 <- eval (extract v_13011 0 1)
  v_13013 <- eval (eq v_13012 (bv_nat 1 1))
  v_13014 <- eval (extract v_13011 1 17)
  v_13015 <- eval (mux v_13013 (bv_nat 16 65535) v_13014)
  v_13016 <- eval (extract v_12968 80 96)
  v_13017 <- eval (concat (bv_nat 1 0) v_13016)
  v_13018 <- eval (extract v_12972 80 96)
  v_13019 <- eval (concat (bv_nat 1 0) v_13018)
  v_13020 <- eval (add v_13017 v_13019)
  v_13021 <- eval (extract v_13020 0 1)
  v_13022 <- eval (eq v_13021 (bv_nat 1 1))
  v_13023 <- eval (extract v_13020 1 17)
  v_13024 <- eval (mux v_13022 (bv_nat 16 65535) v_13023)
  v_13025 <- eval (extract v_12968 96 112)
  v_13026 <- eval (concat (bv_nat 1 0) v_13025)
  v_13027 <- eval (extract v_12972 96 112)
  v_13028 <- eval (concat (bv_nat 1 0) v_13027)
  v_13029 <- eval (add v_13026 v_13028)
  v_13030 <- eval (extract v_13029 0 1)
  v_13031 <- eval (eq v_13030 (bv_nat 1 1))
  v_13032 <- eval (extract v_13029 1 17)
  v_13033 <- eval (mux v_13031 (bv_nat 16 65535) v_13032)
  v_13034 <- eval (extract v_12968 112 128)
  v_13035 <- eval (concat (bv_nat 1 0) v_13034)
  v_13036 <- eval (extract v_12972 112 128)
  v_13037 <- eval (concat (bv_nat 1 0) v_13036)
  v_13038 <- eval (add v_13035 v_13037)
  v_13039 <- eval (extract v_13038 0 1)
  v_13040 <- eval (eq v_13039 (bv_nat 1 1))
  v_13041 <- eval (extract v_13038 1 17)
  v_13042 <- eval (mux v_13040 (bv_nat 16 65535) v_13041)
  v_13043 <- eval (concat v_13033 v_13042)
  v_13044 <- eval (concat v_13024 v_13043)
  v_13045 <- eval (concat v_13015 v_13044)
  v_13046 <- eval (concat v_13006 v_13045)
  v_13047 <- eval (concat v_12997 v_13046)
  v_13048 <- eval (concat v_12988 v_13047)
  v_13049 <- eval (concat v_12979 v_13048)
  setRegister (v_2624 : Xmm) v_13049
==========================================
paddw_X86-SYNTAX (v_2632 : Mem) (v_2633 : Xmm)
  v_13051 <- getRegister (v_2633 : Xmm)
  v_13052 <- eval (extract v_13051 0 16)
  v_13053 <- evaluateAddress (v_2632 : Mem)
  v_13054 <- load v_13053 16
  v_13055 <- eval (extract v_13054 0 16)
  v_13056 <- eval (add v_13052 v_13055)
  v_13057 <- eval (extract v_13051 16 32)
  v_13058 <- eval (extract v_13054 16 32)
  v_13059 <- eval (add v_13057 v_13058)
  v_13060 <- eval (extract v_13051 32 48)
  v_13061 <- eval (extract v_13054 32 48)
  v_13062 <- eval (add v_13060 v_13061)
  v_13063 <- eval (extract v_13051 48 64)
  v_13064 <- eval (extract v_13054 48 64)
  v_13065 <- eval (add v_13063 v_13064)
  v_13066 <- eval (extract v_13051 64 80)
  v_13067 <- eval (extract v_13054 64 80)
  v_13068 <- eval (add v_13066 v_13067)
  v_13069 <- eval (extract v_13051 80 96)
  v_13070 <- eval (extract v_13054 80 96)
  v_13071 <- eval (add v_13069 v_13070)
  v_13072 <- eval (extract v_13051 96 112)
  v_13073 <- eval (extract v_13054 96 112)
  v_13074 <- eval (add v_13072 v_13073)
  v_13075 <- eval (extract v_13051 112 128)
  v_13076 <- eval (extract v_13054 112 128)
  v_13077 <- eval (add v_13075 v_13076)
  v_13078 <- eval (concat v_13074 v_13077)
  v_13079 <- eval (concat v_13071 v_13078)
  v_13080 <- eval (concat v_13068 v_13079)
  v_13081 <- eval (concat v_13065 v_13080)
  v_13082 <- eval (concat v_13062 v_13081)
  v_13083 <- eval (concat v_13059 v_13082)
  v_13084 <- eval (concat v_13056 v_13083)
  setRegister (v_2633 : Xmm) v_13084
==========================================
palignr_X86-SYNTAX (v_2640 : Imm) (v_2642 : Mem) (v_2643 : Xmm)
  v_13086 <- getRegister (v_2643 : Xmm)
  v_13087 <- evaluateAddress (v_2642 : Mem)
  v_13088 <- load v_13087 16
  v_13089 <- eval (concat v_13086 v_13088)
  v_13090 <- eval (handleImmediateWithSignExtend (v_2640 : Imm) 8 8)
  v_13091 <- eval (concat (bv_nat 248 0) v_13090)
  v_13092 <- eval (shl v_13091 3)
  v_13093 <- eval (bitwidthMInt v_13091)
  v_13094 <- eval (extract v_13092 0 v_13093)
  v_13095 <- eval (uvalueMInt v_13094)
  v_13096 <- eval (lshr v_13089 v_13095)
  v_13097 <- eval (extract v_13096 128 256)
  setRegister (v_2643 : Xmm) v_13097
==========================================
pand_X86-SYNTAX (v_2652 : Mem) (v_2653 : Xmm)
  v_13099 <- getRegister (v_2653 : Xmm)
  v_13100 <- evaluateAddress (v_2652 : Mem)
  v_13101 <- load v_13100 16
  v_13102 <- eval (bv_and v_13099 v_13101)
  setRegister (v_2653 : Xmm) v_13102
==========================================
pandn_X86-SYNTAX (v_2661 : Mem) (v_2662 : Xmm)
  v_13104 <- getRegister (v_2662 : Xmm)
  v_13105 <- eval (bitwidthMInt v_13104)
  v_13106 <- eval (mi v_13105 -1)
  v_13107 <- eval (bv_xor v_13104 v_13106)
  v_13108 <- evaluateAddress (v_2661 : Mem)
  v_13109 <- load v_13108 16
  v_13110 <- eval (bv_and v_13107 v_13109)
  setRegister (v_2662 : Xmm) v_13110
==========================================
pavgb_X86-SYNTAX (v_2670 : Mem) (v_2671 : Xmm)
  v_13112 <- getRegister (v_2671 : Xmm)
  v_13113 <- eval (extract v_13112 0 8)
  v_13114 <- eval (concat (bv_nat 1 0) v_13113)
  v_13115 <- evaluateAddress (v_2670 : Mem)
  v_13116 <- load v_13115 16
  v_13117 <- eval (extract v_13116 0 8)
  v_13118 <- eval (concat (bv_nat 1 0) v_13117)
  v_13119 <- eval (add v_13114 v_13118)
  v_13120 <- eval (add v_13119 (bv_nat 9 1))
  v_13121 <- eval (lshr v_13120 1)
  v_13122 <- eval (extract v_13121 1 9)
  v_13123 <- eval (extract v_13112 8 16)
  v_13124 <- eval (concat (bv_nat 1 0) v_13123)
  v_13125 <- eval (extract v_13116 8 16)
  v_13126 <- eval (concat (bv_nat 1 0) v_13125)
  v_13127 <- eval (add v_13124 v_13126)
  v_13128 <- eval (add v_13127 (bv_nat 9 1))
  v_13129 <- eval (lshr v_13128 1)
  v_13130 <- eval (extract v_13129 1 9)
  v_13131 <- eval (extract v_13112 16 24)
  v_13132 <- eval (concat (bv_nat 1 0) v_13131)
  v_13133 <- eval (extract v_13116 16 24)
  v_13134 <- eval (concat (bv_nat 1 0) v_13133)
  v_13135 <- eval (add v_13132 v_13134)
  v_13136 <- eval (add v_13135 (bv_nat 9 1))
  v_13137 <- eval (lshr v_13136 1)
  v_13138 <- eval (extract v_13137 1 9)
  v_13139 <- eval (extract v_13112 24 32)
  v_13140 <- eval (concat (bv_nat 1 0) v_13139)
  v_13141 <- eval (extract v_13116 24 32)
  v_13142 <- eval (concat (bv_nat 1 0) v_13141)
  v_13143 <- eval (add v_13140 v_13142)
  v_13144 <- eval (add v_13143 (bv_nat 9 1))
  v_13145 <- eval (lshr v_13144 1)
  v_13146 <- eval (extract v_13145 1 9)
  v_13147 <- eval (extract v_13112 32 40)
  v_13148 <- eval (concat (bv_nat 1 0) v_13147)
  v_13149 <- eval (extract v_13116 32 40)
  v_13150 <- eval (concat (bv_nat 1 0) v_13149)
  v_13151 <- eval (add v_13148 v_13150)
  v_13152 <- eval (add v_13151 (bv_nat 9 1))
  v_13153 <- eval (lshr v_13152 1)
  v_13154 <- eval (extract v_13153 1 9)
  v_13155 <- eval (extract v_13112 40 48)
  v_13156 <- eval (concat (bv_nat 1 0) v_13155)
  v_13157 <- eval (extract v_13116 40 48)
  v_13158 <- eval (concat (bv_nat 1 0) v_13157)
  v_13159 <- eval (add v_13156 v_13158)
  v_13160 <- eval (add v_13159 (bv_nat 9 1))
  v_13161 <- eval (lshr v_13160 1)
  v_13162 <- eval (extract v_13161 1 9)
  v_13163 <- eval (extract v_13112 48 56)
  v_13164 <- eval (concat (bv_nat 1 0) v_13163)
  v_13165 <- eval (extract v_13116 48 56)
  v_13166 <- eval (concat (bv_nat 1 0) v_13165)
  v_13167 <- eval (add v_13164 v_13166)
  v_13168 <- eval (add v_13167 (bv_nat 9 1))
  v_13169 <- eval (lshr v_13168 1)
  v_13170 <- eval (extract v_13169 1 9)
  v_13171 <- eval (extract v_13112 56 64)
  v_13172 <- eval (concat (bv_nat 1 0) v_13171)
  v_13173 <- eval (extract v_13116 56 64)
  v_13174 <- eval (concat (bv_nat 1 0) v_13173)
  v_13175 <- eval (add v_13172 v_13174)
  v_13176 <- eval (add v_13175 (bv_nat 9 1))
  v_13177 <- eval (lshr v_13176 1)
  v_13178 <- eval (extract v_13177 1 9)
  v_13179 <- eval (extract v_13112 64 72)
  v_13180 <- eval (concat (bv_nat 1 0) v_13179)
  v_13181 <- eval (extract v_13116 64 72)
  v_13182 <- eval (concat (bv_nat 1 0) v_13181)
  v_13183 <- eval (add v_13180 v_13182)
  v_13184 <- eval (add v_13183 (bv_nat 9 1))
  v_13185 <- eval (lshr v_13184 1)
  v_13186 <- eval (extract v_13185 1 9)
  v_13187 <- eval (extract v_13112 72 80)
  v_13188 <- eval (concat (bv_nat 1 0) v_13187)
  v_13189 <- eval (extract v_13116 72 80)
  v_13190 <- eval (concat (bv_nat 1 0) v_13189)
  v_13191 <- eval (add v_13188 v_13190)
  v_13192 <- eval (add v_13191 (bv_nat 9 1))
  v_13193 <- eval (lshr v_13192 1)
  v_13194 <- eval (extract v_13193 1 9)
  v_13195 <- eval (extract v_13112 80 88)
  v_13196 <- eval (concat (bv_nat 1 0) v_13195)
  v_13197 <- eval (extract v_13116 80 88)
  v_13198 <- eval (concat (bv_nat 1 0) v_13197)
  v_13199 <- eval (add v_13196 v_13198)
  v_13200 <- eval (add v_13199 (bv_nat 9 1))
  v_13201 <- eval (lshr v_13200 1)
  v_13202 <- eval (extract v_13201 1 9)
  v_13203 <- eval (extract v_13112 88 96)
  v_13204 <- eval (concat (bv_nat 1 0) v_13203)
  v_13205 <- eval (extract v_13116 88 96)
  v_13206 <- eval (concat (bv_nat 1 0) v_13205)
  v_13207 <- eval (add v_13204 v_13206)
  v_13208 <- eval (add v_13207 (bv_nat 9 1))
  v_13209 <- eval (lshr v_13208 1)
  v_13210 <- eval (extract v_13209 1 9)
  v_13211 <- eval (extract v_13112 96 104)
  v_13212 <- eval (concat (bv_nat 1 0) v_13211)
  v_13213 <- eval (extract v_13116 96 104)
  v_13214 <- eval (concat (bv_nat 1 0) v_13213)
  v_13215 <- eval (add v_13212 v_13214)
  v_13216 <- eval (add v_13215 (bv_nat 9 1))
  v_13217 <- eval (lshr v_13216 1)
  v_13218 <- eval (extract v_13217 1 9)
  v_13219 <- eval (extract v_13112 104 112)
  v_13220 <- eval (concat (bv_nat 1 0) v_13219)
  v_13221 <- eval (extract v_13116 104 112)
  v_13222 <- eval (concat (bv_nat 1 0) v_13221)
  v_13223 <- eval (add v_13220 v_13222)
  v_13224 <- eval (add v_13223 (bv_nat 9 1))
  v_13225 <- eval (lshr v_13224 1)
  v_13226 <- eval (extract v_13225 1 9)
  v_13227 <- eval (extract v_13112 112 120)
  v_13228 <- eval (concat (bv_nat 1 0) v_13227)
  v_13229 <- eval (extract v_13116 112 120)
  v_13230 <- eval (concat (bv_nat 1 0) v_13229)
  v_13231 <- eval (add v_13228 v_13230)
  v_13232 <- eval (add v_13231 (bv_nat 9 1))
  v_13233 <- eval (lshr v_13232 1)
  v_13234 <- eval (extract v_13233 1 9)
  v_13235 <- eval (extract v_13112 120 128)
  v_13236 <- eval (concat (bv_nat 1 0) v_13235)
  v_13237 <- eval (extract v_13116 120 128)
  v_13238 <- eval (concat (bv_nat 1 0) v_13237)
  v_13239 <- eval (add v_13236 v_13238)
  v_13240 <- eval (add v_13239 (bv_nat 9 1))
  v_13241 <- eval (lshr v_13240 1)
  v_13242 <- eval (extract v_13241 1 9)
  v_13243 <- eval (concat v_13234 v_13242)
  v_13244 <- eval (concat v_13226 v_13243)
  v_13245 <- eval (concat v_13218 v_13244)
  v_13246 <- eval (concat v_13210 v_13245)
  v_13247 <- eval (concat v_13202 v_13246)
  v_13248 <- eval (concat v_13194 v_13247)
  v_13249 <- eval (concat v_13186 v_13248)
  v_13250 <- eval (concat v_13178 v_13249)
  v_13251 <- eval (concat v_13170 v_13250)
  v_13252 <- eval (concat v_13162 v_13251)
  v_13253 <- eval (concat v_13154 v_13252)
  v_13254 <- eval (concat v_13146 v_13253)
  v_13255 <- eval (concat v_13138 v_13254)
  v_13256 <- eval (concat v_13130 v_13255)
  v_13257 <- eval (concat v_13122 v_13256)
  setRegister (v_2671 : Xmm) v_13257
==========================================
pavgw_X86-SYNTAX (v_2679 : Mem) (v_2680 : Xmm)
  v_13259 <- getRegister (v_2680 : Xmm)
  v_13260 <- eval (extract v_13259 0 16)
  v_13261 <- eval (concat (bv_nat 1 0) v_13260)
  v_13262 <- evaluateAddress (v_2679 : Mem)
  v_13263 <- load v_13262 16
  v_13264 <- eval (extract v_13263 0 16)
  v_13265 <- eval (concat (bv_nat 1 0) v_13264)
  v_13266 <- eval (add v_13261 v_13265)
  v_13267 <- eval (add v_13266 (bv_nat 17 1))
  v_13268 <- eval (lshr v_13267 1)
  v_13269 <- eval (extract v_13268 1 17)
  v_13270 <- eval (extract v_13259 16 32)
  v_13271 <- eval (concat (bv_nat 1 0) v_13270)
  v_13272 <- eval (extract v_13263 16 32)
  v_13273 <- eval (concat (bv_nat 1 0) v_13272)
  v_13274 <- eval (add v_13271 v_13273)
  v_13275 <- eval (add v_13274 (bv_nat 17 1))
  v_13276 <- eval (lshr v_13275 1)
  v_13277 <- eval (extract v_13276 1 17)
  v_13278 <- eval (extract v_13259 32 48)
  v_13279 <- eval (concat (bv_nat 1 0) v_13278)
  v_13280 <- eval (extract v_13263 32 48)
  v_13281 <- eval (concat (bv_nat 1 0) v_13280)
  v_13282 <- eval (add v_13279 v_13281)
  v_13283 <- eval (add v_13282 (bv_nat 17 1))
  v_13284 <- eval (lshr v_13283 1)
  v_13285 <- eval (extract v_13284 1 17)
  v_13286 <- eval (extract v_13259 48 64)
  v_13287 <- eval (concat (bv_nat 1 0) v_13286)
  v_13288 <- eval (extract v_13263 48 64)
  v_13289 <- eval (concat (bv_nat 1 0) v_13288)
  v_13290 <- eval (add v_13287 v_13289)
  v_13291 <- eval (add v_13290 (bv_nat 17 1))
  v_13292 <- eval (lshr v_13291 1)
  v_13293 <- eval (extract v_13292 1 17)
  v_13294 <- eval (extract v_13259 64 80)
  v_13295 <- eval (concat (bv_nat 1 0) v_13294)
  v_13296 <- eval (extract v_13263 64 80)
  v_13297 <- eval (concat (bv_nat 1 0) v_13296)
  v_13298 <- eval (add v_13295 v_13297)
  v_13299 <- eval (add v_13298 (bv_nat 17 1))
  v_13300 <- eval (lshr v_13299 1)
  v_13301 <- eval (extract v_13300 1 17)
  v_13302 <- eval (extract v_13259 80 96)
  v_13303 <- eval (concat (bv_nat 1 0) v_13302)
  v_13304 <- eval (extract v_13263 80 96)
  v_13305 <- eval (concat (bv_nat 1 0) v_13304)
  v_13306 <- eval (add v_13303 v_13305)
  v_13307 <- eval (add v_13306 (bv_nat 17 1))
  v_13308 <- eval (lshr v_13307 1)
  v_13309 <- eval (extract v_13308 1 17)
  v_13310 <- eval (extract v_13259 96 112)
  v_13311 <- eval (concat (bv_nat 1 0) v_13310)
  v_13312 <- eval (extract v_13263 96 112)
  v_13313 <- eval (concat (bv_nat 1 0) v_13312)
  v_13314 <- eval (add v_13311 v_13313)
  v_13315 <- eval (add v_13314 (bv_nat 17 1))
  v_13316 <- eval (lshr v_13315 1)
  v_13317 <- eval (extract v_13316 1 17)
  v_13318 <- eval (extract v_13259 112 128)
  v_13319 <- eval (concat (bv_nat 1 0) v_13318)
  v_13320 <- eval (extract v_13263 112 128)
  v_13321 <- eval (concat (bv_nat 1 0) v_13320)
  v_13322 <- eval (add v_13319 v_13321)
  v_13323 <- eval (add v_13322 (bv_nat 17 1))
  v_13324 <- eval (lshr v_13323 1)
  v_13325 <- eval (extract v_13324 1 17)
  v_13326 <- eval (concat v_13317 v_13325)
  v_13327 <- eval (concat v_13309 v_13326)
  v_13328 <- eval (concat v_13301 v_13327)
  v_13329 <- eval (concat v_13293 v_13328)
  v_13330 <- eval (concat v_13285 v_13329)
  v_13331 <- eval (concat v_13277 v_13330)
  v_13332 <- eval (concat v_13269 v_13331)
  setRegister (v_2680 : Xmm) v_13332
==========================================
pblendvb_X86-SYNTAX xmm0 (v_2688 : Mem) (v_2689 : Xmm)
  v_13334 <- getRegister ymm0
  v_13335 <- eval (extract v_13334 128 129)
  v_13336 <- eval (eq v_13335 (bv_nat 1 1))
  v_13337 <- evaluateAddress (v_2688 : Mem)
  v_13338 <- load v_13337 16
  v_13339 <- eval (extract v_13338 0 8)
  v_13340 <- getRegister (v_2689 : Xmm)
  v_13341 <- eval (extract v_13340 0 8)
  v_13342 <- eval (mux v_13336 v_13339 v_13341)
  v_13343 <- eval (extract v_13334 136 137)
  v_13344 <- eval (eq v_13343 (bv_nat 1 1))
  v_13345 <- eval (extract v_13338 8 16)
  v_13346 <- eval (extract v_13340 8 16)
  v_13347 <- eval (mux v_13344 v_13345 v_13346)
  v_13348 <- eval (extract v_13334 144 145)
  v_13349 <- eval (eq v_13348 (bv_nat 1 1))
  v_13350 <- eval (extract v_13338 16 24)
  v_13351 <- eval (extract v_13340 16 24)
  v_13352 <- eval (mux v_13349 v_13350 v_13351)
  v_13353 <- eval (extract v_13334 152 153)
  v_13354 <- eval (eq v_13353 (bv_nat 1 1))
  v_13355 <- eval (extract v_13338 24 32)
  v_13356 <- eval (extract v_13340 24 32)
  v_13357 <- eval (mux v_13354 v_13355 v_13356)
  v_13358 <- eval (extract v_13334 160 161)
  v_13359 <- eval (eq v_13358 (bv_nat 1 1))
  v_13360 <- eval (extract v_13338 32 40)
  v_13361 <- eval (extract v_13340 32 40)
  v_13362 <- eval (mux v_13359 v_13360 v_13361)
  v_13363 <- eval (extract v_13334 168 169)
  v_13364 <- eval (eq v_13363 (bv_nat 1 1))
  v_13365 <- eval (extract v_13338 40 48)
  v_13366 <- eval (extract v_13340 40 48)
  v_13367 <- eval (mux v_13364 v_13365 v_13366)
  v_13368 <- eval (extract v_13334 176 177)
  v_13369 <- eval (eq v_13368 (bv_nat 1 1))
  v_13370 <- eval (extract v_13338 48 56)
  v_13371 <- eval (extract v_13340 48 56)
  v_13372 <- eval (mux v_13369 v_13370 v_13371)
  v_13373 <- eval (extract v_13334 184 185)
  v_13374 <- eval (eq v_13373 (bv_nat 1 1))
  v_13375 <- eval (extract v_13338 56 64)
  v_13376 <- eval (extract v_13340 56 64)
  v_13377 <- eval (mux v_13374 v_13375 v_13376)
  v_13378 <- eval (extract v_13334 192 193)
  v_13379 <- eval (eq v_13378 (bv_nat 1 1))
  v_13380 <- eval (extract v_13338 64 72)
  v_13381 <- eval (extract v_13340 64 72)
  v_13382 <- eval (mux v_13379 v_13380 v_13381)
  v_13383 <- eval (extract v_13334 200 201)
  v_13384 <- eval (eq v_13383 (bv_nat 1 1))
  v_13385 <- eval (extract v_13338 72 80)
  v_13386 <- eval (extract v_13340 72 80)
  v_13387 <- eval (mux v_13384 v_13385 v_13386)
  v_13388 <- eval (extract v_13334 208 209)
  v_13389 <- eval (eq v_13388 (bv_nat 1 1))
  v_13390 <- eval (extract v_13338 80 88)
  v_13391 <- eval (extract v_13340 80 88)
  v_13392 <- eval (mux v_13389 v_13390 v_13391)
  v_13393 <- eval (extract v_13334 216 217)
  v_13394 <- eval (eq v_13393 (bv_nat 1 1))
  v_13395 <- eval (extract v_13338 88 96)
  v_13396 <- eval (extract v_13340 88 96)
  v_13397 <- eval (mux v_13394 v_13395 v_13396)
  v_13398 <- eval (extract v_13334 224 225)
  v_13399 <- eval (eq v_13398 (bv_nat 1 1))
  v_13400 <- eval (extract v_13338 96 104)
  v_13401 <- eval (extract v_13340 96 104)
  v_13402 <- eval (mux v_13399 v_13400 v_13401)
  v_13403 <- eval (extract v_13334 232 233)
  v_13404 <- eval (eq v_13403 (bv_nat 1 1))
  v_13405 <- eval (extract v_13338 104 112)
  v_13406 <- eval (extract v_13340 104 112)
  v_13407 <- eval (mux v_13404 v_13405 v_13406)
  v_13408 <- eval (extract v_13334 240 241)
  v_13409 <- eval (eq v_13408 (bv_nat 1 1))
  v_13410 <- eval (extract v_13338 112 120)
  v_13411 <- eval (extract v_13340 112 120)
  v_13412 <- eval (mux v_13409 v_13410 v_13411)
  v_13413 <- eval (extract v_13334 248 249)
  v_13414 <- eval (eq v_13413 (bv_nat 1 1))
  v_13415 <- eval (extract v_13338 120 128)
  v_13416 <- eval (extract v_13340 120 128)
  v_13417 <- eval (mux v_13414 v_13415 v_13416)
  v_13418 <- eval (concat v_13412 v_13417)
  v_13419 <- eval (concat v_13407 v_13418)
  v_13420 <- eval (concat v_13402 v_13419)
  v_13421 <- eval (concat v_13397 v_13420)
  v_13422 <- eval (concat v_13392 v_13421)
  v_13423 <- eval (concat v_13387 v_13422)
  v_13424 <- eval (concat v_13382 v_13423)
  v_13425 <- eval (concat v_13377 v_13424)
  v_13426 <- eval (concat v_13372 v_13425)
  v_13427 <- eval (concat v_13367 v_13426)
  v_13428 <- eval (concat v_13362 v_13427)
  v_13429 <- eval (concat v_13357 v_13428)
  v_13430 <- eval (concat v_13352 v_13429)
  v_13431 <- eval (concat v_13347 v_13430)
  v_13432 <- eval (concat v_13342 v_13431)
  setRegister (v_2689 : Xmm) v_13432
==========================================
pblendw_X86-SYNTAX (v_2696 : Imm) (v_2698 : Mem) (v_2699 : Xmm)
  v_13434 <- eval (handleImmediateWithSignExtend (v_2696 : Imm) 8 8)
  v_13435 <- eval (extract v_13434 0 1)
  v_13436 <- eval (eq v_13435 (bv_nat 1 0))
  v_13437 <- getRegister (v_2699 : Xmm)
  v_13438 <- eval (extract v_13437 0 16)
  v_13439 <- evaluateAddress (v_2698 : Mem)
  v_13440 <- load v_13439 16
  v_13441 <- eval (extract v_13440 0 16)
  v_13442 <- eval (mux v_13436 v_13438 v_13441)
  v_13443 <- eval (extract v_13434 1 2)
  v_13444 <- eval (eq v_13443 (bv_nat 1 0))
  v_13445 <- eval (extract v_13437 16 32)
  v_13446 <- eval (extract v_13440 16 32)
  v_13447 <- eval (mux v_13444 v_13445 v_13446)
  v_13448 <- eval (extract v_13434 2 3)
  v_13449 <- eval (eq v_13448 (bv_nat 1 0))
  v_13450 <- eval (extract v_13437 32 48)
  v_13451 <- eval (extract v_13440 32 48)
  v_13452 <- eval (mux v_13449 v_13450 v_13451)
  v_13453 <- eval (extract v_13434 3 4)
  v_13454 <- eval (eq v_13453 (bv_nat 1 0))
  v_13455 <- eval (extract v_13437 48 64)
  v_13456 <- eval (extract v_13440 48 64)
  v_13457 <- eval (mux v_13454 v_13455 v_13456)
  v_13458 <- eval (extract v_13434 4 5)
  v_13459 <- eval (eq v_13458 (bv_nat 1 0))
  v_13460 <- eval (extract v_13437 64 80)
  v_13461 <- eval (extract v_13440 64 80)
  v_13462 <- eval (mux v_13459 v_13460 v_13461)
  v_13463 <- eval (extract v_13434 5 6)
  v_13464 <- eval (eq v_13463 (bv_nat 1 0))
  v_13465 <- eval (extract v_13437 80 96)
  v_13466 <- eval (extract v_13440 80 96)
  v_13467 <- eval (mux v_13464 v_13465 v_13466)
  v_13468 <- eval (extract v_13434 6 7)
  v_13469 <- eval (eq v_13468 (bv_nat 1 0))
  v_13470 <- eval (extract v_13437 96 112)
  v_13471 <- eval (extract v_13440 96 112)
  v_13472 <- eval (mux v_13469 v_13470 v_13471)
  v_13473 <- eval (extract v_13434 7 8)
  v_13474 <- eval (eq v_13473 (bv_nat 1 0))
  v_13475 <- eval (extract v_13437 112 128)
  v_13476 <- eval (extract v_13440 112 128)
  v_13477 <- eval (mux v_13474 v_13475 v_13476)
  v_13478 <- eval (concat v_13472 v_13477)
  v_13479 <- eval (concat v_13467 v_13478)
  v_13480 <- eval (concat v_13462 v_13479)
  v_13481 <- eval (concat v_13457 v_13480)
  v_13482 <- eval (concat v_13452 v_13481)
  v_13483 <- eval (concat v_13447 v_13482)
  v_13484 <- eval (concat v_13442 v_13483)
  setRegister (v_2699 : Xmm) v_13484
==========================================
pcmpeqb_X86-SYNTAX (v_2708 : Mem) (v_2709 : Xmm)
  v_13486 <- getRegister (v_2709 : Xmm)
  v_13487 <- eval (extract v_13486 0 8)
  v_13488 <- evaluateAddress (v_2708 : Mem)
  v_13489 <- load v_13488 16
  v_13490 <- eval (extract v_13489 0 8)
  v_13491 <- eval (eq v_13487 v_13490)
  v_13492 <- eval (mux v_13491 (bv_nat 8 255) (bv_nat 8 0))
  v_13493 <- eval (extract v_13486 8 16)
  v_13494 <- eval (extract v_13489 8 16)
  v_13495 <- eval (eq v_13493 v_13494)
  v_13496 <- eval (mux v_13495 (bv_nat 8 255) (bv_nat 8 0))
  v_13497 <- eval (extract v_13486 16 24)
  v_13498 <- eval (extract v_13489 16 24)
  v_13499 <- eval (eq v_13497 v_13498)
  v_13500 <- eval (mux v_13499 (bv_nat 8 255) (bv_nat 8 0))
  v_13501 <- eval (extract v_13486 24 32)
  v_13502 <- eval (extract v_13489 24 32)
  v_13503 <- eval (eq v_13501 v_13502)
  v_13504 <- eval (mux v_13503 (bv_nat 8 255) (bv_nat 8 0))
  v_13505 <- eval (extract v_13486 32 40)
  v_13506 <- eval (extract v_13489 32 40)
  v_13507 <- eval (eq v_13505 v_13506)
  v_13508 <- eval (mux v_13507 (bv_nat 8 255) (bv_nat 8 0))
  v_13509 <- eval (extract v_13486 40 48)
  v_13510 <- eval (extract v_13489 40 48)
  v_13511 <- eval (eq v_13509 v_13510)
  v_13512 <- eval (mux v_13511 (bv_nat 8 255) (bv_nat 8 0))
  v_13513 <- eval (extract v_13486 48 56)
  v_13514 <- eval (extract v_13489 48 56)
  v_13515 <- eval (eq v_13513 v_13514)
  v_13516 <- eval (mux v_13515 (bv_nat 8 255) (bv_nat 8 0))
  v_13517 <- eval (extract v_13486 56 64)
  v_13518 <- eval (extract v_13489 56 64)
  v_13519 <- eval (eq v_13517 v_13518)
  v_13520 <- eval (mux v_13519 (bv_nat 8 255) (bv_nat 8 0))
  v_13521 <- eval (extract v_13486 64 72)
  v_13522 <- eval (extract v_13489 64 72)
  v_13523 <- eval (eq v_13521 v_13522)
  v_13524 <- eval (mux v_13523 (bv_nat 8 255) (bv_nat 8 0))
  v_13525 <- eval (extract v_13486 72 80)
  v_13526 <- eval (extract v_13489 72 80)
  v_13527 <- eval (eq v_13525 v_13526)
  v_13528 <- eval (mux v_13527 (bv_nat 8 255) (bv_nat 8 0))
  v_13529 <- eval (extract v_13486 80 88)
  v_13530 <- eval (extract v_13489 80 88)
  v_13531 <- eval (eq v_13529 v_13530)
  v_13532 <- eval (mux v_13531 (bv_nat 8 255) (bv_nat 8 0))
  v_13533 <- eval (extract v_13486 88 96)
  v_13534 <- eval (extract v_13489 88 96)
  v_13535 <- eval (eq v_13533 v_13534)
  v_13536 <- eval (mux v_13535 (bv_nat 8 255) (bv_nat 8 0))
  v_13537 <- eval (extract v_13486 96 104)
  v_13538 <- eval (extract v_13489 96 104)
  v_13539 <- eval (eq v_13537 v_13538)
  v_13540 <- eval (mux v_13539 (bv_nat 8 255) (bv_nat 8 0))
  v_13541 <- eval (extract v_13486 104 112)
  v_13542 <- eval (extract v_13489 104 112)
  v_13543 <- eval (eq v_13541 v_13542)
  v_13544 <- eval (mux v_13543 (bv_nat 8 255) (bv_nat 8 0))
  v_13545 <- eval (extract v_13486 112 120)
  v_13546 <- eval (extract v_13489 112 120)
  v_13547 <- eval (eq v_13545 v_13546)
  v_13548 <- eval (mux v_13547 (bv_nat 8 255) (bv_nat 8 0))
  v_13549 <- eval (extract v_13486 120 128)
  v_13550 <- eval (extract v_13489 120 128)
  v_13551 <- eval (eq v_13549 v_13550)
  v_13552 <- eval (mux v_13551 (bv_nat 8 255) (bv_nat 8 0))
  v_13553 <- eval (concat v_13548 v_13552)
  v_13554 <- eval (concat v_13544 v_13553)
  v_13555 <- eval (concat v_13540 v_13554)
  v_13556 <- eval (concat v_13536 v_13555)
  v_13557 <- eval (concat v_13532 v_13556)
  v_13558 <- eval (concat v_13528 v_13557)
  v_13559 <- eval (concat v_13524 v_13558)
  v_13560 <- eval (concat v_13520 v_13559)
  v_13561 <- eval (concat v_13516 v_13560)
  v_13562 <- eval (concat v_13512 v_13561)
  v_13563 <- eval (concat v_13508 v_13562)
  v_13564 <- eval (concat v_13504 v_13563)
  v_13565 <- eval (concat v_13500 v_13564)
  v_13566 <- eval (concat v_13496 v_13565)
  v_13567 <- eval (concat v_13492 v_13566)
  setRegister (v_2709 : Xmm) v_13567
==========================================
pcmpeqd_X86-SYNTAX (v_2717 : Mem) (v_2718 : Xmm)
  v_13569 <- getRegister (v_2718 : Xmm)
  v_13570 <- eval (extract v_13569 0 32)
  v_13571 <- evaluateAddress (v_2717 : Mem)
  v_13572 <- load v_13571 16
  v_13573 <- eval (extract v_13572 0 32)
  v_13574 <- eval (eq v_13570 v_13573)
  v_13575 <- eval (mux v_13574 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13576 <- eval (extract v_13569 32 64)
  v_13577 <- eval (extract v_13572 32 64)
  v_13578 <- eval (eq v_13576 v_13577)
  v_13579 <- eval (mux v_13578 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13580 <- eval (extract v_13569 64 96)
  v_13581 <- eval (extract v_13572 64 96)
  v_13582 <- eval (eq v_13580 v_13581)
  v_13583 <- eval (mux v_13582 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13584 <- eval (extract v_13569 96 128)
  v_13585 <- eval (extract v_13572 96 128)
  v_13586 <- eval (eq v_13584 v_13585)
  v_13587 <- eval (mux v_13586 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13588 <- eval (concat v_13583 v_13587)
  v_13589 <- eval (concat v_13579 v_13588)
  v_13590 <- eval (concat v_13575 v_13589)
  setRegister (v_2718 : Xmm) v_13590
==========================================
pcmpeqq_X86-SYNTAX (v_2726 : Mem) (v_2727 : Xmm)
  v_13592 <- getRegister (v_2727 : Xmm)
  v_13593 <- eval (extract v_13592 0 64)
  v_13594 <- evaluateAddress (v_2726 : Mem)
  v_13595 <- load v_13594 16
  v_13596 <- eval (extract v_13595 0 64)
  v_13597 <- eval (eq v_13593 v_13596)
  v_13598 <- eval (mux v_13597 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13599 <- eval (extract v_13592 64 128)
  v_13600 <- eval (extract v_13595 64 128)
  v_13601 <- eval (eq v_13599 v_13600)
  v_13602 <- eval (mux v_13601 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13603 <- eval (concat v_13598 v_13602)
  setRegister (v_2727 : Xmm) v_13603
==========================================
pcmpeqw_X86-SYNTAX (v_2735 : Mem) (v_2736 : Xmm)
  v_13605 <- getRegister (v_2736 : Xmm)
  v_13606 <- eval (extract v_13605 0 16)
  v_13607 <- evaluateAddress (v_2735 : Mem)
  v_13608 <- load v_13607 16
  v_13609 <- eval (extract v_13608 0 16)
  v_13610 <- eval (eq v_13606 v_13609)
  v_13611 <- eval (mux v_13610 (bv_nat 16 65535) (bv_nat 16 0))
  v_13612 <- eval (extract v_13605 16 32)
  v_13613 <- eval (extract v_13608 16 32)
  v_13614 <- eval (eq v_13612 v_13613)
  v_13615 <- eval (mux v_13614 (bv_nat 16 65535) (bv_nat 16 0))
  v_13616 <- eval (extract v_13605 32 48)
  v_13617 <- eval (extract v_13608 32 48)
  v_13618 <- eval (eq v_13616 v_13617)
  v_13619 <- eval (mux v_13618 (bv_nat 16 65535) (bv_nat 16 0))
  v_13620 <- eval (extract v_13605 48 64)
  v_13621 <- eval (extract v_13608 48 64)
  v_13622 <- eval (eq v_13620 v_13621)
  v_13623 <- eval (mux v_13622 (bv_nat 16 65535) (bv_nat 16 0))
  v_13624 <- eval (extract v_13605 64 80)
  v_13625 <- eval (extract v_13608 64 80)
  v_13626 <- eval (eq v_13624 v_13625)
  v_13627 <- eval (mux v_13626 (bv_nat 16 65535) (bv_nat 16 0))
  v_13628 <- eval (extract v_13605 80 96)
  v_13629 <- eval (extract v_13608 80 96)
  v_13630 <- eval (eq v_13628 v_13629)
  v_13631 <- eval (mux v_13630 (bv_nat 16 65535) (bv_nat 16 0))
  v_13632 <- eval (extract v_13605 96 112)
  v_13633 <- eval (extract v_13608 96 112)
  v_13634 <- eval (eq v_13632 v_13633)
  v_13635 <- eval (mux v_13634 (bv_nat 16 65535) (bv_nat 16 0))
  v_13636 <- eval (extract v_13605 112 128)
  v_13637 <- eval (extract v_13608 112 128)
  v_13638 <- eval (eq v_13636 v_13637)
  v_13639 <- eval (mux v_13638 (bv_nat 16 65535) (bv_nat 16 0))
  v_13640 <- eval (concat v_13635 v_13639)
  v_13641 <- eval (concat v_13631 v_13640)
  v_13642 <- eval (concat v_13627 v_13641)
  v_13643 <- eval (concat v_13623 v_13642)
  v_13644 <- eval (concat v_13619 v_13643)
  v_13645 <- eval (concat v_13615 v_13644)
  v_13646 <- eval (concat v_13611 v_13645)
  setRegister (v_2736 : Xmm) v_13646
==========================================
pcmpgtb_X86-SYNTAX (v_2744 : Mem) (v_2745 : Xmm)
  v_13648 <- getRegister (v_2745 : Xmm)
  v_13649 <- eval (extract v_13648 0 8)
  v_13650 <- evaluateAddress (v_2744 : Mem)
  v_13651 <- load v_13650 16
  v_13652 <- eval (extract v_13651 0 8)
  v_13653 <- eval (sgt v_13649 v_13652)
  v_13654 <- eval (mux v_13653 (bv_nat 8 255) (bv_nat 8 0))
  v_13655 <- eval (extract v_13648 8 16)
  v_13656 <- eval (extract v_13651 8 16)
  v_13657 <- eval (sgt v_13655 v_13656)
  v_13658 <- eval (mux v_13657 (bv_nat 8 255) (bv_nat 8 0))
  v_13659 <- eval (extract v_13648 16 24)
  v_13660 <- eval (extract v_13651 16 24)
  v_13661 <- eval (sgt v_13659 v_13660)
  v_13662 <- eval (mux v_13661 (bv_nat 8 255) (bv_nat 8 0))
  v_13663 <- eval (extract v_13648 24 32)
  v_13664 <- eval (extract v_13651 24 32)
  v_13665 <- eval (sgt v_13663 v_13664)
  v_13666 <- eval (mux v_13665 (bv_nat 8 255) (bv_nat 8 0))
  v_13667 <- eval (extract v_13648 32 40)
  v_13668 <- eval (extract v_13651 32 40)
  v_13669 <- eval (sgt v_13667 v_13668)
  v_13670 <- eval (mux v_13669 (bv_nat 8 255) (bv_nat 8 0))
  v_13671 <- eval (extract v_13648 40 48)
  v_13672 <- eval (extract v_13651 40 48)
  v_13673 <- eval (sgt v_13671 v_13672)
  v_13674 <- eval (mux v_13673 (bv_nat 8 255) (bv_nat 8 0))
  v_13675 <- eval (extract v_13648 48 56)
  v_13676 <- eval (extract v_13651 48 56)
  v_13677 <- eval (sgt v_13675 v_13676)
  v_13678 <- eval (mux v_13677 (bv_nat 8 255) (bv_nat 8 0))
  v_13679 <- eval (extract v_13648 56 64)
  v_13680 <- eval (extract v_13651 56 64)
  v_13681 <- eval (sgt v_13679 v_13680)
  v_13682 <- eval (mux v_13681 (bv_nat 8 255) (bv_nat 8 0))
  v_13683 <- eval (extract v_13648 64 72)
  v_13684 <- eval (extract v_13651 64 72)
  v_13685 <- eval (sgt v_13683 v_13684)
  v_13686 <- eval (mux v_13685 (bv_nat 8 255) (bv_nat 8 0))
  v_13687 <- eval (extract v_13648 72 80)
  v_13688 <- eval (extract v_13651 72 80)
  v_13689 <- eval (sgt v_13687 v_13688)
  v_13690 <- eval (mux v_13689 (bv_nat 8 255) (bv_nat 8 0))
  v_13691 <- eval (extract v_13648 80 88)
  v_13692 <- eval (extract v_13651 80 88)
  v_13693 <- eval (sgt v_13691 v_13692)
  v_13694 <- eval (mux v_13693 (bv_nat 8 255) (bv_nat 8 0))
  v_13695 <- eval (extract v_13648 88 96)
  v_13696 <- eval (extract v_13651 88 96)
  v_13697 <- eval (sgt v_13695 v_13696)
  v_13698 <- eval (mux v_13697 (bv_nat 8 255) (bv_nat 8 0))
  v_13699 <- eval (extract v_13648 96 104)
  v_13700 <- eval (extract v_13651 96 104)
  v_13701 <- eval (sgt v_13699 v_13700)
  v_13702 <- eval (mux v_13701 (bv_nat 8 255) (bv_nat 8 0))
  v_13703 <- eval (extract v_13648 104 112)
  v_13704 <- eval (extract v_13651 104 112)
  v_13705 <- eval (sgt v_13703 v_13704)
  v_13706 <- eval (mux v_13705 (bv_nat 8 255) (bv_nat 8 0))
  v_13707 <- eval (extract v_13648 112 120)
  v_13708 <- eval (extract v_13651 112 120)
  v_13709 <- eval (sgt v_13707 v_13708)
  v_13710 <- eval (mux v_13709 (bv_nat 8 255) (bv_nat 8 0))
  v_13711 <- eval (extract v_13648 120 128)
  v_13712 <- eval (extract v_13651 120 128)
  v_13713 <- eval (sgt v_13711 v_13712)
  v_13714 <- eval (mux v_13713 (bv_nat 8 255) (bv_nat 8 0))
  v_13715 <- eval (concat v_13710 v_13714)
  v_13716 <- eval (concat v_13706 v_13715)
  v_13717 <- eval (concat v_13702 v_13716)
  v_13718 <- eval (concat v_13698 v_13717)
  v_13719 <- eval (concat v_13694 v_13718)
  v_13720 <- eval (concat v_13690 v_13719)
  v_13721 <- eval (concat v_13686 v_13720)
  v_13722 <- eval (concat v_13682 v_13721)
  v_13723 <- eval (concat v_13678 v_13722)
  v_13724 <- eval (concat v_13674 v_13723)
  v_13725 <- eval (concat v_13670 v_13724)
  v_13726 <- eval (concat v_13666 v_13725)
  v_13727 <- eval (concat v_13662 v_13726)
  v_13728 <- eval (concat v_13658 v_13727)
  v_13729 <- eval (concat v_13654 v_13728)
  setRegister (v_2745 : Xmm) v_13729
==========================================
pcmpgtd_X86-SYNTAX (v_2753 : Mem) (v_2754 : Xmm)
  v_13731 <- getRegister (v_2754 : Xmm)
  v_13732 <- eval (extract v_13731 0 32)
  v_13733 <- evaluateAddress (v_2753 : Mem)
  v_13734 <- load v_13733 16
  v_13735 <- eval (extract v_13734 0 32)
  v_13736 <- eval (sgt v_13732 v_13735)
  v_13737 <- eval (mux v_13736 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13738 <- eval (extract v_13731 32 64)
  v_13739 <- eval (extract v_13734 32 64)
  v_13740 <- eval (sgt v_13738 v_13739)
  v_13741 <- eval (mux v_13740 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13742 <- eval (extract v_13731 64 96)
  v_13743 <- eval (extract v_13734 64 96)
  v_13744 <- eval (sgt v_13742 v_13743)
  v_13745 <- eval (mux v_13744 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13746 <- eval (extract v_13731 96 128)
  v_13747 <- eval (extract v_13734 96 128)
  v_13748 <- eval (sgt v_13746 v_13747)
  v_13749 <- eval (mux v_13748 (bv_nat 32 4294967295) (bv_nat 32 0))
  v_13750 <- eval (concat v_13745 v_13749)
  v_13751 <- eval (concat v_13741 v_13750)
  v_13752 <- eval (concat v_13737 v_13751)
  setRegister (v_2754 : Xmm) v_13752
==========================================
pcmpgtq_X86-SYNTAX (v_2762 : Mem) (v_2763 : Xmm)
  v_13754 <- getRegister (v_2763 : Xmm)
  v_13755 <- eval (extract v_13754 0 64)
  v_13756 <- evaluateAddress (v_2762 : Mem)
  v_13757 <- load v_13756 16
  v_13758 <- eval (extract v_13757 0 64)
  v_13759 <- eval (sgt v_13755 v_13758)
  v_13760 <- eval (mux v_13759 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13761 <- eval (extract v_13754 64 128)
  v_13762 <- eval (extract v_13757 64 128)
  v_13763 <- eval (sgt v_13761 v_13762)
  v_13764 <- eval (mux v_13763 (bv_nat 64 18446744073709551615) (bv_nat 64 0))
  v_13765 <- eval (concat v_13760 v_13764)
  setRegister (v_2763 : Xmm) v_13765
==========================================
pcmpgtw_X86-SYNTAX (v_2771 : Mem) (v_2772 : Xmm)
  v_13767 <- getRegister (v_2772 : Xmm)
  v_13768 <- eval (extract v_13767 0 16)
  v_13769 <- evaluateAddress (v_2771 : Mem)
  v_13770 <- load v_13769 16
  v_13771 <- eval (extract v_13770 0 16)
  v_13772 <- eval (sgt v_13768 v_13771)
  v_13773 <- eval (mux v_13772 (bv_nat 16 65535) (bv_nat 16 0))
  v_13774 <- eval (extract v_13767 16 32)
  v_13775 <- eval (extract v_13770 16 32)
  v_13776 <- eval (sgt v_13774 v_13775)
  v_13777 <- eval (mux v_13776 (bv_nat 16 65535) (bv_nat 16 0))
  v_13778 <- eval (extract v_13767 32 48)
  v_13779 <- eval (extract v_13770 32 48)
  v_13780 <- eval (sgt v_13778 v_13779)
  v_13781 <- eval (mux v_13780 (bv_nat 16 65535) (bv_nat 16 0))
  v_13782 <- eval (extract v_13767 48 64)
  v_13783 <- eval (extract v_13770 48 64)
  v_13784 <- eval (sgt v_13782 v_13783)
  v_13785 <- eval (mux v_13784 (bv_nat 16 65535) (bv_nat 16 0))
  v_13786 <- eval (extract v_13767 64 80)
  v_13787 <- eval (extract v_13770 64 80)
  v_13788 <- eval (sgt v_13786 v_13787)
  v_13789 <- eval (mux v_13788 (bv_nat 16 65535) (bv_nat 16 0))
  v_13790 <- eval (extract v_13767 80 96)
  v_13791 <- eval (extract v_13770 80 96)
  v_13792 <- eval (sgt v_13790 v_13791)
  v_13793 <- eval (mux v_13792 (bv_nat 16 65535) (bv_nat 16 0))
  v_13794 <- eval (extract v_13767 96 112)
  v_13795 <- eval (extract v_13770 96 112)
  v_13796 <- eval (sgt v_13794 v_13795)
  v_13797 <- eval (mux v_13796 (bv_nat 16 65535) (bv_nat 16 0))
  v_13798 <- eval (extract v_13767 112 128)
  v_13799 <- eval (extract v_13770 112 128)
  v_13800 <- eval (sgt v_13798 v_13799)
  v_13801 <- eval (mux v_13800 (bv_nat 16 65535) (bv_nat 16 0))
  v_13802 <- eval (concat v_13797 v_13801)
  v_13803 <- eval (concat v_13793 v_13802)
  v_13804 <- eval (concat v_13789 v_13803)
  v_13805 <- eval (concat v_13785 v_13804)
  v_13806 <- eval (concat v_13781 v_13805)
  v_13807 <- eval (concat v_13777 v_13806)
  v_13808 <- eval (concat v_13773 v_13807)
  setRegister (v_2772 : Xmm) v_13808
==========================================
phaddd_X86-SYNTAX (v_2780 : Mem) (v_2781 : Xmm)
  v_13810 <- evaluateAddress (v_2780 : Mem)
  v_13811 <- load v_13810 16
  v_13812 <- eval (extract v_13811 0 32)
  v_13813 <- eval (extract v_13811 32 64)
  v_13814 <- eval (add v_13812 v_13813)
  v_13815 <- eval (extract v_13811 64 96)
  v_13816 <- eval (extract v_13811 96 128)
  v_13817 <- eval (add v_13815 v_13816)
  v_13818 <- eval (concat v_13814 v_13817)
  v_13819 <- getRegister (v_2781 : Xmm)
  v_13820 <- eval (extract v_13819 0 32)
  v_13821 <- eval (extract v_13819 32 64)
  v_13822 <- eval (add v_13820 v_13821)
  v_13823 <- eval (concat v_13818 v_13822)
  v_13824 <- eval (extract v_13819 64 96)
  v_13825 <- eval (extract v_13819 96 128)
  v_13826 <- eval (add v_13824 v_13825)
  v_13827 <- eval (concat v_13823 v_13826)
  setRegister (v_2781 : Xmm) v_13827
==========================================
phaddsw_X86-SYNTAX (v_2789 : Mem) (v_2790 : Xmm)
  v_13829 <- evaluateAddress (v_2789 : Mem)
  v_13830 <- load v_13829 16
  v_13831 <- eval (extract v_13830 0 16)
  v_13832 <- eval (svalueMInt v_13831)
  v_13833 <- eval (mi 32 v_13832)
  v_13834 <- eval (extract v_13830 16 32)
  v_13835 <- eval (svalueMInt v_13834)
  v_13836 <- eval (mi 32 v_13835)
  v_13837 <- eval (add v_13833 v_13836)
  v_13838 <- eval (sgt v_13837 (bv_nat 32 32767))
  v_13839 <- eval (slt v_13837 (bv_nat 32 4294934528))
  v_13840 <- eval (extract v_13837 16 32)
  v_13841 <- eval (mux v_13839 (bv_nat 16 32768) v_13840)
  v_13842 <- eval (mux v_13838 (bv_nat 16 32767) v_13841)
  v_13843 <- eval (extract v_13830 32 48)
  v_13844 <- eval (svalueMInt v_13843)
  v_13845 <- eval (mi 32 v_13844)
  v_13846 <- eval (extract v_13830 48 64)
  v_13847 <- eval (svalueMInt v_13846)
  v_13848 <- eval (mi 32 v_13847)
  v_13849 <- eval (add v_13845 v_13848)
  v_13850 <- eval (sgt v_13849 (bv_nat 32 32767))
  v_13851 <- eval (slt v_13849 (bv_nat 32 4294934528))
  v_13852 <- eval (extract v_13849 16 32)
  v_13853 <- eval (mux v_13851 (bv_nat 16 32768) v_13852)
  v_13854 <- eval (mux v_13850 (bv_nat 16 32767) v_13853)
  v_13855 <- eval (extract v_13830 64 80)
  v_13856 <- eval (svalueMInt v_13855)
  v_13857 <- eval (mi 32 v_13856)
  v_13858 <- eval (extract v_13830 80 96)
  v_13859 <- eval (svalueMInt v_13858)
  v_13860 <- eval (mi 32 v_13859)
  v_13861 <- eval (add v_13857 v_13860)
  v_13862 <- eval (sgt v_13861 (bv_nat 32 32767))
  v_13863 <- eval (slt v_13861 (bv_nat 32 4294934528))
  v_13864 <- eval (extract v_13861 16 32)
  v_13865 <- eval (mux v_13863 (bv_nat 16 32768) v_13864)
  v_13866 <- eval (mux v_13862 (bv_nat 16 32767) v_13865)
  v_13867 <- eval (extract v_13830 96 112)
  v_13868 <- eval (svalueMInt v_13867)
  v_13869 <- eval (mi 32 v_13868)
  v_13870 <- eval (extract v_13830 112 128)
  v_13871 <- eval (svalueMInt v_13870)
  v_13872 <- eval (mi 32 v_13871)
  v_13873 <- eval (add v_13869 v_13872)
  v_13874 <- eval (sgt v_13873 (bv_nat 32 32767))
  v_13875 <- eval (slt v_13873 (bv_nat 32 4294934528))
  v_13876 <- eval (extract v_13873 16 32)
  v_13877 <- eval (mux v_13875 (bv_nat 16 32768) v_13876)
  v_13878 <- eval (mux v_13874 (bv_nat 16 32767) v_13877)
  v_13879 <- getRegister (v_2790 : Xmm)
  v_13880 <- eval (extract v_13879 0 16)
  v_13881 <- eval (svalueMInt v_13880)
  v_13882 <- eval (mi 32 v_13881)
  v_13883 <- eval (extract v_13879 16 32)
  v_13884 <- eval (svalueMInt v_13883)
  v_13885 <- eval (mi 32 v_13884)
  v_13886 <- eval (add v_13882 v_13885)
  v_13887 <- eval (sgt v_13886 (bv_nat 32 32767))
  v_13888 <- eval (slt v_13886 (bv_nat 32 4294934528))
  v_13889 <- eval (extract v_13886 16 32)
  v_13890 <- eval (mux v_13888 (bv_nat 16 32768) v_13889)
  v_13891 <- eval (mux v_13887 (bv_nat 16 32767) v_13890)
  v_13892 <- eval (extract v_13879 32 48)
  v_13893 <- eval (svalueMInt v_13892)
  v_13894 <- eval (mi 32 v_13893)
  v_13895 <- eval (extract v_13879 48 64)
  v_13896 <- eval (svalueMInt v_13895)
  v_13897 <- eval (mi 32 v_13896)
  v_13898 <- eval (add v_13894 v_13897)
  v_13899 <- eval (sgt v_13898 (bv_nat 32 32767))
  v_13900 <- eval (slt v_13898 (bv_nat 32 4294934528))
  v_13901 <- eval (extract v_13898 16 32)
  v_13902 <- eval (mux v_13900 (bv_nat 16 32768) v_13901)
  v_13903 <- eval (mux v_13899 (bv_nat 16 32767) v_13902)
  v_13904 <- eval (extract v_13879 64 80)
  v_13905 <- eval (svalueMInt v_13904)
  v_13906 <- eval (mi 32 v_13905)
  v_13907 <- eval (extract v_13879 80 96)
  v_13908 <- eval (svalueMInt v_13907)
  v_13909 <- eval (mi 32 v_13908)
  v_13910 <- eval (add v_13906 v_13909)
  v_13911 <- eval (sgt v_13910 (bv_nat 32 32767))
  v_13912 <- eval (slt v_13910 (bv_nat 32 4294934528))
  v_13913 <- eval (extract v_13910 16 32)
  v_13914 <- eval (mux v_13912 (bv_nat 16 32768) v_13913)
  v_13915 <- eval (mux v_13911 (bv_nat 16 32767) v_13914)
  v_13916 <- eval (extract v_13879 112 128)
  v_13917 <- eval (svalueMInt v_13916)
  v_13918 <- eval (mi 32 v_13917)
  v_13919 <- eval (extract v_13879 96 112)
  v_13920 <- eval (svalueMInt v_13919)
  v_13921 <- eval (mi 32 v_13920)
  v_13922 <- eval (add v_13918 v_13921)
  v_13923 <- eval (sgt v_13922 (bv_nat 32 32767))
  v_13924 <- eval (slt v_13922 (bv_nat 32 4294934528))
  v_13925 <- eval (extract v_13922 16 32)
  v_13926 <- eval (mux v_13924 (bv_nat 16 32768) v_13925)
  v_13927 <- eval (mux v_13923 (bv_nat 16 32767) v_13926)
  v_13928 <- eval (concat v_13915 v_13927)
  v_13929 <- eval (concat v_13903 v_13928)
  v_13930 <- eval (concat v_13891 v_13929)
  v_13931 <- eval (concat v_13878 v_13930)
  v_13932 <- eval (concat v_13866 v_13931)
  v_13933 <- eval (concat v_13854 v_13932)
  v_13934 <- eval (concat v_13842 v_13933)
  setRegister (v_2790 : Xmm) v_13934
==========================================
phaddw_X86-SYNTAX (v_2798 : Mem) (v_2799 : Xmm)
  v_13936 <- evaluateAddress (v_2798 : Mem)
  v_13937 <- load v_13936 16
  v_13938 <- eval (extract v_13937 0 16)
  v_13939 <- eval (extract v_13937 16 32)
  v_13940 <- eval (add v_13938 v_13939)
  v_13941 <- eval (extract v_13937 32 48)
  v_13942 <- eval (extract v_13937 48 64)
  v_13943 <- eval (add v_13941 v_13942)
  v_13944 <- eval (concat v_13940 v_13943)
  v_13945 <- eval (extract v_13937 64 80)
  v_13946 <- eval (extract v_13937 80 96)
  v_13947 <- eval (add v_13945 v_13946)
  v_13948 <- eval (concat v_13944 v_13947)
  v_13949 <- eval (extract v_13937 96 112)
  v_13950 <- eval (extract v_13937 112 128)
  v_13951 <- eval (add v_13949 v_13950)
  v_13952 <- eval (concat v_13948 v_13951)
  v_13953 <- getRegister (v_2799 : Xmm)
  v_13954 <- eval (extract v_13953 0 16)
  v_13955 <- eval (extract v_13953 16 32)
  v_13956 <- eval (add v_13954 v_13955)
  v_13957 <- eval (concat v_13952 v_13956)
  v_13958 <- eval (extract v_13953 32 48)
  v_13959 <- eval (extract v_13953 48 64)
  v_13960 <- eval (add v_13958 v_13959)
  v_13961 <- eval (concat v_13957 v_13960)
  v_13962 <- eval (extract v_13953 64 80)
  v_13963 <- eval (extract v_13953 80 96)
  v_13964 <- eval (add v_13962 v_13963)
  v_13965 <- eval (concat v_13961 v_13964)
  v_13966 <- eval (extract v_13953 96 112)
  v_13967 <- eval (extract v_13953 112 128)
  v_13968 <- eval (add v_13966 v_13967)
  v_13969 <- eval (concat v_13965 v_13968)
  setRegister (v_2799 : Xmm) v_13969
==========================================
phminposuw_X86-SYNTAX (v_2807 : Mem) (v_2808 : Xmm)
  v_13971 <- evaluateAddress (v_2807 : Mem)
  v_13972 <- load v_13971 16
  v_13973 <- eval (extract v_13972 0 16)
  v_13974 <- eval (extract v_13972 16 32)
  v_13975 <- eval (extract v_13972 32 48)
  v_13976 <- eval (extract v_13972 48 64)
  v_13977 <- eval (extract v_13972 64 80)
  v_13978 <- eval (extract v_13972 80 96)
  v_13979 <- eval (extract v_13972 96 112)
  v_13980 <- eval (extract v_13972 112 128)
  v_13981 <- eval (ult v_13979 v_13980)
  v_13982 <- eval (mux v_13981 v_13979 v_13980)
  v_13983 <- eval (ult v_13978 v_13982)
  v_13984 <- eval (mux v_13983 v_13978 v_13982)
  v_13985 <- eval (ult v_13977 v_13984)
  v_13986 <- eval (mux v_13985 v_13977 v_13984)
  v_13987 <- eval (ult v_13976 v_13986)
  v_13988 <- eval (mux v_13987 v_13976 v_13986)
  v_13989 <- eval (ult v_13975 v_13988)
  v_13990 <- eval (mux v_13989 v_13975 v_13988)
  v_13991 <- eval (ult v_13974 v_13990)
  v_13992 <- eval (mux v_13991 v_13974 v_13990)
  v_13993 <- eval (ult v_13973 v_13992)
  v_13994 <- eval (mux v_13981 (bv_nat 112 1) (bv_nat 112 0))
  v_13995 <- eval (mux v_13983 (bv_nat 112 2) v_13994)
  v_13996 <- eval (mux v_13985 (bv_nat 112 3) v_13995)
  v_13997 <- eval (mux v_13987 (bv_nat 112 4) v_13996)
  v_13998 <- eval (mux v_13989 (bv_nat 112 5) v_13997)
  v_13999 <- eval (mux v_13991 (bv_nat 112 6) v_13998)
  v_14000 <- eval (mux v_13993 (bv_nat 112 7) v_13999)
  v_14001 <- eval (mux v_13993 v_13973 v_13992)
  v_14002 <- eval (concat v_14000 v_14001)
  setRegister (v_2808 : Xmm) v_14002
==========================================
phsubd_X86-SYNTAX (v_2816 : Mem) (v_2817 : Xmm)
  v_14004 <- evaluateAddress (v_2816 : Mem)
  v_14005 <- load v_14004 16
  v_14006 <- eval (extract v_14005 32 64)
  v_14007 <- eval (extract v_14005 0 32)
  v_14008 <- eval (sub v_14006 v_14007)
  v_14009 <- eval (extract v_14005 96 128)
  v_14010 <- eval (extract v_14005 64 96)
  v_14011 <- eval (sub v_14009 v_14010)
  v_14012 <- eval (concat v_14008 v_14011)
  v_14013 <- getRegister (v_2817 : Xmm)
  v_14014 <- eval (extract v_14013 32 64)
  v_14015 <- eval (extract v_14013 0 32)
  v_14016 <- eval (sub v_14014 v_14015)
  v_14017 <- eval (concat v_14012 v_14016)
  v_14018 <- eval (extract v_14013 96 128)
  v_14019 <- eval (extract v_14013 64 96)
  v_14020 <- eval (sub v_14018 v_14019)
  v_14021 <- eval (concat v_14017 v_14020)
  setRegister (v_2817 : Xmm) v_14021
==========================================
phsubsw_X86-SYNTAX (v_2825 : Mem) (v_2826 : Xmm)
  v_14023 <- evaluateAddress (v_2825 : Mem)
  v_14024 <- load v_14023 16
  v_14025 <- eval (extract v_14024 16 32)
  v_14026 <- eval (svalueMInt v_14025)
  v_14027 <- eval (mi 32 v_14026)
  v_14028 <- eval (extract v_14024 0 16)
  v_14029 <- eval (svalueMInt v_14028)
  v_14030 <- eval (mi 32 v_14029)
  v_14031 <- eval (sub v_14027 v_14030)
  v_14032 <- eval (sgt v_14031 (bv_nat 32 32767))
  v_14033 <- eval (slt v_14031 (bv_nat 32 4294934528))
  v_14034 <- eval (extract v_14031 16 32)
  v_14035 <- eval (mux v_14033 (bv_nat 16 32768) v_14034)
  v_14036 <- eval (mux v_14032 (bv_nat 16 32767) v_14035)
  v_14037 <- eval (extract v_14024 48 64)
  v_14038 <- eval (svalueMInt v_14037)
  v_14039 <- eval (mi 32 v_14038)
  v_14040 <- eval (extract v_14024 32 48)
  v_14041 <- eval (svalueMInt v_14040)
  v_14042 <- eval (mi 32 v_14041)
  v_14043 <- eval (sub v_14039 v_14042)
  v_14044 <- eval (sgt v_14043 (bv_nat 32 32767))
  v_14045 <- eval (slt v_14043 (bv_nat 32 4294934528))
  v_14046 <- eval (extract v_14043 16 32)
  v_14047 <- eval (mux v_14045 (bv_nat 16 32768) v_14046)
  v_14048 <- eval (mux v_14044 (bv_nat 16 32767) v_14047)
  v_14049 <- eval (extract v_14024 80 96)
  v_14050 <- eval (svalueMInt v_14049)
  v_14051 <- eval (mi 32 v_14050)
  v_14052 <- eval (extract v_14024 64 80)
  v_14053 <- eval (svalueMInt v_14052)
  v_14054 <- eval (mi 32 v_14053)
  v_14055 <- eval (sub v_14051 v_14054)
  v_14056 <- eval (sgt v_14055 (bv_nat 32 32767))
  v_14057 <- eval (slt v_14055 (bv_nat 32 4294934528))
  v_14058 <- eval (extract v_14055 16 32)
  v_14059 <- eval (mux v_14057 (bv_nat 16 32768) v_14058)
  v_14060 <- eval (mux v_14056 (bv_nat 16 32767) v_14059)
  v_14061 <- eval (extract v_14024 112 128)
  v_14062 <- eval (svalueMInt v_14061)
  v_14063 <- eval (mi 32 v_14062)
  v_14064 <- eval (extract v_14024 96 112)
  v_14065 <- eval (svalueMInt v_14064)
  v_14066 <- eval (mi 32 v_14065)
  v_14067 <- eval (sub v_14063 v_14066)
  v_14068 <- eval (sgt v_14067 (bv_nat 32 32767))
  v_14069 <- eval (slt v_14067 (bv_nat 32 4294934528))
  v_14070 <- eval (extract v_14067 16 32)
  v_14071 <- eval (mux v_14069 (bv_nat 16 32768) v_14070)
  v_14072 <- eval (mux v_14068 (bv_nat 16 32767) v_14071)
  v_14073 <- getRegister (v_2826 : Xmm)
  v_14074 <- eval (extract v_14073 16 32)
  v_14075 <- eval (svalueMInt v_14074)
  v_14076 <- eval (mi 32 v_14075)
  v_14077 <- eval (extract v_14073 0 16)
  v_14078 <- eval (svalueMInt v_14077)
  v_14079 <- eval (mi 32 v_14078)
  v_14080 <- eval (sub v_14076 v_14079)
  v_14081 <- eval (sgt v_14080 (bv_nat 32 32767))
  v_14082 <- eval (slt v_14080 (bv_nat 32 4294934528))
  v_14083 <- eval (extract v_14080 16 32)
  v_14084 <- eval (mux v_14082 (bv_nat 16 32768) v_14083)
  v_14085 <- eval (mux v_14081 (bv_nat 16 32767) v_14084)
  v_14086 <- eval (extract v_14073 48 64)
  v_14087 <- eval (svalueMInt v_14086)
  v_14088 <- eval (mi 32 v_14087)
  v_14089 <- eval (extract v_14073 32 48)
  v_14090 <- eval (svalueMInt v_14089)
  v_14091 <- eval (mi 32 v_14090)
  v_14092 <- eval (sub v_14088 v_14091)
  v_14093 <- eval (sgt v_14092 (bv_nat 32 32767))
  v_14094 <- eval (slt v_14092 (bv_nat 32 4294934528))
  v_14095 <- eval (extract v_14092 16 32)
  v_14096 <- eval (mux v_14094 (bv_nat 16 32768) v_14095)
  v_14097 <- eval (mux v_14093 (bv_nat 16 32767) v_14096)
  v_14098 <- eval (extract v_14073 80 96)
  v_14099 <- eval (svalueMInt v_14098)
  v_14100 <- eval (mi 32 v_14099)
  v_14101 <- eval (extract v_14073 64 80)
  v_14102 <- eval (svalueMInt v_14101)
  v_14103 <- eval (mi 32 v_14102)
  v_14104 <- eval (sub v_14100 v_14103)
  v_14105 <- eval (sgt v_14104 (bv_nat 32 32767))
  v_14106 <- eval (slt v_14104 (bv_nat 32 4294934528))
  v_14107 <- eval (extract v_14104 16 32)
  v_14108 <- eval (mux v_14106 (bv_nat 16 32768) v_14107)
  v_14109 <- eval (mux v_14105 (bv_nat 16 32767) v_14108)
  v_14110 <- eval (extract v_14073 112 128)
  v_14111 <- eval (svalueMInt v_14110)
  v_14112 <- eval (mi 32 v_14111)
  v_14113 <- eval (extract v_14073 96 112)
  v_14114 <- eval (svalueMInt v_14113)
  v_14115 <- eval (mi 32 v_14114)
  v_14116 <- eval (sub v_14112 v_14115)
  v_14117 <- eval (sgt v_14116 (bv_nat 32 32767))
  v_14118 <- eval (slt v_14116 (bv_nat 32 4294934528))
  v_14119 <- eval (extract v_14116 16 32)
  v_14120 <- eval (mux v_14118 (bv_nat 16 32768) v_14119)
  v_14121 <- eval (mux v_14117 (bv_nat 16 32767) v_14120)
  v_14122 <- eval (concat v_14109 v_14121)
  v_14123 <- eval (concat v_14097 v_14122)
  v_14124 <- eval (concat v_14085 v_14123)
  v_14125 <- eval (concat v_14072 v_14124)
  v_14126 <- eval (concat v_14060 v_14125)
  v_14127 <- eval (concat v_14048 v_14126)
  v_14128 <- eval (concat v_14036 v_14127)
  setRegister (v_2826 : Xmm) v_14128
==========================================
phsubw_X86-SYNTAX (v_2834 : Mem) (v_2835 : Xmm)
  v_14130 <- evaluateAddress (v_2834 : Mem)
  v_14131 <- load v_14130 16
  v_14132 <- eval (extract v_14131 16 32)
  v_14133 <- eval (extract v_14131 0 16)
  v_14134 <- eval (sub v_14132 v_14133)
  v_14135 <- eval (extract v_14131 48 64)
  v_14136 <- eval (extract v_14131 32 48)
  v_14137 <- eval (sub v_14135 v_14136)
  v_14138 <- eval (concat v_14134 v_14137)
  v_14139 <- eval (extract v_14131 80 96)
  v_14140 <- eval (extract v_14131 64 80)
  v_14141 <- eval (sub v_14139 v_14140)
  v_14142 <- eval (concat v_14138 v_14141)
  v_14143 <- eval (extract v_14131 112 128)
  v_14144 <- eval (extract v_14131 96 112)
  v_14145 <- eval (sub v_14143 v_14144)
  v_14146 <- eval (concat v_14142 v_14145)
  v_14147 <- getRegister (v_2835 : Xmm)
  v_14148 <- eval (extract v_14147 16 32)
  v_14149 <- eval (extract v_14147 0 16)
  v_14150 <- eval (sub v_14148 v_14149)
  v_14151 <- eval (concat v_14146 v_14150)
  v_14152 <- eval (extract v_14147 48 64)
  v_14153 <- eval (extract v_14147 32 48)
  v_14154 <- eval (sub v_14152 v_14153)
  v_14155 <- eval (concat v_14151 v_14154)
  v_14156 <- eval (extract v_14147 80 96)
  v_14157 <- eval (extract v_14147 64 80)
  v_14158 <- eval (sub v_14156 v_14157)
  v_14159 <- eval (concat v_14155 v_14158)
  v_14160 <- eval (extract v_14147 112 128)
  v_14161 <- eval (extract v_14147 96 112)
  v_14162 <- eval (sub v_14160 v_14161)
  v_14163 <- eval (concat v_14159 v_14162)
  setRegister (v_2835 : Xmm) v_14163
==========================================
pinsrb_X86-SYNTAX (v_2842 : Imm) (v_2844 : Mem) (v_2845 : Xmm)
  v_14165 <- getRegister (v_2845 : Xmm)
  v_14166 <- eval (handleImmediateWithSignExtend (v_2842 : Imm) 8 8)
  v_14167 <- eval (extract v_14166 4 8)
  v_14168 <- eval (concat (bv_nat 124 0) v_14167)
  v_14169 <- eval (shl v_14168 3)
  v_14170 <- eval (bitwidthMInt v_14168)
  v_14171 <- eval (extract v_14169 0 v_14170)
  v_14172 <- eval (uvalueMInt v_14171)
  v_14173 <- eval (shl (bv_nat 128 255) v_14172)
  v_14174 <- eval (extract v_14173 0 128)
  v_14175 <- eval (bitwidthMInt v_14174)
  v_14176 <- eval (mi v_14175 -1)
  v_14177 <- eval (bv_xor v_14174 v_14176)
  v_14178 <- eval (bv_and v_14165 v_14177)
  v_14179 <- evaluateAddress (v_2844 : Mem)
  v_14180 <- load v_14179 1
  v_14181 <- eval (concat (bv_nat 120 0) v_14180)
  v_14182 <- eval (shl v_14181 v_14172)
  v_14183 <- eval (bitwidthMInt v_14181)
  v_14184 <- eval (extract v_14182 0 v_14183)
  v_14185 <- eval (bv_and v_14184 v_14174)
  v_14186 <- eval (bv_or v_14178 v_14185)
  setRegister (v_2845 : Xmm) v_14186
==========================================
pinsrd_X86-SYNTAX (v_2853 : Imm) (v_2855 : Mem) (v_2856 : Xmm)
  v_14188 <- getRegister (v_2856 : Xmm)
  v_14189 <- eval (handleImmediateWithSignExtend (v_2853 : Imm) 8 8)
  v_14190 <- eval (extract v_14189 6 8)
  v_14191 <- eval (concat (bv_nat 126 0) v_14190)
  v_14192 <- eval (shl v_14191 5)
  v_14193 <- eval (bitwidthMInt v_14191)
  v_14194 <- eval (extract v_14192 0 v_14193)
  v_14195 <- eval (uvalueMInt v_14194)
  v_14196 <- eval (shl (bv_nat 128 4294967295) v_14195)
  v_14197 <- eval (extract v_14196 0 128)
  v_14198 <- eval (bitwidthMInt v_14197)
  v_14199 <- eval (mi v_14198 -1)
  v_14200 <- eval (bv_xor v_14197 v_14199)
  v_14201 <- eval (bv_and v_14188 v_14200)
  v_14202 <- evaluateAddress (v_2855 : Mem)
  v_14203 <- load v_14202 4
  v_14204 <- eval (concat (bv_nat 96 0) v_14203)
  v_14205 <- eval (shl v_14204 v_14195)
  v_14206 <- eval (bitwidthMInt v_14204)
  v_14207 <- eval (extract v_14205 0 v_14206)
  v_14208 <- eval (bv_and v_14207 v_14197)
  v_14209 <- eval (bv_or v_14201 v_14208)
  setRegister (v_2856 : Xmm) v_14209
==========================================
pinsrw_X86-SYNTAX (v_2870 : Imm) (v_2872 : Mem) (v_2873 : Xmm)
  v_14211 <- getRegister (v_2873 : Xmm)
  v_14212 <- eval (handleImmediateWithSignExtend (v_2870 : Imm) 8 8)
  v_14213 <- eval (extract v_14212 5 8)
  v_14214 <- eval (concat (bv_nat 125 0) v_14213)
  v_14215 <- eval (shl v_14214 4)
  v_14216 <- eval (bitwidthMInt v_14214)
  v_14217 <- eval (extract v_14215 0 v_14216)
  v_14218 <- eval (uvalueMInt v_14217)
  v_14219 <- eval (shl (bv_nat 128 65535) v_14218)
  v_14220 <- eval (extract v_14219 0 128)
  v_14221 <- eval (bitwidthMInt v_14220)
  v_14222 <- eval (mi v_14221 -1)
  v_14223 <- eval (bv_xor v_14220 v_14222)
  v_14224 <- eval (bv_and v_14211 v_14223)
  v_14225 <- evaluateAddress (v_2872 : Mem)
  v_14226 <- load v_14225 2
  v_14227 <- eval (concat (bv_nat 112 0) v_14226)
  v_14228 <- eval (shl v_14227 v_14218)
  v_14229 <- eval (bitwidthMInt v_14227)
  v_14230 <- eval (extract v_14228 0 v_14229)
  v_14231 <- eval (bv_and v_14230 v_14220)
  v_14232 <- eval (bv_or v_14224 v_14231)
  setRegister (v_2873 : Xmm) v_14232
==========================================
pmaddubsw_X86-SYNTAX (v_2882 : Mem) (v_2883 : Xmm)
  v_14234 <- evaluateAddress (v_2882 : Mem)
  v_14235 <- load v_14234 16
  v_14236 <- eval (extract v_14235 8 16)
  v_14237 <- eval (svalueMInt v_14236)
  v_14238 <- eval (mi 16 v_14237)
  v_14239 <- getRegister (v_2883 : Xmm)
  v_14240 <- eval (extract v_14239 8 16)
  v_14241 <- eval (concat (bv_nat 8 0) v_14240)
  v_14242 <- eval (mul v_14238 v_14241)
  v_14243 <- eval (svalueMInt v_14242)
  v_14244 <- eval (mi 32 v_14243)
  v_14245 <- eval (extract v_14235 0 8)
  v_14246 <- eval (svalueMInt v_14245)
  v_14247 <- eval (mi 16 v_14246)
  v_14248 <- eval (extract v_14239 0 8)
  v_14249 <- eval (concat (bv_nat 8 0) v_14248)
  v_14250 <- eval (mul v_14247 v_14249)
  v_14251 <- eval (svalueMInt v_14250)
  v_14252 <- eval (mi 32 v_14251)
  v_14253 <- eval (add v_14244 v_14252)
  v_14254 <- eval (sgt v_14253 (bv_nat 32 32767))
  v_14255 <- eval (slt v_14253 (bv_nat 32 4294934528))
  v_14256 <- eval (extract v_14253 16 32)
  v_14257 <- eval (mux v_14255 (bv_nat 16 32768) v_14256)
  v_14258 <- eval (mux v_14254 (bv_nat 16 32767) v_14257)
  v_14259 <- eval (extract v_14235 24 32)
  v_14260 <- eval (svalueMInt v_14259)
  v_14261 <- eval (mi 16 v_14260)
  v_14262 <- eval (extract v_14239 24 32)
  v_14263 <- eval (concat (bv_nat 8 0) v_14262)
  v_14264 <- eval (mul v_14261 v_14263)
  v_14265 <- eval (svalueMInt v_14264)
  v_14266 <- eval (mi 32 v_14265)
  v_14267 <- eval (extract v_14235 16 24)
  v_14268 <- eval (svalueMInt v_14267)
  v_14269 <- eval (mi 16 v_14268)
  v_14270 <- eval (extract v_14239 16 24)
  v_14271 <- eval (concat (bv_nat 8 0) v_14270)
  v_14272 <- eval (mul v_14269 v_14271)
  v_14273 <- eval (svalueMInt v_14272)
  v_14274 <- eval (mi 32 v_14273)
  v_14275 <- eval (add v_14266 v_14274)
  v_14276 <- eval (sgt v_14275 (bv_nat 32 32767))
  v_14277 <- eval (slt v_14275 (bv_nat 32 4294934528))
  v_14278 <- eval (extract v_14275 16 32)
  v_14279 <- eval (mux v_14277 (bv_nat 16 32768) v_14278)
  v_14280 <- eval (mux v_14276 (bv_nat 16 32767) v_14279)
  v_14281 <- eval (extract v_14235 40 48)
  v_14282 <- eval (svalueMInt v_14281)
  v_14283 <- eval (mi 16 v_14282)
  v_14284 <- eval (extract v_14239 40 48)
  v_14285 <- eval (concat (bv_nat 8 0) v_14284)
  v_14286 <- eval (mul v_14283 v_14285)
  v_14287 <- eval (svalueMInt v_14286)
  v_14288 <- eval (mi 32 v_14287)
  v_14289 <- eval (extract v_14235 32 40)
  v_14290 <- eval (svalueMInt v_14289)
  v_14291 <- eval (mi 16 v_14290)
  v_14292 <- eval (extract v_14239 32 40)
  v_14293 <- eval (concat (bv_nat 8 0) v_14292)
  v_14294 <- eval (mul v_14291 v_14293)
  v_14295 <- eval (svalueMInt v_14294)
  v_14296 <- eval (mi 32 v_14295)
  v_14297 <- eval (add v_14288 v_14296)
  v_14298 <- eval (sgt v_14297 (bv_nat 32 32767))
  v_14299 <- eval (slt v_14297 (bv_nat 32 4294934528))
  v_14300 <- eval (extract v_14297 16 32)
  v_14301 <- eval (mux v_14299 (bv_nat 16 32768) v_14300)
  v_14302 <- eval (mux v_14298 (bv_nat 16 32767) v_14301)
  v_14303 <- eval (extract v_14235 56 64)
  v_14304 <- eval (svalueMInt v_14303)
  v_14305 <- eval (mi 16 v_14304)
  v_14306 <- eval (extract v_14239 56 64)
  v_14307 <- eval (concat (bv_nat 8 0) v_14306)
  v_14308 <- eval (mul v_14305 v_14307)
  v_14309 <- eval (svalueMInt v_14308)
  v_14310 <- eval (mi 32 v_14309)
  v_14311 <- eval (extract v_14235 48 56)
  v_14312 <- eval (svalueMInt v_14311)
  v_14313 <- eval (mi 16 v_14312)
  v_14314 <- eval (extract v_14239 48 56)
  v_14315 <- eval (concat (bv_nat 8 0) v_14314)
  v_14316 <- eval (mul v_14313 v_14315)
  v_14317 <- eval (svalueMInt v_14316)
  v_14318 <- eval (mi 32 v_14317)
  v_14319 <- eval (add v_14310 v_14318)
  v_14320 <- eval (sgt v_14319 (bv_nat 32 32767))
  v_14321 <- eval (slt v_14319 (bv_nat 32 4294934528))
  v_14322 <- eval (extract v_14319 16 32)
  v_14323 <- eval (mux v_14321 (bv_nat 16 32768) v_14322)
  v_14324 <- eval (mux v_14320 (bv_nat 16 32767) v_14323)
  v_14325 <- eval (extract v_14235 72 80)
  v_14326 <- eval (svalueMInt v_14325)
  v_14327 <- eval (mi 16 v_14326)
  v_14328 <- eval (extract v_14239 72 80)
  v_14329 <- eval (concat (bv_nat 8 0) v_14328)
  v_14330 <- eval (mul v_14327 v_14329)
  v_14331 <- eval (svalueMInt v_14330)
  v_14332 <- eval (mi 32 v_14331)
  v_14333 <- eval (extract v_14235 64 72)
  v_14334 <- eval (svalueMInt v_14333)
  v_14335 <- eval (mi 16 v_14334)
  v_14336 <- eval (extract v_14239 64 72)
  v_14337 <- eval (concat (bv_nat 8 0) v_14336)
  v_14338 <- eval (mul v_14335 v_14337)
  v_14339 <- eval (svalueMInt v_14338)
  v_14340 <- eval (mi 32 v_14339)
  v_14341 <- eval (add v_14332 v_14340)
  v_14342 <- eval (sgt v_14341 (bv_nat 32 32767))
  v_14343 <- eval (slt v_14341 (bv_nat 32 4294934528))
  v_14344 <- eval (extract v_14341 16 32)
  v_14345 <- eval (mux v_14343 (bv_nat 16 32768) v_14344)
  v_14346 <- eval (mux v_14342 (bv_nat 16 32767) v_14345)
  v_14347 <- eval (extract v_14235 88 96)
  v_14348 <- eval (svalueMInt v_14347)
  v_14349 <- eval (mi 16 v_14348)
  v_14350 <- eval (extract v_14239 88 96)
  v_14351 <- eval (concat (bv_nat 8 0) v_14350)
  v_14352 <- eval (mul v_14349 v_14351)
  v_14353 <- eval (svalueMInt v_14352)
  v_14354 <- eval (mi 32 v_14353)
  v_14355 <- eval (extract v_14235 80 88)
  v_14356 <- eval (svalueMInt v_14355)
  v_14357 <- eval (mi 16 v_14356)
  v_14358 <- eval (extract v_14239 80 88)
  v_14359 <- eval (concat (bv_nat 8 0) v_14358)
  v_14360 <- eval (mul v_14357 v_14359)
  v_14361 <- eval (svalueMInt v_14360)
  v_14362 <- eval (mi 32 v_14361)
  v_14363 <- eval (add v_14354 v_14362)
  v_14364 <- eval (sgt v_14363 (bv_nat 32 32767))
  v_14365 <- eval (slt v_14363 (bv_nat 32 4294934528))
  v_14366 <- eval (extract v_14363 16 32)
  v_14367 <- eval (mux v_14365 (bv_nat 16 32768) v_14366)
  v_14368 <- eval (mux v_14364 (bv_nat 16 32767) v_14367)
  v_14369 <- eval (extract v_14235 104 112)
  v_14370 <- eval (svalueMInt v_14369)
  v_14371 <- eval (mi 16 v_14370)
  v_14372 <- eval (extract v_14239 104 112)
  v_14373 <- eval (concat (bv_nat 8 0) v_14372)
  v_14374 <- eval (mul v_14371 v_14373)
  v_14375 <- eval (svalueMInt v_14374)
  v_14376 <- eval (mi 32 v_14375)
  v_14377 <- eval (extract v_14235 96 104)
  v_14378 <- eval (svalueMInt v_14377)
  v_14379 <- eval (mi 16 v_14378)
  v_14380 <- eval (extract v_14239 96 104)
  v_14381 <- eval (concat (bv_nat 8 0) v_14380)
  v_14382 <- eval (mul v_14379 v_14381)
  v_14383 <- eval (svalueMInt v_14382)
  v_14384 <- eval (mi 32 v_14383)
  v_14385 <- eval (add v_14376 v_14384)
  v_14386 <- eval (sgt v_14385 (bv_nat 32 32767))
  v_14387 <- eval (slt v_14385 (bv_nat 32 4294934528))
  v_14388 <- eval (extract v_14385 16 32)
  v_14389 <- eval (mux v_14387 (bv_nat 16 32768) v_14388)
  v_14390 <- eval (mux v_14386 (bv_nat 16 32767) v_14389)
  v_14391 <- eval (extract v_14235 120 128)
  v_14392 <- eval (svalueMInt v_14391)
  v_14393 <- eval (mi 16 v_14392)
  v_14394 <- eval (extract v_14239 120 128)
  v_14395 <- eval (concat (bv_nat 8 0) v_14394)
  v_14396 <- eval (mul v_14393 v_14395)
  v_14397 <- eval (svalueMInt v_14396)
  v_14398 <- eval (mi 32 v_14397)
  v_14399 <- eval (extract v_14235 112 120)
  v_14400 <- eval (svalueMInt v_14399)
  v_14401 <- eval (mi 16 v_14400)
  v_14402 <- eval (extract v_14239 112 120)
  v_14403 <- eval (concat (bv_nat 8 0) v_14402)
  v_14404 <- eval (mul v_14401 v_14403)
  v_14405 <- eval (svalueMInt v_14404)
  v_14406 <- eval (mi 32 v_14405)
  v_14407 <- eval (add v_14398 v_14406)
  v_14408 <- eval (sgt v_14407 (bv_nat 32 32767))
  v_14409 <- eval (slt v_14407 (bv_nat 32 4294934528))
  v_14410 <- eval (extract v_14407 16 32)
  v_14411 <- eval (mux v_14409 (bv_nat 16 32768) v_14410)
  v_14412 <- eval (mux v_14408 (bv_nat 16 32767) v_14411)
  v_14413 <- eval (concat v_14390 v_14412)
  v_14414 <- eval (concat v_14368 v_14413)
  v_14415 <- eval (concat v_14346 v_14414)
  v_14416 <- eval (concat v_14324 v_14415)
  v_14417 <- eval (concat v_14302 v_14416)
  v_14418 <- eval (concat v_14280 v_14417)
  v_14419 <- eval (concat v_14258 v_14418)
  setRegister (v_2883 : Xmm) v_14419
==========================================
pmaddwd_X86-SYNTAX (v_2891 : Mem) (v_2892 : Xmm)
  v_14421 <- evaluateAddress (v_2891 : Mem)
  v_14422 <- load v_14421 16
  v_14423 <- eval (extract v_14422 16 32)
  v_14424 <- eval (svalueMInt v_14423)
  v_14425 <- eval (mi 32 v_14424)
  v_14426 <- getRegister (v_2892 : Xmm)
  v_14427 <- eval (extract v_14426 16 32)
  v_14428 <- eval (svalueMInt v_14427)
  v_14429 <- eval (mi 32 v_14428)
  v_14430 <- eval (mul v_14425 v_14429)
  v_14431 <- eval (extract v_14422 0 16)
  v_14432 <- eval (svalueMInt v_14431)
  v_14433 <- eval (mi 32 v_14432)
  v_14434 <- eval (extract v_14426 0 16)
  v_14435 <- eval (svalueMInt v_14434)
  v_14436 <- eval (mi 32 v_14435)
  v_14437 <- eval (mul v_14433 v_14436)
  v_14438 <- eval (add v_14430 v_14437)
  v_14439 <- eval (extract v_14422 48 64)
  v_14440 <- eval (svalueMInt v_14439)
  v_14441 <- eval (mi 32 v_14440)
  v_14442 <- eval (extract v_14426 48 64)
  v_14443 <- eval (svalueMInt v_14442)
  v_14444 <- eval (mi 32 v_14443)
  v_14445 <- eval (mul v_14441 v_14444)
  v_14446 <- eval (extract v_14422 32 48)
  v_14447 <- eval (svalueMInt v_14446)
  v_14448 <- eval (mi 32 v_14447)
  v_14449 <- eval (extract v_14426 32 48)
  v_14450 <- eval (svalueMInt v_14449)
  v_14451 <- eval (mi 32 v_14450)
  v_14452 <- eval (mul v_14448 v_14451)
  v_14453 <- eval (add v_14445 v_14452)
  v_14454 <- eval (extract v_14422 80 96)
  v_14455 <- eval (svalueMInt v_14454)
  v_14456 <- eval (mi 32 v_14455)
  v_14457 <- eval (extract v_14426 80 96)
  v_14458 <- eval (svalueMInt v_14457)
  v_14459 <- eval (mi 32 v_14458)
  v_14460 <- eval (mul v_14456 v_14459)
  v_14461 <- eval (extract v_14422 64 80)
  v_14462 <- eval (svalueMInt v_14461)
  v_14463 <- eval (mi 32 v_14462)
  v_14464 <- eval (extract v_14426 64 80)
  v_14465 <- eval (svalueMInt v_14464)
  v_14466 <- eval (mi 32 v_14465)
  v_14467 <- eval (mul v_14463 v_14466)
  v_14468 <- eval (add v_14460 v_14467)
  v_14469 <- eval (extract v_14422 112 128)
  v_14470 <- eval (svalueMInt v_14469)
  v_14471 <- eval (mi 32 v_14470)
  v_14472 <- eval (extract v_14426 112 128)
  v_14473 <- eval (svalueMInt v_14472)
  v_14474 <- eval (mi 32 v_14473)
  v_14475 <- eval (mul v_14471 v_14474)
  v_14476 <- eval (extract v_14422 96 112)
  v_14477 <- eval (svalueMInt v_14476)
  v_14478 <- eval (mi 32 v_14477)
  v_14479 <- eval (extract v_14426 96 112)
  v_14480 <- eval (svalueMInt v_14479)
  v_14481 <- eval (mi 32 v_14480)
  v_14482 <- eval (mul v_14478 v_14481)
  v_14483 <- eval (add v_14475 v_14482)
  v_14484 <- eval (concat v_14468 v_14483)
  v_14485 <- eval (concat v_14453 v_14484)
  v_14486 <- eval (concat v_14438 v_14485)
  setRegister (v_2892 : Xmm) v_14486
==========================================
pmaxsb_X86-SYNTAX (v_2900 : Mem) (v_2901 : Xmm)
  v_14488 <- getRegister (v_2901 : Xmm)
  v_14489 <- eval (extract v_14488 0 8)
  v_14490 <- evaluateAddress (v_2900 : Mem)
  v_14491 <- load v_14490 16
  v_14492 <- eval (extract v_14491 0 8)
  v_14493 <- eval (sgt v_14489 v_14492)
  v_14494 <- eval (mux v_14493 v_14489 v_14492)
  v_14495 <- eval (extract v_14488 8 16)
  v_14496 <- eval (extract v_14491 8 16)
  v_14497 <- eval (sgt v_14495 v_14496)
  v_14498 <- eval (mux v_14497 v_14495 v_14496)
  v_14499 <- eval (extract v_14488 16 24)
  v_14500 <- eval (extract v_14491 16 24)
  v_14501 <- eval (sgt v_14499 v_14500)
  v_14502 <- eval (mux v_14501 v_14499 v_14500)
  v_14503 <- eval (extract v_14488 24 32)
  v_14504 <- eval (extract v_14491 24 32)
  v_14505 <- eval (sgt v_14503 v_14504)
  v_14506 <- eval (mux v_14505 v_14503 v_14504)
  v_14507 <- eval (extract v_14488 32 40)
  v_14508 <- eval (extract v_14491 32 40)
  v_14509 <- eval (sgt v_14507 v_14508)
  v_14510 <- eval (mux v_14509 v_14507 v_14508)
  v_14511 <- eval (extract v_14488 40 48)
  v_14512 <- eval (extract v_14491 40 48)
  v_14513 <- eval (sgt v_14511 v_14512)
  v_14514 <- eval (mux v_14513 v_14511 v_14512)
  v_14515 <- eval (extract v_14488 48 56)
  v_14516 <- eval (extract v_14491 48 56)
  v_14517 <- eval (sgt v_14515 v_14516)
  v_14518 <- eval (mux v_14517 v_14515 v_14516)
  v_14519 <- eval (extract v_14488 56 64)
  v_14520 <- eval (extract v_14491 56 64)
  v_14521 <- eval (sgt v_14519 v_14520)
  v_14522 <- eval (mux v_14521 v_14519 v_14520)
  v_14523 <- eval (extract v_14488 64 72)
  v_14524 <- eval (extract v_14491 64 72)
  v_14525 <- eval (sgt v_14523 v_14524)
  v_14526 <- eval (mux v_14525 v_14523 v_14524)
  v_14527 <- eval (extract v_14488 72 80)
  v_14528 <- eval (extract v_14491 72 80)
  v_14529 <- eval (sgt v_14527 v_14528)
  v_14530 <- eval (mux v_14529 v_14527 v_14528)
  v_14531 <- eval (extract v_14488 80 88)
  v_14532 <- eval (extract v_14491 80 88)
  v_14533 <- eval (sgt v_14531 v_14532)
  v_14534 <- eval (mux v_14533 v_14531 v_14532)
  v_14535 <- eval (extract v_14488 88 96)
  v_14536 <- eval (extract v_14491 88 96)
  v_14537 <- eval (sgt v_14535 v_14536)
  v_14538 <- eval (mux v_14537 v_14535 v_14536)
  v_14539 <- eval (extract v_14488 96 104)
  v_14540 <- eval (extract v_14491 96 104)
  v_14541 <- eval (sgt v_14539 v_14540)
  v_14542 <- eval (mux v_14541 v_14539 v_14540)
  v_14543 <- eval (extract v_14488 104 112)
  v_14544 <- eval (extract v_14491 104 112)
  v_14545 <- eval (sgt v_14543 v_14544)
  v_14546 <- eval (mux v_14545 v_14543 v_14544)
  v_14547 <- eval (extract v_14488 112 120)
  v_14548 <- eval (extract v_14491 112 120)
  v_14549 <- eval (sgt v_14547 v_14548)
  v_14550 <- eval (mux v_14549 v_14547 v_14548)
  v_14551 <- eval (extract v_14488 120 128)
  v_14552 <- eval (extract v_14491 120 128)
  v_14553 <- eval (sgt v_14551 v_14552)
  v_14554 <- eval (mux v_14553 v_14551 v_14552)
  v_14555 <- eval (concat v_14550 v_14554)
  v_14556 <- eval (concat v_14546 v_14555)
  v_14557 <- eval (concat v_14542 v_14556)
  v_14558 <- eval (concat v_14538 v_14557)
  v_14559 <- eval (concat v_14534 v_14558)
  v_14560 <- eval (concat v_14530 v_14559)
  v_14561 <- eval (concat v_14526 v_14560)
  v_14562 <- eval (concat v_14522 v_14561)
  v_14563 <- eval (concat v_14518 v_14562)
  v_14564 <- eval (concat v_14514 v_14563)
  v_14565 <- eval (concat v_14510 v_14564)
  v_14566 <- eval (concat v_14506 v_14565)
  v_14567 <- eval (concat v_14502 v_14566)
  v_14568 <- eval (concat v_14498 v_14567)
  v_14569 <- eval (concat v_14494 v_14568)
  setRegister (v_2901 : Xmm) v_14569
==========================================
pmaxsd_X86-SYNTAX (v_2909 : Mem) (v_2910 : Xmm)
  v_14571 <- getRegister (v_2910 : Xmm)
  v_14572 <- eval (extract v_14571 0 32)
  v_14573 <- evaluateAddress (v_2909 : Mem)
  v_14574 <- load v_14573 16
  v_14575 <- eval (extract v_14574 0 32)
  v_14576 <- eval (sgt v_14572 v_14575)
  v_14577 <- eval (mux v_14576 v_14572 v_14575)
  v_14578 <- eval (extract v_14571 32 64)
  v_14579 <- eval (extract v_14574 32 64)
  v_14580 <- eval (sgt v_14578 v_14579)
  v_14581 <- eval (mux v_14580 v_14578 v_14579)
  v_14582 <- eval (extract v_14571 64 96)
  v_14583 <- eval (extract v_14574 64 96)
  v_14584 <- eval (sgt v_14582 v_14583)
  v_14585 <- eval (mux v_14584 v_14582 v_14583)
  v_14586 <- eval (extract v_14571 96 128)
  v_14587 <- eval (extract v_14574 96 128)
  v_14588 <- eval (sgt v_14586 v_14587)
  v_14589 <- eval (mux v_14588 v_14586 v_14587)
  v_14590 <- eval (concat v_14585 v_14589)
  v_14591 <- eval (concat v_14581 v_14590)
  v_14592 <- eval (concat v_14577 v_14591)
  setRegister (v_2910 : Xmm) v_14592
==========================================
pmaxsw_X86-SYNTAX (v_2918 : Mem) (v_2919 : Xmm)
  v_14594 <- getRegister (v_2919 : Xmm)
  v_14595 <- eval (extract v_14594 0 16)
  v_14596 <- evaluateAddress (v_2918 : Mem)
  v_14597 <- load v_14596 16
  v_14598 <- eval (extract v_14597 0 16)
  v_14599 <- eval (sgt v_14595 v_14598)
  v_14600 <- eval (mux v_14599 v_14595 v_14598)
  v_14601 <- eval (extract v_14594 16 32)
  v_14602 <- eval (extract v_14597 16 32)
  v_14603 <- eval (sgt v_14601 v_14602)
  v_14604 <- eval (mux v_14603 v_14601 v_14602)
  v_14605 <- eval (extract v_14594 32 48)
  v_14606 <- eval (extract v_14597 32 48)
  v_14607 <- eval (sgt v_14605 v_14606)
  v_14608 <- eval (mux v_14607 v_14605 v_14606)
  v_14609 <- eval (extract v_14594 48 64)
  v_14610 <- eval (extract v_14597 48 64)
  v_14611 <- eval (sgt v_14609 v_14610)
  v_14612 <- eval (mux v_14611 v_14609 v_14610)
  v_14613 <- eval (extract v_14594 64 80)
  v_14614 <- eval (extract v_14597 64 80)
  v_14615 <- eval (sgt v_14613 v_14614)
  v_14616 <- eval (mux v_14615 v_14613 v_14614)
  v_14617 <- eval (extract v_14594 80 96)
  v_14618 <- eval (extract v_14597 80 96)
  v_14619 <- eval (sgt v_14617 v_14618)
  v_14620 <- eval (mux v_14619 v_14617 v_14618)
  v_14621 <- eval (extract v_14594 96 112)
  v_14622 <- eval (extract v_14597 96 112)
  v_14623 <- eval (sgt v_14621 v_14622)
  v_14624 <- eval (mux v_14623 v_14621 v_14622)
  v_14625 <- eval (extract v_14594 112 128)
  v_14626 <- eval (extract v_14597 112 128)
  v_14627 <- eval (sgt v_14625 v_14626)
  v_14628 <- eval (mux v_14627 v_14625 v_14626)
  v_14629 <- eval (concat v_14624 v_14628)
  v_14630 <- eval (concat v_14620 v_14629)
  v_14631 <- eval (concat v_14616 v_14630)
  v_14632 <- eval (concat v_14612 v_14631)
  v_14633 <- eval (concat v_14608 v_14632)
  v_14634 <- eval (concat v_14604 v_14633)
  v_14635 <- eval (concat v_14600 v_14634)
  setRegister (v_2919 : Xmm) v_14635
==========================================
pmaxub_X86-SYNTAX (v_2927 : Mem) (v_2928 : Xmm)
  v_14637 <- getRegister (v_2928 : Xmm)
  v_14638 <- eval (extract v_14637 0 8)
  v_14639 <- evaluateAddress (v_2927 : Mem)
  v_14640 <- load v_14639 16
  v_14641 <- eval (extract v_14640 0 8)
  v_14642 <- eval (ugt v_14638 v_14641)
  v_14643 <- eval (mux v_14642 v_14638 v_14641)
  v_14644 <- eval (extract v_14637 8 16)
  v_14645 <- eval (extract v_14640 8 16)
  v_14646 <- eval (ugt v_14644 v_14645)
  v_14647 <- eval (mux v_14646 v_14644 v_14645)
  v_14648 <- eval (extract v_14637 16 24)
  v_14649 <- eval (extract v_14640 16 24)
  v_14650 <- eval (ugt v_14648 v_14649)
  v_14651 <- eval (mux v_14650 v_14648 v_14649)
  v_14652 <- eval (extract v_14637 24 32)
  v_14653 <- eval (extract v_14640 24 32)
  v_14654 <- eval (ugt v_14652 v_14653)
  v_14655 <- eval (mux v_14654 v_14652 v_14653)
  v_14656 <- eval (extract v_14637 32 40)
  v_14657 <- eval (extract v_14640 32 40)
  v_14658 <- eval (ugt v_14656 v_14657)
  v_14659 <- eval (mux v_14658 v_14656 v_14657)
  v_14660 <- eval (extract v_14637 40 48)
  v_14661 <- eval (extract v_14640 40 48)
  v_14662 <- eval (ugt v_14660 v_14661)
  v_14663 <- eval (mux v_14662 v_14660 v_14661)
  v_14664 <- eval (extract v_14637 48 56)
  v_14665 <- eval (extract v_14640 48 56)
  v_14666 <- eval (ugt v_14664 v_14665)
  v_14667 <- eval (mux v_14666 v_14664 v_14665)
  v_14668 <- eval (extract v_14637 56 64)
  v_14669 <- eval (extract v_14640 56 64)
  v_14670 <- eval (ugt v_14668 v_14669)
  v_14671 <- eval (mux v_14670 v_14668 v_14669)
  v_14672 <- eval (extract v_14637 64 72)
  v_14673 <- eval (extract v_14640 64 72)
  v_14674 <- eval (ugt v_14672 v_14673)
  v_14675 <- eval (mux v_14674 v_14672 v_14673)
  v_14676 <- eval (extract v_14637 72 80)
  v_14677 <- eval (extract v_14640 72 80)
  v_14678 <- eval (ugt v_14676 v_14677)
  v_14679 <- eval (mux v_14678 v_14676 v_14677)
  v_14680 <- eval (extract v_14637 80 88)
  v_14681 <- eval (extract v_14640 80 88)
  v_14682 <- eval (ugt v_14680 v_14681)
  v_14683 <- eval (mux v_14682 v_14680 v_14681)
  v_14684 <- eval (extract v_14637 88 96)
  v_14685 <- eval (extract v_14640 88 96)
  v_14686 <- eval (ugt v_14684 v_14685)
  v_14687 <- eval (mux v_14686 v_14684 v_14685)
  v_14688 <- eval (extract v_14637 96 104)
  v_14689 <- eval (extract v_14640 96 104)
  v_14690 <- eval (ugt v_14688 v_14689)
  v_14691 <- eval (mux v_14690 v_14688 v_14689)
  v_14692 <- eval (extract v_14637 104 112)
  v_14693 <- eval (extract v_14640 104 112)
  v_14694 <- eval (ugt v_14692 v_14693)
  v_14695 <- eval (mux v_14694 v_14692 v_14693)
  v_14696 <- eval (extract v_14637 112 120)
  v_14697 <- eval (extract v_14640 112 120)
  v_14698 <- eval (ugt v_14696 v_14697)
  v_14699 <- eval (mux v_14698 v_14696 v_14697)
  v_14700 <- eval (extract v_14637 120 128)
  v_14701 <- eval (extract v_14640 120 128)
  v_14702 <- eval (ugt v_14700 v_14701)
  v_14703 <- eval (mux v_14702 v_14700 v_14701)
  v_14704 <- eval (concat v_14699 v_14703)
  v_14705 <- eval (concat v_14695 v_14704)
  v_14706 <- eval (concat v_14691 v_14705)
  v_14707 <- eval (concat v_14687 v_14706)
  v_14708 <- eval (concat v_14683 v_14707)
  v_14709 <- eval (concat v_14679 v_14708)
  v_14710 <- eval (concat v_14675 v_14709)
  v_14711 <- eval (concat v_14671 v_14710)
  v_14712 <- eval (concat v_14667 v_14711)
  v_14713 <- eval (concat v_14663 v_14712)
  v_14714 <- eval (concat v_14659 v_14713)
  v_14715 <- eval (concat v_14655 v_14714)
  v_14716 <- eval (concat v_14651 v_14715)
  v_14717 <- eval (concat v_14647 v_14716)
  v_14718 <- eval (concat v_14643 v_14717)
  setRegister (v_2928 : Xmm) v_14718
==========================================
pmaxud_X86-SYNTAX (v_2936 : Mem) (v_2937 : Xmm)
  v_14720 <- getRegister (v_2937 : Xmm)
  v_14721 <- eval (extract v_14720 0 32)
  v_14722 <- evaluateAddress (v_2936 : Mem)
  v_14723 <- load v_14722 16
  v_14724 <- eval (extract v_14723 0 32)
  v_14725 <- eval (ugt v_14721 v_14724)
  v_14726 <- eval (mux v_14725 v_14721 v_14724)
  v_14727 <- eval (extract v_14720 32 64)
  v_14728 <- eval (extract v_14723 32 64)
  v_14729 <- eval (ugt v_14727 v_14728)
  v_14730 <- eval (mux v_14729 v_14727 v_14728)
  v_14731 <- eval (extract v_14720 64 96)
  v_14732 <- eval (extract v_14723 64 96)
  v_14733 <- eval (ugt v_14731 v_14732)
  v_14734 <- eval (mux v_14733 v_14731 v_14732)
  v_14735 <- eval (extract v_14720 96 128)
  v_14736 <- eval (extract v_14723 96 128)
  v_14737 <- eval (ugt v_14735 v_14736)
  v_14738 <- eval (mux v_14737 v_14735 v_14736)
  v_14739 <- eval (concat v_14734 v_14738)
  v_14740 <- eval (concat v_14730 v_14739)
  v_14741 <- eval (concat v_14726 v_14740)
  setRegister (v_2937 : Xmm) v_14741
==========================================
pmaxuw_X86-SYNTAX (v_2945 : Mem) (v_2946 : Xmm)
  v_14743 <- getRegister (v_2946 : Xmm)
  v_14744 <- eval (extract v_14743 0 16)
  v_14745 <- evaluateAddress (v_2945 : Mem)
  v_14746 <- load v_14745 16
  v_14747 <- eval (extract v_14746 0 16)
  v_14748 <- eval (ugt v_14744 v_14747)
  v_14749 <- eval (mux v_14748 v_14744 v_14747)
  v_14750 <- eval (extract v_14743 16 32)
  v_14751 <- eval (extract v_14746 16 32)
  v_14752 <- eval (ugt v_14750 v_14751)
  v_14753 <- eval (mux v_14752 v_14750 v_14751)
  v_14754 <- eval (extract v_14743 32 48)
  v_14755 <- eval (extract v_14746 32 48)
  v_14756 <- eval (ugt v_14754 v_14755)
  v_14757 <- eval (mux v_14756 v_14754 v_14755)
  v_14758 <- eval (extract v_14743 48 64)
  v_14759 <- eval (extract v_14746 48 64)
  v_14760 <- eval (ugt v_14758 v_14759)
  v_14761 <- eval (mux v_14760 v_14758 v_14759)
  v_14762 <- eval (extract v_14743 64 80)
  v_14763 <- eval (extract v_14746 64 80)
  v_14764 <- eval (ugt v_14762 v_14763)
  v_14765 <- eval (mux v_14764 v_14762 v_14763)
  v_14766 <- eval (extract v_14743 80 96)
  v_14767 <- eval (extract v_14746 80 96)
  v_14768 <- eval (ugt v_14766 v_14767)
  v_14769 <- eval (mux v_14768 v_14766 v_14767)
  v_14770 <- eval (extract v_14743 96 112)
  v_14771 <- eval (extract v_14746 96 112)
  v_14772 <- eval (ugt v_14770 v_14771)
  v_14773 <- eval (mux v_14772 v_14770 v_14771)
  v_14774 <- eval (extract v_14743 112 128)
  v_14775 <- eval (extract v_14746 112 128)
  v_14776 <- eval (ugt v_14774 v_14775)
  v_14777 <- eval (mux v_14776 v_14774 v_14775)
  v_14778 <- eval (concat v_14773 v_14777)
  v_14779 <- eval (concat v_14769 v_14778)
  v_14780 <- eval (concat v_14765 v_14779)
  v_14781 <- eval (concat v_14761 v_14780)
  v_14782 <- eval (concat v_14757 v_14781)
  v_14783 <- eval (concat v_14753 v_14782)
  v_14784 <- eval (concat v_14749 v_14783)
  setRegister (v_2946 : Xmm) v_14784
==========================================
pminsb_X86-SYNTAX (v_2954 : Mem) (v_2955 : Xmm)
  v_14786 <- getRegister (v_2955 : Xmm)
  v_14787 <- eval (extract v_14786 0 8)
  v_14788 <- evaluateAddress (v_2954 : Mem)
  v_14789 <- load v_14788 16
  v_14790 <- eval (extract v_14789 0 8)
  v_14791 <- eval (slt v_14787 v_14790)
  v_14792 <- eval (mux v_14791 v_14787 v_14790)
  v_14793 <- eval (extract v_14786 8 16)
  v_14794 <- eval (extract v_14789 8 16)
  v_14795 <- eval (slt v_14793 v_14794)
  v_14796 <- eval (mux v_14795 v_14793 v_14794)
  v_14797 <- eval (extract v_14786 16 24)
  v_14798 <- eval (extract v_14789 16 24)
  v_14799 <- eval (slt v_14797 v_14798)
  v_14800 <- eval (mux v_14799 v_14797 v_14798)
  v_14801 <- eval (extract v_14786 24 32)
  v_14802 <- eval (extract v_14789 24 32)
  v_14803 <- eval (slt v_14801 v_14802)
  v_14804 <- eval (mux v_14803 v_14801 v_14802)
  v_14805 <- eval (extract v_14786 32 40)
  v_14806 <- eval (extract v_14789 32 40)
  v_14807 <- eval (slt v_14805 v_14806)
  v_14808 <- eval (mux v_14807 v_14805 v_14806)
  v_14809 <- eval (extract v_14786 40 48)
  v_14810 <- eval (extract v_14789 40 48)
  v_14811 <- eval (slt v_14809 v_14810)
  v_14812 <- eval (mux v_14811 v_14809 v_14810)
  v_14813 <- eval (extract v_14786 48 56)
  v_14814 <- eval (extract v_14789 48 56)
  v_14815 <- eval (slt v_14813 v_14814)
  v_14816 <- eval (mux v_14815 v_14813 v_14814)
  v_14817 <- eval (extract v_14786 56 64)
  v_14818 <- eval (extract v_14789 56 64)
  v_14819 <- eval (slt v_14817 v_14818)
  v_14820 <- eval (mux v_14819 v_14817 v_14818)
  v_14821 <- eval (extract v_14786 64 72)
  v_14822 <- eval (extract v_14789 64 72)
  v_14823 <- eval (slt v_14821 v_14822)
  v_14824 <- eval (mux v_14823 v_14821 v_14822)
  v_14825 <- eval (extract v_14786 72 80)
  v_14826 <- eval (extract v_14789 72 80)
  v_14827 <- eval (slt v_14825 v_14826)
  v_14828 <- eval (mux v_14827 v_14825 v_14826)
  v_14829 <- eval (extract v_14786 80 88)
  v_14830 <- eval (extract v_14789 80 88)
  v_14831 <- eval (slt v_14829 v_14830)
  v_14832 <- eval (mux v_14831 v_14829 v_14830)
  v_14833 <- eval (extract v_14786 88 96)
  v_14834 <- eval (extract v_14789 88 96)
  v_14835 <- eval (slt v_14833 v_14834)
  v_14836 <- eval (mux v_14835 v_14833 v_14834)
  v_14837 <- eval (extract v_14786 96 104)
  v_14838 <- eval (extract v_14789 96 104)
  v_14839 <- eval (slt v_14837 v_14838)
  v_14840 <- eval (mux v_14839 v_14837 v_14838)
  v_14841 <- eval (extract v_14786 104 112)
  v_14842 <- eval (extract v_14789 104 112)
  v_14843 <- eval (slt v_14841 v_14842)
  v_14844 <- eval (mux v_14843 v_14841 v_14842)
  v_14845 <- eval (extract v_14786 112 120)
  v_14846 <- eval (extract v_14789 112 120)
  v_14847 <- eval (slt v_14845 v_14846)
  v_14848 <- eval (mux v_14847 v_14845 v_14846)
  v_14849 <- eval (extract v_14786 120 128)
  v_14850 <- eval (extract v_14789 120 128)
  v_14851 <- eval (slt v_14849 v_14850)
  v_14852 <- eval (mux v_14851 v_14849 v_14850)
  v_14853 <- eval (concat v_14848 v_14852)
  v_14854 <- eval (concat v_14844 v_14853)
  v_14855 <- eval (concat v_14840 v_14854)
  v_14856 <- eval (concat v_14836 v_14855)
  v_14857 <- eval (concat v_14832 v_14856)
  v_14858 <- eval (concat v_14828 v_14857)
  v_14859 <- eval (concat v_14824 v_14858)
  v_14860 <- eval (concat v_14820 v_14859)
  v_14861 <- eval (concat v_14816 v_14860)
  v_14862 <- eval (concat v_14812 v_14861)
  v_14863 <- eval (concat v_14808 v_14862)
  v_14864 <- eval (concat v_14804 v_14863)
  v_14865 <- eval (concat v_14800 v_14864)
  v_14866 <- eval (concat v_14796 v_14865)
  v_14867 <- eval (concat v_14792 v_14866)
  setRegister (v_2955 : Xmm) v_14867
==========================================
pminsd_X86-SYNTAX (v_2963 : Mem) (v_2964 : Xmm)
  v_14869 <- getRegister (v_2964 : Xmm)
  v_14870 <- eval (extract v_14869 0 32)
  v_14871 <- evaluateAddress (v_2963 : Mem)
  v_14872 <- load v_14871 16
  v_14873 <- eval (extract v_14872 0 32)
  v_14874 <- eval (slt v_14870 v_14873)
  v_14875 <- eval (mux v_14874 v_14870 v_14873)
  v_14876 <- eval (extract v_14869 32 64)
  v_14877 <- eval (extract v_14872 32 64)
  v_14878 <- eval (slt v_14876 v_14877)
  v_14879 <- eval (mux v_14878 v_14876 v_14877)
  v_14880 <- eval (extract v_14869 64 96)
  v_14881 <- eval (extract v_14872 64 96)
  v_14882 <- eval (slt v_14880 v_14881)
  v_14883 <- eval (mux v_14882 v_14880 v_14881)
  v_14884 <- eval (extract v_14869 96 128)
  v_14885 <- eval (extract v_14872 96 128)
  v_14886 <- eval (slt v_14884 v_14885)
  v_14887 <- eval (mux v_14886 v_14884 v_14885)
  v_14888 <- eval (concat v_14883 v_14887)
  v_14889 <- eval (concat v_14879 v_14888)
  v_14890 <- eval (concat v_14875 v_14889)
  setRegister (v_2964 : Xmm) v_14890
==========================================
pminsw_X86-SYNTAX (v_2972 : Mem) (v_2973 : Xmm)
  v_14892 <- getRegister (v_2973 : Xmm)
  v_14893 <- eval (extract v_14892 0 16)
  v_14894 <- evaluateAddress (v_2972 : Mem)
  v_14895 <- load v_14894 16
  v_14896 <- eval (extract v_14895 0 16)
  v_14897 <- eval (slt v_14893 v_14896)
  v_14898 <- eval (mux v_14897 v_14893 v_14896)
  v_14899 <- eval (extract v_14892 16 32)
  v_14900 <- eval (extract v_14895 16 32)
  v_14901 <- eval (slt v_14899 v_14900)
  v_14902 <- eval (mux v_14901 v_14899 v_14900)
  v_14903 <- eval (extract v_14892 32 48)
  v_14904 <- eval (extract v_14895 32 48)
  v_14905 <- eval (slt v_14903 v_14904)
  v_14906 <- eval (mux v_14905 v_14903 v_14904)
  v_14907 <- eval (extract v_14892 48 64)
  v_14908 <- eval (extract v_14895 48 64)
  v_14909 <- eval (slt v_14907 v_14908)
  v_14910 <- eval (mux v_14909 v_14907 v_14908)
  v_14911 <- eval (extract v_14892 64 80)
  v_14912 <- eval (extract v_14895 64 80)
  v_14913 <- eval (slt v_14911 v_14912)
  v_14914 <- eval (mux v_14913 v_14911 v_14912)
  v_14915 <- eval (extract v_14892 80 96)
  v_14916 <- eval (extract v_14895 80 96)
  v_14917 <- eval (slt v_14915 v_14916)
  v_14918 <- eval (mux v_14917 v_14915 v_14916)
  v_14919 <- eval (extract v_14892 96 112)
  v_14920 <- eval (extract v_14895 96 112)
  v_14921 <- eval (slt v_14919 v_14920)
  v_14922 <- eval (mux v_14921 v_14919 v_14920)
  v_14923 <- eval (extract v_14892 112 128)
  v_14924 <- eval (extract v_14895 112 128)
  v_14925 <- eval (slt v_14923 v_14924)
  v_14926 <- eval (mux v_14925 v_14923 v_14924)
  v_14927 <- eval (concat v_14922 v_14926)
  v_14928 <- eval (concat v_14918 v_14927)
  v_14929 <- eval (concat v_14914 v_14928)
  v_14930 <- eval (concat v_14910 v_14929)
  v_14931 <- eval (concat v_14906 v_14930)
  v_14932 <- eval (concat v_14902 v_14931)
  v_14933 <- eval (concat v_14898 v_14932)
  setRegister (v_2973 : Xmm) v_14933
==========================================
pminub_X86-SYNTAX (v_2981 : Mem) (v_2982 : Xmm)
  v_14935 <- getRegister (v_2982 : Xmm)
  v_14936 <- eval (extract v_14935 0 8)
  v_14937 <- evaluateAddress (v_2981 : Mem)
  v_14938 <- load v_14937 16
  v_14939 <- eval (extract v_14938 0 8)
  v_14940 <- eval (ult v_14936 v_14939)
  v_14941 <- eval (mux v_14940 v_14936 v_14939)
  v_14942 <- eval (extract v_14935 8 16)
  v_14943 <- eval (extract v_14938 8 16)
  v_14944 <- eval (ult v_14942 v_14943)
  v_14945 <- eval (mux v_14944 v_14942 v_14943)
  v_14946 <- eval (extract v_14935 16 24)
  v_14947 <- eval (extract v_14938 16 24)
  v_14948 <- eval (ult v_14946 v_14947)
  v_14949 <- eval (mux v_14948 v_14946 v_14947)
  v_14950 <- eval (extract v_14935 24 32)
  v_14951 <- eval (extract v_14938 24 32)
  v_14952 <- eval (ult v_14950 v_14951)
  v_14953 <- eval (mux v_14952 v_14950 v_14951)
  v_14954 <- eval (extract v_14935 32 40)
  v_14955 <- eval (extract v_14938 32 40)
  v_14956 <- eval (ult v_14954 v_14955)
  v_14957 <- eval (mux v_14956 v_14954 v_14955)
  v_14958 <- eval (extract v_14935 40 48)
  v_14959 <- eval (extract v_14938 40 48)
  v_14960 <- eval (ult v_14958 v_14959)
  v_14961 <- eval (mux v_14960 v_14958 v_14959)
  v_14962 <- eval (extract v_14935 48 56)
  v_14963 <- eval (extract v_14938 48 56)
  v_14964 <- eval (ult v_14962 v_14963)
  v_14965 <- eval (mux v_14964 v_14962 v_14963)
  v_14966 <- eval (extract v_14935 56 64)
  v_14967 <- eval (extract v_14938 56 64)
  v_14968 <- eval (ult v_14966 v_14967)
  v_14969 <- eval (mux v_14968 v_14966 v_14967)
  v_14970 <- eval (extract v_14935 64 72)
  v_14971 <- eval (extract v_14938 64 72)
  v_14972 <- eval (ult v_14970 v_14971)
  v_14973 <- eval (mux v_14972 v_14970 v_14971)
  v_14974 <- eval (extract v_14935 72 80)
  v_14975 <- eval (extract v_14938 72 80)
  v_14976 <- eval (ult v_14974 v_14975)
  v_14977 <- eval (mux v_14976 v_14974 v_14975)
  v_14978 <- eval (extract v_14935 80 88)
  v_14979 <- eval (extract v_14938 80 88)
  v_14980 <- eval (ult v_14978 v_14979)
  v_14981 <- eval (mux v_14980 v_14978 v_14979)
  v_14982 <- eval (extract v_14935 88 96)
  v_14983 <- eval (extract v_14938 88 96)
  v_14984 <- eval (ult v_14982 v_14983)
  v_14985 <- eval (mux v_14984 v_14982 v_14983)
  v_14986 <- eval (extract v_14935 96 104)
  v_14987 <- eval (extract v_14938 96 104)
  v_14988 <- eval (ult v_14986 v_14987)
  v_14989 <- eval (mux v_14988 v_14986 v_14987)
  v_14990 <- eval (extract v_14935 104 112)
  v_14991 <- eval (extract v_14938 104 112)
  v_14992 <- eval (ult v_14990 v_14991)
  v_14993 <- eval (mux v_14992 v_14990 v_14991)
  v_14994 <- eval (extract v_14935 112 120)
  v_14995 <- eval (extract v_14938 112 120)
  v_14996 <- eval (ult v_14994 v_14995)
  v_14997 <- eval (mux v_14996 v_14994 v_14995)
  v_14998 <- eval (extract v_14935 120 128)
  v_14999 <- eval (extract v_14938 120 128)
  v_15000 <- eval (ult v_14998 v_14999)
  v_15001 <- eval (mux v_15000 v_14998 v_14999)
  v_15002 <- eval (concat v_14997 v_15001)
  v_15003 <- eval (concat v_14993 v_15002)
  v_15004 <- eval (concat v_14989 v_15003)
  v_15005 <- eval (concat v_14985 v_15004)
  v_15006 <- eval (concat v_14981 v_15005)
  v_15007 <- eval (concat v_14977 v_15006)
  v_15008 <- eval (concat v_14973 v_15007)
  v_15009 <- eval (concat v_14969 v_15008)
  v_15010 <- eval (concat v_14965 v_15009)
  v_15011 <- eval (concat v_14961 v_15010)
  v_15012 <- eval (concat v_14957 v_15011)
  v_15013 <- eval (concat v_14953 v_15012)
  v_15014 <- eval (concat v_14949 v_15013)
  v_15015 <- eval (concat v_14945 v_15014)
  v_15016 <- eval (concat v_14941 v_15015)
  setRegister (v_2982 : Xmm) v_15016
==========================================
pminud_X86-SYNTAX (v_2990 : Mem) (v_2991 : Xmm)
  v_15018 <- getRegister (v_2991 : Xmm)
  v_15019 <- eval (extract v_15018 0 32)
  v_15020 <- evaluateAddress (v_2990 : Mem)
  v_15021 <- load v_15020 16
  v_15022 <- eval (extract v_15021 0 32)
  v_15023 <- eval (ult v_15019 v_15022)
  v_15024 <- eval (mux v_15023 v_15019 v_15022)
  v_15025 <- eval (extract v_15018 32 64)
  v_15026 <- eval (extract v_15021 32 64)
  v_15027 <- eval (ult v_15025 v_15026)
  v_15028 <- eval (mux v_15027 v_15025 v_15026)
  v_15029 <- eval (extract v_15018 64 96)
  v_15030 <- eval (extract v_15021 64 96)
  v_15031 <- eval (ult v_15029 v_15030)
  v_15032 <- eval (mux v_15031 v_15029 v_15030)
  v_15033 <- eval (extract v_15018 96 128)
  v_15034 <- eval (extract v_15021 96 128)
  v_15035 <- eval (ult v_15033 v_15034)
  v_15036 <- eval (mux v_15035 v_15033 v_15034)
  v_15037 <- eval (concat v_15032 v_15036)
  v_15038 <- eval (concat v_15028 v_15037)
  v_15039 <- eval (concat v_15024 v_15038)
  setRegister (v_2991 : Xmm) v_15039
==========================================
pminuw_X86-SYNTAX (v_2999 : Mem) (v_3000 : Xmm)
  v_15041 <- getRegister (v_3000 : Xmm)
  v_15042 <- eval (extract v_15041 0 16)
  v_15043 <- evaluateAddress (v_2999 : Mem)
  v_15044 <- load v_15043 16
  v_15045 <- eval (extract v_15044 0 16)
  v_15046 <- eval (ult v_15042 v_15045)
  v_15047 <- eval (mux v_15046 v_15042 v_15045)
  v_15048 <- eval (extract v_15041 16 32)
  v_15049 <- eval (extract v_15044 16 32)
  v_15050 <- eval (ult v_15048 v_15049)
  v_15051 <- eval (mux v_15050 v_15048 v_15049)
  v_15052 <- eval (extract v_15041 32 48)
  v_15053 <- eval (extract v_15044 32 48)
  v_15054 <- eval (ult v_15052 v_15053)
  v_15055 <- eval (mux v_15054 v_15052 v_15053)
  v_15056 <- eval (extract v_15041 48 64)
  v_15057 <- eval (extract v_15044 48 64)
  v_15058 <- eval (ult v_15056 v_15057)
  v_15059 <- eval (mux v_15058 v_15056 v_15057)
  v_15060 <- eval (extract v_15041 64 80)
  v_15061 <- eval (extract v_15044 64 80)
  v_15062 <- eval (ult v_15060 v_15061)
  v_15063 <- eval (mux v_15062 v_15060 v_15061)
  v_15064 <- eval (extract v_15041 80 96)
  v_15065 <- eval (extract v_15044 80 96)
  v_15066 <- eval (ult v_15064 v_15065)
  v_15067 <- eval (mux v_15066 v_15064 v_15065)
  v_15068 <- eval (extract v_15041 96 112)
  v_15069 <- eval (extract v_15044 96 112)
  v_15070 <- eval (ult v_15068 v_15069)
  v_15071 <- eval (mux v_15070 v_15068 v_15069)
  v_15072 <- eval (extract v_15041 112 128)
  v_15073 <- eval (extract v_15044 112 128)
  v_15074 <- eval (ult v_15072 v_15073)
  v_15075 <- eval (mux v_15074 v_15072 v_15073)
  v_15076 <- eval (concat v_15071 v_15075)
  v_15077 <- eval (concat v_15067 v_15076)
  v_15078 <- eval (concat v_15063 v_15077)
  v_15079 <- eval (concat v_15059 v_15078)
  v_15080 <- eval (concat v_15055 v_15079)
  v_15081 <- eval (concat v_15051 v_15080)
  v_15082 <- eval (concat v_15047 v_15081)
  setRegister (v_3000 : Xmm) v_15082
==========================================
pmovsxbd_X86-SYNTAX (v_3018 : Mem) (v_3019 : Xmm)
  v_15084 <- evaluateAddress (v_3018 : Mem)
  v_15085 <- load v_15084 4
  v_15086 <- eval (extract v_15085 0 8)
  v_15087 <- eval (svalueMInt v_15086)
  v_15088 <- eval (mi 32 v_15087)
  v_15089 <- eval (extract v_15085 8 16)
  v_15090 <- eval (svalueMInt v_15089)
  v_15091 <- eval (mi 32 v_15090)
  v_15092 <- eval (extract v_15085 16 24)
  v_15093 <- eval (svalueMInt v_15092)
  v_15094 <- eval (mi 32 v_15093)
  v_15095 <- eval (extract v_15085 24 32)
  v_15096 <- eval (svalueMInt v_15095)
  v_15097 <- eval (mi 32 v_15096)
  v_15098 <- eval (concat v_15094 v_15097)
  v_15099 <- eval (concat v_15091 v_15098)
  v_15100 <- eval (concat v_15088 v_15099)
  setRegister (v_3019 : Xmm) v_15100
==========================================
pmovsxbq_X86-SYNTAX (v_3027 : Mem) (v_3028 : Xmm)
  v_15102 <- evaluateAddress (v_3027 : Mem)
  v_15103 <- load v_15102 2
  v_15104 <- eval (extract v_15103 0 8)
  v_15105 <- eval (svalueMInt v_15104)
  v_15106 <- eval (mi 64 v_15105)
  v_15107 <- eval (extract v_15103 8 16)
  v_15108 <- eval (svalueMInt v_15107)
  v_15109 <- eval (mi 64 v_15108)
  v_15110 <- eval (concat v_15106 v_15109)
  setRegister (v_3028 : Xmm) v_15110
==========================================
pmovsxbw_X86-SYNTAX (v_3036 : Mem) (v_3037 : Xmm)
  v_15112 <- evaluateAddress (v_3036 : Mem)
  v_15113 <- load v_15112 8
  v_15114 <- eval (extract v_15113 0 8)
  v_15115 <- eval (svalueMInt v_15114)
  v_15116 <- eval (mi 16 v_15115)
  v_15117 <- eval (extract v_15113 8 16)
  v_15118 <- eval (svalueMInt v_15117)
  v_15119 <- eval (mi 16 v_15118)
  v_15120 <- eval (extract v_15113 16 24)
  v_15121 <- eval (svalueMInt v_15120)
  v_15122 <- eval (mi 16 v_15121)
  v_15123 <- eval (extract v_15113 24 32)
  v_15124 <- eval (svalueMInt v_15123)
  v_15125 <- eval (mi 16 v_15124)
  v_15126 <- eval (extract v_15113 32 40)
  v_15127 <- eval (svalueMInt v_15126)
  v_15128 <- eval (mi 16 v_15127)
  v_15129 <- eval (extract v_15113 40 48)
  v_15130 <- eval (svalueMInt v_15129)
  v_15131 <- eval (mi 16 v_15130)
  v_15132 <- eval (extract v_15113 48 56)
  v_15133 <- eval (svalueMInt v_15132)
  v_15134 <- eval (mi 16 v_15133)
  v_15135 <- eval (extract v_15113 56 64)
  v_15136 <- eval (svalueMInt v_15135)
  v_15137 <- eval (mi 16 v_15136)
  v_15138 <- eval (concat v_15134 v_15137)
  v_15139 <- eval (concat v_15131 v_15138)
  v_15140 <- eval (concat v_15128 v_15139)
  v_15141 <- eval (concat v_15125 v_15140)
  v_15142 <- eval (concat v_15122 v_15141)
  v_15143 <- eval (concat v_15119 v_15142)
  v_15144 <- eval (concat v_15116 v_15143)
  setRegister (v_3037 : Xmm) v_15144
==========================================
pmovsxdq_X86-SYNTAX (v_3045 : Mem) (v_3046 : Xmm)
  v_15146 <- evaluateAddress (v_3045 : Mem)
  v_15147 <- load v_15146 8
  v_15148 <- eval (extract v_15147 0 32)
  v_15149 <- eval (svalueMInt v_15148)
  v_15150 <- eval (mi 64 v_15149)
  v_15151 <- eval (extract v_15147 32 64)
  v_15152 <- eval (svalueMInt v_15151)
  v_15153 <- eval (mi 64 v_15152)
  v_15154 <- eval (concat v_15150 v_15153)
  setRegister (v_3046 : Xmm) v_15154
==========================================
pmovsxwd_X86-SYNTAX (v_3054 : Mem) (v_3055 : Xmm)
  v_15156 <- evaluateAddress (v_3054 : Mem)
  v_15157 <- load v_15156 8
  v_15158 <- eval (extract v_15157 0 16)
  v_15159 <- eval (svalueMInt v_15158)
  v_15160 <- eval (mi 32 v_15159)
  v_15161 <- eval (extract v_15157 16 32)
  v_15162 <- eval (svalueMInt v_15161)
  v_15163 <- eval (mi 32 v_15162)
  v_15164 <- eval (extract v_15157 32 48)
  v_15165 <- eval (svalueMInt v_15164)
  v_15166 <- eval (mi 32 v_15165)
  v_15167 <- eval (extract v_15157 48 64)
  v_15168 <- eval (svalueMInt v_15167)
  v_15169 <- eval (mi 32 v_15168)
  v_15170 <- eval (concat v_15166 v_15169)
  v_15171 <- eval (concat v_15163 v_15170)
  v_15172 <- eval (concat v_15160 v_15171)
  setRegister (v_3055 : Xmm) v_15172
==========================================
pmovsxwq_X86-SYNTAX (v_3063 : Mem) (v_3064 : Xmm)
  v_15174 <- evaluateAddress (v_3063 : Mem)
  v_15175 <- load v_15174 4
  v_15176 <- eval (extract v_15175 0 16)
  v_15177 <- eval (svalueMInt v_15176)
  v_15178 <- eval (mi 64 v_15177)
  v_15179 <- eval (extract v_15175 16 32)
  v_15180 <- eval (svalueMInt v_15179)
  v_15181 <- eval (mi 64 v_15180)
  v_15182 <- eval (concat v_15178 v_15181)
  setRegister (v_3064 : Xmm) v_15182
==========================================
pmovzxbd_X86-SYNTAX (v_3072 : Mem) (v_3073 : Xmm)
  v_15184 <- evaluateAddress (v_3072 : Mem)
  v_15185 <- load v_15184 4
  v_15186 <- eval (extract v_15185 0 8)
  v_15187 <- eval (extract v_15185 8 16)
  v_15188 <- eval (extract v_15185 16 24)
  v_15189 <- eval (extract v_15185 24 32)
  v_15190 <- eval (concat (bv_nat 24 0) v_15189)
  v_15191 <- eval (concat v_15188 v_15190)
  v_15192 <- eval (concat (bv_nat 24 0) v_15191)
  v_15193 <- eval (concat v_15187 v_15192)
  v_15194 <- eval (concat (bv_nat 24 0) v_15193)
  v_15195 <- eval (concat v_15186 v_15194)
  v_15196 <- eval (concat (bv_nat 24 0) v_15195)
  setRegister (v_3073 : Xmm) v_15196
==========================================
pmovzxbq_X86-SYNTAX (v_3081 : Mem) (v_3082 : Xmm)
  v_15198 <- evaluateAddress (v_3081 : Mem)
  v_15199 <- load v_15198 2
  v_15200 <- eval (extract v_15199 0 8)
  v_15201 <- eval (extract v_15199 8 16)
  v_15202 <- eval (concat (bv_nat 56 0) v_15201)
  v_15203 <- eval (concat v_15200 v_15202)
  v_15204 <- eval (concat (bv_nat 56 0) v_15203)
  setRegister (v_3082 : Xmm) v_15204
==========================================
pmovzxbw_X86-SYNTAX (v_3090 : Mem) (v_3091 : Xmm)
  v_15206 <- evaluateAddress (v_3090 : Mem)
  v_15207 <- load v_15206 8
  v_15208 <- eval (extract v_15207 0 8)
  v_15209 <- eval (extract v_15207 8 16)
  v_15210 <- eval (extract v_15207 16 24)
  v_15211 <- eval (extract v_15207 24 32)
  v_15212 <- eval (extract v_15207 32 40)
  v_15213 <- eval (extract v_15207 40 48)
  v_15214 <- eval (extract v_15207 48 56)
  v_15215 <- eval (extract v_15207 56 64)
  v_15216 <- eval (concat (bv_nat 8 0) v_15215)
  v_15217 <- eval (concat v_15214 v_15216)
  v_15218 <- eval (concat (bv_nat 8 0) v_15217)
  v_15219 <- eval (concat v_15213 v_15218)
  v_15220 <- eval (concat (bv_nat 8 0) v_15219)
  v_15221 <- eval (concat v_15212 v_15220)
  v_15222 <- eval (concat (bv_nat 8 0) v_15221)
  v_15223 <- eval (concat v_15211 v_15222)
  v_15224 <- eval (concat (bv_nat 8 0) v_15223)
  v_15225 <- eval (concat v_15210 v_15224)
  v_15226 <- eval (concat (bv_nat 8 0) v_15225)
  v_15227 <- eval (concat v_15209 v_15226)
  v_15228 <- eval (concat (bv_nat 8 0) v_15227)
  v_15229 <- eval (concat v_15208 v_15228)
  v_15230 <- eval (concat (bv_nat 8 0) v_15229)
  setRegister (v_3091 : Xmm) v_15230
==========================================
pmovzxdq_X86-SYNTAX (v_3099 : Mem) (v_3100 : Xmm)
  v_15232 <- evaluateAddress (v_3099 : Mem)
  v_15233 <- load v_15232 8
  v_15234 <- eval (extract v_15233 0 32)
  v_15235 <- eval (extract v_15233 32 64)
  v_15236 <- eval (concat (bv_nat 32 0) v_15235)
  v_15237 <- eval (concat v_15234 v_15236)
  v_15238 <- eval (concat (bv_nat 32 0) v_15237)
  setRegister (v_3100 : Xmm) v_15238
==========================================
pmovzxwd_X86-SYNTAX (v_3108 : Mem) (v_3109 : Xmm)
  v_15240 <- evaluateAddress (v_3108 : Mem)
  v_15241 <- load v_15240 8
  v_15242 <- eval (extract v_15241 0 16)
  v_15243 <- eval (extract v_15241 16 32)
  v_15244 <- eval (extract v_15241 32 48)
  v_15245 <- eval (extract v_15241 48 64)
  v_15246 <- eval (concat (bv_nat 16 0) v_15245)
  v_15247 <- eval (concat v_15244 v_15246)
  v_15248 <- eval (concat (bv_nat 16 0) v_15247)
  v_15249 <- eval (concat v_15243 v_15248)
  v_15250 <- eval (concat (bv_nat 16 0) v_15249)
  v_15251 <- eval (concat v_15242 v_15250)
  v_15252 <- eval (concat (bv_nat 16 0) v_15251)
  setRegister (v_3109 : Xmm) v_15252
==========================================
pmovzxwq_X86-SYNTAX (v_3117 : Mem) (v_3118 : Xmm)
  v_15254 <- evaluateAddress (v_3117 : Mem)
  v_15255 <- load v_15254 4
  v_15256 <- eval (extract v_15255 0 16)
  v_15257 <- eval (extract v_15255 16 32)
  v_15258 <- eval (concat (bv_nat 48 0) v_15257)
  v_15259 <- eval (concat v_15256 v_15258)
  v_15260 <- eval (concat (bv_nat 48 0) v_15259)
  setRegister (v_3118 : Xmm) v_15260
==========================================
pmuldq_X86-SYNTAX (v_3126 : Mem) (v_3127 : Xmm)
  v_15262 <- getRegister (v_3127 : Xmm)
  v_15263 <- eval (extract v_15262 32 64)
  v_15264 <- eval (svalueMInt v_15263)
  v_15265 <- eval (mi 64 v_15264)
  v_15266 <- evaluateAddress (v_3126 : Mem)
  v_15267 <- load v_15266 16
  v_15268 <- eval (extract v_15267 32 64)
  v_15269 <- eval (svalueMInt v_15268)
  v_15270 <- eval (mi 64 v_15269)
  v_15271 <- eval (mul v_15265 v_15270)
  v_15272 <- eval (extract v_15262 96 128)
  v_15273 <- eval (svalueMInt v_15272)
  v_15274 <- eval (mi 64 v_15273)
  v_15275 <- eval (extract v_15267 96 128)
  v_15276 <- eval (svalueMInt v_15275)
  v_15277 <- eval (mi 64 v_15276)
  v_15278 <- eval (mul v_15274 v_15277)
  v_15279 <- eval (concat v_15271 v_15278)
  setRegister (v_3127 : Xmm) v_15279
==========================================
pmulhrsw_X86-SYNTAX (v_3135 : Mem) (v_3136 : Xmm)
  v_15281 <- getRegister (v_3136 : Xmm)
  v_15282 <- eval (extract v_15281 0 16)
  v_15283 <- eval (svalueMInt v_15282)
  v_15284 <- eval (mi 32 v_15283)
  v_15285 <- evaluateAddress (v_3135 : Mem)
  v_15286 <- load v_15285 16
  v_15287 <- eval (extract v_15286 0 16)
  v_15288 <- eval (svalueMInt v_15287)
  v_15289 <- eval (mi 32 v_15288)
  v_15290 <- eval (mul v_15284 v_15289)
  v_15291 <- eval (lshr v_15290 14)
  v_15292 <- eval (add v_15291 (bv_nat 32 1))
  v_15293 <- eval (extract v_15292 15 31)
  v_15294 <- eval (extract v_15281 16 32)
  v_15295 <- eval (svalueMInt v_15294)
  v_15296 <- eval (mi 32 v_15295)
  v_15297 <- eval (extract v_15286 16 32)
  v_15298 <- eval (svalueMInt v_15297)
  v_15299 <- eval (mi 32 v_15298)
  v_15300 <- eval (mul v_15296 v_15299)
  v_15301 <- eval (lshr v_15300 14)
  v_15302 <- eval (add v_15301 (bv_nat 32 1))
  v_15303 <- eval (extract v_15302 15 31)
  v_15304 <- eval (extract v_15281 32 48)
  v_15305 <- eval (svalueMInt v_15304)
  v_15306 <- eval (mi 32 v_15305)
  v_15307 <- eval (extract v_15286 32 48)
  v_15308 <- eval (svalueMInt v_15307)
  v_15309 <- eval (mi 32 v_15308)
  v_15310 <- eval (mul v_15306 v_15309)
  v_15311 <- eval (lshr v_15310 14)
  v_15312 <- eval (add v_15311 (bv_nat 32 1))
  v_15313 <- eval (extract v_15312 15 31)
  v_15314 <- eval (extract v_15281 48 64)
  v_15315 <- eval (svalueMInt v_15314)
  v_15316 <- eval (mi 32 v_15315)
  v_15317 <- eval (extract v_15286 48 64)
  v_15318 <- eval (svalueMInt v_15317)
  v_15319 <- eval (mi 32 v_15318)
  v_15320 <- eval (mul v_15316 v_15319)
  v_15321 <- eval (lshr v_15320 14)
  v_15322 <- eval (add v_15321 (bv_nat 32 1))
  v_15323 <- eval (extract v_15322 15 31)
  v_15324 <- eval (extract v_15281 64 80)
  v_15325 <- eval (svalueMInt v_15324)
  v_15326 <- eval (mi 32 v_15325)
  v_15327 <- eval (extract v_15286 64 80)
  v_15328 <- eval (svalueMInt v_15327)
  v_15329 <- eval (mi 32 v_15328)
  v_15330 <- eval (mul v_15326 v_15329)
  v_15331 <- eval (lshr v_15330 14)
  v_15332 <- eval (add v_15331 (bv_nat 32 1))
  v_15333 <- eval (extract v_15332 15 31)
  v_15334 <- eval (extract v_15281 80 96)
  v_15335 <- eval (svalueMInt v_15334)
  v_15336 <- eval (mi 32 v_15335)
  v_15337 <- eval (extract v_15286 80 96)
  v_15338 <- eval (svalueMInt v_15337)
  v_15339 <- eval (mi 32 v_15338)
  v_15340 <- eval (mul v_15336 v_15339)
  v_15341 <- eval (lshr v_15340 14)
  v_15342 <- eval (add v_15341 (bv_nat 32 1))
  v_15343 <- eval (extract v_15342 15 31)
  v_15344 <- eval (extract v_15281 96 112)
  v_15345 <- eval (svalueMInt v_15344)
  v_15346 <- eval (mi 32 v_15345)
  v_15347 <- eval (extract v_15286 96 112)
  v_15348 <- eval (svalueMInt v_15347)
  v_15349 <- eval (mi 32 v_15348)
  v_15350 <- eval (mul v_15346 v_15349)
  v_15351 <- eval (lshr v_15350 14)
  v_15352 <- eval (add v_15351 (bv_nat 32 1))
  v_15353 <- eval (extract v_15352 15 31)
  v_15354 <- eval (extract v_15281 112 128)
  v_15355 <- eval (svalueMInt v_15354)
  v_15356 <- eval (mi 32 v_15355)
  v_15357 <- eval (extract v_15286 112 128)
  v_15358 <- eval (svalueMInt v_15357)
  v_15359 <- eval (mi 32 v_15358)
  v_15360 <- eval (mul v_15356 v_15359)
  v_15361 <- eval (lshr v_15360 14)
  v_15362 <- eval (add v_15361 (bv_nat 32 1))
  v_15363 <- eval (extract v_15362 15 31)
  v_15364 <- eval (concat v_15353 v_15363)
  v_15365 <- eval (concat v_15343 v_15364)
  v_15366 <- eval (concat v_15333 v_15365)
  v_15367 <- eval (concat v_15323 v_15366)
  v_15368 <- eval (concat v_15313 v_15367)
  v_15369 <- eval (concat v_15303 v_15368)
  v_15370 <- eval (concat v_15293 v_15369)
  setRegister (v_3136 : Xmm) v_15370
==========================================
pmulhuw_X86-SYNTAX (v_3144 : Mem) (v_3145 : Xmm)
  v_15372 <- getRegister (v_3145 : Xmm)
  v_15373 <- eval (extract v_15372 0 16)
  v_15374 <- eval (concat (bv_nat 16 0) v_15373)
  v_15375 <- evaluateAddress (v_3144 : Mem)
  v_15376 <- load v_15375 16
  v_15377 <- eval (extract v_15376 0 16)
  v_15378 <- eval (concat (bv_nat 16 0) v_15377)
  v_15379 <- eval (mul v_15374 v_15378)
  v_15380 <- eval (extract v_15379 0 16)
  v_15381 <- eval (extract v_15372 16 32)
  v_15382 <- eval (concat (bv_nat 16 0) v_15381)
  v_15383 <- eval (extract v_15376 16 32)
  v_15384 <- eval (concat (bv_nat 16 0) v_15383)
  v_15385 <- eval (mul v_15382 v_15384)
  v_15386 <- eval (extract v_15385 0 16)
  v_15387 <- eval (extract v_15372 32 48)
  v_15388 <- eval (concat (bv_nat 16 0) v_15387)
  v_15389 <- eval (extract v_15376 32 48)
  v_15390 <- eval (concat (bv_nat 16 0) v_15389)
  v_15391 <- eval (mul v_15388 v_15390)
  v_15392 <- eval (extract v_15391 0 16)
  v_15393 <- eval (extract v_15372 48 64)
  v_15394 <- eval (concat (bv_nat 16 0) v_15393)
  v_15395 <- eval (extract v_15376 48 64)
  v_15396 <- eval (concat (bv_nat 16 0) v_15395)
  v_15397 <- eval (mul v_15394 v_15396)
  v_15398 <- eval (extract v_15397 0 16)
  v_15399 <- eval (extract v_15372 64 80)
  v_15400 <- eval (concat (bv_nat 16 0) v_15399)
  v_15401 <- eval (extract v_15376 64 80)
  v_15402 <- eval (concat (bv_nat 16 0) v_15401)
  v_15403 <- eval (mul v_15400 v_15402)
  v_15404 <- eval (extract v_15403 0 16)
  v_15405 <- eval (extract v_15372 80 96)
  v_15406 <- eval (concat (bv_nat 16 0) v_15405)
  v_15407 <- eval (extract v_15376 80 96)
  v_15408 <- eval (concat (bv_nat 16 0) v_15407)
  v_15409 <- eval (mul v_15406 v_15408)
  v_15410 <- eval (extract v_15409 0 16)
  v_15411 <- eval (extract v_15372 96 112)
  v_15412 <- eval (concat (bv_nat 16 0) v_15411)
  v_15413 <- eval (extract v_15376 96 112)
  v_15414 <- eval (concat (bv_nat 16 0) v_15413)
  v_15415 <- eval (mul v_15412 v_15414)
  v_15416 <- eval (extract v_15415 0 16)
  v_15417 <- eval (extract v_15372 112 128)
  v_15418 <- eval (concat (bv_nat 16 0) v_15417)
  v_15419 <- eval (extract v_15376 112 128)
  v_15420 <- eval (concat (bv_nat 16 0) v_15419)
  v_15421 <- eval (mul v_15418 v_15420)
  v_15422 <- eval (extract v_15421 0 16)
  v_15423 <- eval (concat v_15416 v_15422)
  v_15424 <- eval (concat v_15410 v_15423)
  v_15425 <- eval (concat v_15404 v_15424)
  v_15426 <- eval (concat v_15398 v_15425)
  v_15427 <- eval (concat v_15392 v_15426)
  v_15428 <- eval (concat v_15386 v_15427)
  v_15429 <- eval (concat v_15380 v_15428)
  setRegister (v_3145 : Xmm) v_15429
==========================================
pmulhw_X86-SYNTAX (v_3153 : Mem) (v_3154 : Xmm)
  v_15431 <- getRegister (v_3154 : Xmm)
  v_15432 <- eval (extract v_15431 0 16)
  v_15433 <- eval (svalueMInt v_15432)
  v_15434 <- eval (mi 32 v_15433)
  v_15435 <- evaluateAddress (v_3153 : Mem)
  v_15436 <- load v_15435 16
  v_15437 <- eval (extract v_15436 0 16)
  v_15438 <- eval (svalueMInt v_15437)
  v_15439 <- eval (mi 32 v_15438)
  v_15440 <- eval (mul v_15434 v_15439)
  v_15441 <- eval (extract v_15440 0 16)
  v_15442 <- eval (extract v_15431 16 32)
  v_15443 <- eval (svalueMInt v_15442)
  v_15444 <- eval (mi 32 v_15443)
  v_15445 <- eval (extract v_15436 16 32)
  v_15446 <- eval (svalueMInt v_15445)
  v_15447 <- eval (mi 32 v_15446)
  v_15448 <- eval (mul v_15444 v_15447)
  v_15449 <- eval (extract v_15448 0 16)
  v_15450 <- eval (extract v_15431 32 48)
  v_15451 <- eval (svalueMInt v_15450)
  v_15452 <- eval (mi 32 v_15451)
  v_15453 <- eval (extract v_15436 32 48)
  v_15454 <- eval (svalueMInt v_15453)
  v_15455 <- eval (mi 32 v_15454)
  v_15456 <- eval (mul v_15452 v_15455)
  v_15457 <- eval (extract v_15456 0 16)
  v_15458 <- eval (extract v_15431 48 64)
  v_15459 <- eval (svalueMInt v_15458)
  v_15460 <- eval (mi 32 v_15459)
  v_15461 <- eval (extract v_15436 48 64)
  v_15462 <- eval (svalueMInt v_15461)
  v_15463 <- eval (mi 32 v_15462)
  v_15464 <- eval (mul v_15460 v_15463)
  v_15465 <- eval (extract v_15464 0 16)
  v_15466 <- eval (extract v_15431 64 80)
  v_15467 <- eval (svalueMInt v_15466)
  v_15468 <- eval (mi 32 v_15467)
  v_15469 <- eval (extract v_15436 64 80)
  v_15470 <- eval (svalueMInt v_15469)
  v_15471 <- eval (mi 32 v_15470)
  v_15472 <- eval (mul v_15468 v_15471)
  v_15473 <- eval (extract v_15472 0 16)
  v_15474 <- eval (extract v_15431 80 96)
  v_15475 <- eval (svalueMInt v_15474)
  v_15476 <- eval (mi 32 v_15475)
  v_15477 <- eval (extract v_15436 80 96)
  v_15478 <- eval (svalueMInt v_15477)
  v_15479 <- eval (mi 32 v_15478)
  v_15480 <- eval (mul v_15476 v_15479)
  v_15481 <- eval (extract v_15480 0 16)
  v_15482 <- eval (extract v_15431 96 112)
  v_15483 <- eval (svalueMInt v_15482)
  v_15484 <- eval (mi 32 v_15483)
  v_15485 <- eval (extract v_15436 96 112)
  v_15486 <- eval (svalueMInt v_15485)
  v_15487 <- eval (mi 32 v_15486)
  v_15488 <- eval (mul v_15484 v_15487)
  v_15489 <- eval (extract v_15488 0 16)
  v_15490 <- eval (extract v_15431 112 128)
  v_15491 <- eval (svalueMInt v_15490)
  v_15492 <- eval (mi 32 v_15491)
  v_15493 <- eval (extract v_15436 112 128)
  v_15494 <- eval (svalueMInt v_15493)
  v_15495 <- eval (mi 32 v_15494)
  v_15496 <- eval (mul v_15492 v_15495)
  v_15497 <- eval (extract v_15496 0 16)
  v_15498 <- eval (concat v_15489 v_15497)
  v_15499 <- eval (concat v_15481 v_15498)
  v_15500 <- eval (concat v_15473 v_15499)
  v_15501 <- eval (concat v_15465 v_15500)
  v_15502 <- eval (concat v_15457 v_15501)
  v_15503 <- eval (concat v_15449 v_15502)
  v_15504 <- eval (concat v_15441 v_15503)
  setRegister (v_3154 : Xmm) v_15504
==========================================
pmulld_X86-SYNTAX (v_3162 : Mem) (v_3163 : Xmm)
  v_15506 <- getRegister (v_3163 : Xmm)
  v_15507 <- eval (extract v_15506 0 32)
  v_15508 <- eval (svalueMInt v_15507)
  v_15509 <- eval (mi 64 v_15508)
  v_15510 <- evaluateAddress (v_3162 : Mem)
  v_15511 <- load v_15510 16
  v_15512 <- eval (extract v_15511 0 32)
  v_15513 <- eval (svalueMInt v_15512)
  v_15514 <- eval (mi 64 v_15513)
  v_15515 <- eval (mul v_15509 v_15514)
  v_15516 <- eval (extract v_15515 32 64)
  v_15517 <- eval (extract v_15506 32 64)
  v_15518 <- eval (svalueMInt v_15517)
  v_15519 <- eval (mi 64 v_15518)
  v_15520 <- eval (extract v_15511 32 64)
  v_15521 <- eval (svalueMInt v_15520)
  v_15522 <- eval (mi 64 v_15521)
  v_15523 <- eval (mul v_15519 v_15522)
  v_15524 <- eval (extract v_15523 32 64)
  v_15525 <- eval (extract v_15506 64 96)
  v_15526 <- eval (svalueMInt v_15525)
  v_15527 <- eval (mi 64 v_15526)
  v_15528 <- eval (extract v_15511 64 96)
  v_15529 <- eval (svalueMInt v_15528)
  v_15530 <- eval (mi 64 v_15529)
  v_15531 <- eval (mul v_15527 v_15530)
  v_15532 <- eval (extract v_15531 32 64)
  v_15533 <- eval (extract v_15506 96 128)
  v_15534 <- eval (svalueMInt v_15533)
  v_15535 <- eval (mi 64 v_15534)
  v_15536 <- eval (extract v_15511 96 128)
  v_15537 <- eval (svalueMInt v_15536)
  v_15538 <- eval (mi 64 v_15537)
  v_15539 <- eval (mul v_15535 v_15538)
  v_15540 <- eval (extract v_15539 32 64)
  v_15541 <- eval (concat v_15532 v_15540)
  v_15542 <- eval (concat v_15524 v_15541)
  v_15543 <- eval (concat v_15516 v_15542)
  setRegister (v_3163 : Xmm) v_15543
==========================================
pmullw_X86-SYNTAX (v_3171 : Mem) (v_3172 : Xmm)
  v_15545 <- getRegister (v_3172 : Xmm)
  v_15546 <- eval (extract v_15545 0 16)
  v_15547 <- eval (svalueMInt v_15546)
  v_15548 <- eval (mi 32 v_15547)
  v_15549 <- evaluateAddress (v_3171 : Mem)
  v_15550 <- load v_15549 16
  v_15551 <- eval (extract v_15550 0 16)
  v_15552 <- eval (svalueMInt v_15551)
  v_15553 <- eval (mi 32 v_15552)
  v_15554 <- eval (mul v_15548 v_15553)
  v_15555 <- eval (extract v_15554 16 32)
  v_15556 <- eval (extract v_15545 16 32)
  v_15557 <- eval (svalueMInt v_15556)
  v_15558 <- eval (mi 32 v_15557)
  v_15559 <- eval (extract v_15550 16 32)
  v_15560 <- eval (svalueMInt v_15559)
  v_15561 <- eval (mi 32 v_15560)
  v_15562 <- eval (mul v_15558 v_15561)
  v_15563 <- eval (extract v_15562 16 32)
  v_15564 <- eval (extract v_15545 32 48)
  v_15565 <- eval (svalueMInt v_15564)
  v_15566 <- eval (mi 32 v_15565)
  v_15567 <- eval (extract v_15550 32 48)
  v_15568 <- eval (svalueMInt v_15567)
  v_15569 <- eval (mi 32 v_15568)
  v_15570 <- eval (mul v_15566 v_15569)
  v_15571 <- eval (extract v_15570 16 32)
  v_15572 <- eval (extract v_15545 48 64)
  v_15573 <- eval (svalueMInt v_15572)
  v_15574 <- eval (mi 32 v_15573)
  v_15575 <- eval (extract v_15550 48 64)
  v_15576 <- eval (svalueMInt v_15575)
  v_15577 <- eval (mi 32 v_15576)
  v_15578 <- eval (mul v_15574 v_15577)
  v_15579 <- eval (extract v_15578 16 32)
  v_15580 <- eval (extract v_15545 64 80)
  v_15581 <- eval (svalueMInt v_15580)
  v_15582 <- eval (mi 32 v_15581)
  v_15583 <- eval (extract v_15550 64 80)
  v_15584 <- eval (svalueMInt v_15583)
  v_15585 <- eval (mi 32 v_15584)
  v_15586 <- eval (mul v_15582 v_15585)
  v_15587 <- eval (extract v_15586 16 32)
  v_15588 <- eval (extract v_15545 80 96)
  v_15589 <- eval (svalueMInt v_15588)
  v_15590 <- eval (mi 32 v_15589)
  v_15591 <- eval (extract v_15550 80 96)
  v_15592 <- eval (svalueMInt v_15591)
  v_15593 <- eval (mi 32 v_15592)
  v_15594 <- eval (mul v_15590 v_15593)
  v_15595 <- eval (extract v_15594 16 32)
  v_15596 <- eval (extract v_15545 96 112)
  v_15597 <- eval (svalueMInt v_15596)
  v_15598 <- eval (mi 32 v_15597)
  v_15599 <- eval (extract v_15550 96 112)
  v_15600 <- eval (svalueMInt v_15599)
  v_15601 <- eval (mi 32 v_15600)
  v_15602 <- eval (mul v_15598 v_15601)
  v_15603 <- eval (extract v_15602 16 32)
  v_15604 <- eval (extract v_15545 112 128)
  v_15605 <- eval (svalueMInt v_15604)
  v_15606 <- eval (mi 32 v_15605)
  v_15607 <- eval (extract v_15550 112 128)
  v_15608 <- eval (svalueMInt v_15607)
  v_15609 <- eval (mi 32 v_15608)
  v_15610 <- eval (mul v_15606 v_15609)
  v_15611 <- eval (extract v_15610 16 32)
  v_15612 <- eval (concat v_15603 v_15611)
  v_15613 <- eval (concat v_15595 v_15612)
  v_15614 <- eval (concat v_15587 v_15613)
  v_15615 <- eval (concat v_15579 v_15614)
  v_15616 <- eval (concat v_15571 v_15615)
  v_15617 <- eval (concat v_15563 v_15616)
  v_15618 <- eval (concat v_15555 v_15617)
  setRegister (v_3172 : Xmm) v_15618
==========================================
pmuludq_X86-SYNTAX (v_3180 : Mem) (v_3181 : Xmm)
  v_15620 <- getRegister (v_3181 : Xmm)
  v_15621 <- eval (extract v_15620 32 64)
  v_15622 <- eval (concat (bv_nat 32 0) v_15621)
  v_15623 <- evaluateAddress (v_3180 : Mem)
  v_15624 <- load v_15623 16
  v_15625 <- eval (extract v_15624 32 64)
  v_15626 <- eval (concat (bv_nat 32 0) v_15625)
  v_15627 <- eval (mul v_15622 v_15626)
  v_15628 <- eval (extract v_15620 96 128)
  v_15629 <- eval (concat (bv_nat 32 0) v_15628)
  v_15630 <- eval (extract v_15624 96 128)
  v_15631 <- eval (concat (bv_nat 32 0) v_15630)
  v_15632 <- eval (mul v_15629 v_15631)
  v_15633 <- eval (concat v_15627 v_15632)
  setRegister (v_3181 : Xmm) v_15633
==========================================
popcntl_X86-SYNTAX (v_3189 : Mem) (v_3190 : R32)
  v_15635 <- evaluateAddress (v_3189 : Mem)
  v_15636 <- load v_15635 4
  v_15637 <- eval (eq v_15636 (bv_nat 32 0))
  v_15638 <- eval (mux v_15637 (bv_nat 1 1) (bv_nat 1 0))
  v_15639 <- eval (extract v_15636 0 1)
  v_15640 <- eval (concat (bv_nat 1 0) v_15639)
  v_15641 <- eval (extract v_15636 1 2)
  v_15642 <- eval (concat (bv_nat 1 0) v_15641)
  v_15643 <- eval (add v_15640 v_15642)
  v_15644 <- eval (concat (bv_nat 2 0) v_15643)
  v_15645 <- eval (extract v_15636 2 3)
  v_15646 <- eval (concat (bv_nat 1 0) v_15645)
  v_15647 <- eval (extract v_15636 3 4)
  v_15648 <- eval (concat (bv_nat 1 0) v_15647)
  v_15649 <- eval (add v_15646 v_15648)
  v_15650 <- eval (concat (bv_nat 2 0) v_15649)
  v_15651 <- eval (add v_15644 v_15650)
  v_15652 <- eval (concat (bv_nat 4 0) v_15651)
  v_15653 <- eval (extract v_15636 4 5)
  v_15654 <- eval (concat (bv_nat 1 0) v_15653)
  v_15655 <- eval (extract v_15636 5 6)
  v_15656 <- eval (concat (bv_nat 1 0) v_15655)
  v_15657 <- eval (add v_15654 v_15656)
  v_15658 <- eval (concat (bv_nat 2 0) v_15657)
  v_15659 <- eval (extract v_15636 6 7)
  v_15660 <- eval (concat (bv_nat 1 0) v_15659)
  v_15661 <- eval (extract v_15636 7 8)
  v_15662 <- eval (concat (bv_nat 1 0) v_15661)
  v_15663 <- eval (add v_15660 v_15662)
  v_15664 <- eval (concat (bv_nat 2 0) v_15663)
  v_15665 <- eval (add v_15658 v_15664)
  v_15666 <- eval (concat (bv_nat 4 0) v_15665)
  v_15667 <- eval (add v_15652 v_15666)
  v_15668 <- eval (concat (bv_nat 8 0) v_15667)
  v_15669 <- eval (extract v_15636 8 9)
  v_15670 <- eval (concat (bv_nat 1 0) v_15669)
  v_15671 <- eval (extract v_15636 9 10)
  v_15672 <- eval (concat (bv_nat 1 0) v_15671)
  v_15673 <- eval (add v_15670 v_15672)
  v_15674 <- eval (concat (bv_nat 2 0) v_15673)
  v_15675 <- eval (extract v_15636 10 11)
  v_15676 <- eval (concat (bv_nat 1 0) v_15675)
  v_15677 <- eval (extract v_15636 11 12)
  v_15678 <- eval (concat (bv_nat 1 0) v_15677)
  v_15679 <- eval (add v_15676 v_15678)
  v_15680 <- eval (concat (bv_nat 2 0) v_15679)
  v_15681 <- eval (add v_15674 v_15680)
  v_15682 <- eval (concat (bv_nat 4 0) v_15681)
  v_15683 <- eval (extract v_15636 12 13)
  v_15684 <- eval (concat (bv_nat 1 0) v_15683)
  v_15685 <- eval (extract v_15636 13 14)
  v_15686 <- eval (concat (bv_nat 1 0) v_15685)
  v_15687 <- eval (add v_15684 v_15686)
  v_15688 <- eval (concat (bv_nat 2 0) v_15687)
  v_15689 <- eval (extract v_15636 14 15)
  v_15690 <- eval (concat (bv_nat 1 0) v_15689)
  v_15691 <- eval (extract v_15636 15 16)
  v_15692 <- eval (concat (bv_nat 1 0) v_15691)
  v_15693 <- eval (add v_15690 v_15692)
  v_15694 <- eval (concat (bv_nat 2 0) v_15693)
  v_15695 <- eval (add v_15688 v_15694)
  v_15696 <- eval (concat (bv_nat 4 0) v_15695)
  v_15697 <- eval (add v_15682 v_15696)
  v_15698 <- eval (concat (bv_nat 8 0) v_15697)
  v_15699 <- eval (add v_15668 v_15698)
  v_15700 <- eval (concat (bv_nat 16 0) v_15699)
  v_15701 <- eval (extract v_15636 16 17)
  v_15702 <- eval (concat (bv_nat 1 0) v_15701)
  v_15703 <- eval (extract v_15636 17 18)
  v_15704 <- eval (concat (bv_nat 1 0) v_15703)
  v_15705 <- eval (add v_15702 v_15704)
  v_15706 <- eval (concat (bv_nat 2 0) v_15705)
  v_15707 <- eval (extract v_15636 18 19)
  v_15708 <- eval (concat (bv_nat 1 0) v_15707)
  v_15709 <- eval (extract v_15636 19 20)
  v_15710 <- eval (concat (bv_nat 1 0) v_15709)
  v_15711 <- eval (add v_15708 v_15710)
  v_15712 <- eval (concat (bv_nat 2 0) v_15711)
  v_15713 <- eval (add v_15706 v_15712)
  v_15714 <- eval (concat (bv_nat 4 0) v_15713)
  v_15715 <- eval (extract v_15636 20 21)
  v_15716 <- eval (concat (bv_nat 1 0) v_15715)
  v_15717 <- eval (extract v_15636 21 22)
  v_15718 <- eval (concat (bv_nat 1 0) v_15717)
  v_15719 <- eval (add v_15716 v_15718)
  v_15720 <- eval (concat (bv_nat 2 0) v_15719)
  v_15721 <- eval (extract v_15636 22 23)
  v_15722 <- eval (concat (bv_nat 1 0) v_15721)
  v_15723 <- eval (extract v_15636 23 24)
  v_15724 <- eval (concat (bv_nat 1 0) v_15723)
  v_15725 <- eval (add v_15722 v_15724)
  v_15726 <- eval (concat (bv_nat 2 0) v_15725)
  v_15727 <- eval (add v_15720 v_15726)
  v_15728 <- eval (concat (bv_nat 4 0) v_15727)
  v_15729 <- eval (add v_15714 v_15728)
  v_15730 <- eval (concat (bv_nat 8 0) v_15729)
  v_15731 <- eval (extract v_15636 24 25)
  v_15732 <- eval (concat (bv_nat 1 0) v_15731)
  v_15733 <- eval (extract v_15636 25 26)
  v_15734 <- eval (concat (bv_nat 1 0) v_15733)
  v_15735 <- eval (add v_15732 v_15734)
  v_15736 <- eval (concat (bv_nat 2 0) v_15735)
  v_15737 <- eval (extract v_15636 26 27)
  v_15738 <- eval (concat (bv_nat 1 0) v_15737)
  v_15739 <- eval (extract v_15636 27 28)
  v_15740 <- eval (concat (bv_nat 1 0) v_15739)
  v_15741 <- eval (add v_15738 v_15740)
  v_15742 <- eval (concat (bv_nat 2 0) v_15741)
  v_15743 <- eval (add v_15736 v_15742)
  v_15744 <- eval (concat (bv_nat 4 0) v_15743)
  v_15745 <- eval (extract v_15636 28 29)
  v_15746 <- eval (concat (bv_nat 1 0) v_15745)
  v_15747 <- eval (extract v_15636 29 30)
  v_15748 <- eval (concat (bv_nat 1 0) v_15747)
  v_15749 <- eval (add v_15746 v_15748)
  v_15750 <- eval (concat (bv_nat 2 0) v_15749)
  v_15751 <- eval (extract v_15636 30 31)
  v_15752 <- eval (concat (bv_nat 1 0) v_15751)
  v_15753 <- eval (extract v_15636 31 32)
  v_15754 <- eval (concat (bv_nat 1 0) v_15753)
  v_15755 <- eval (add v_15752 v_15754)
  v_15756 <- eval (concat (bv_nat 2 0) v_15755)
  v_15757 <- eval (add v_15750 v_15756)
  v_15758 <- eval (concat (bv_nat 4 0) v_15757)
  v_15759 <- eval (add v_15744 v_15758)
  v_15760 <- eval (concat (bv_nat 8 0) v_15759)
  v_15761 <- eval (add v_15730 v_15760)
  v_15762 <- eval (concat (bv_nat 16 0) v_15761)
  v_15763 <- eval (add v_15700 v_15762)
  setRegister (v_3190 : R32) v_15763
  setRegister of (bv_nat 1 0)
  setRegister pf (bv_nat 1 0)
  setRegister af (bv_nat 1 0)
  setRegister zf v_15638
  setRegister sf (bv_nat 1 0)
  setRegister cf (bv_nat 1 0)
==========================================
popcntq_X86-SYNTAX (v_3198 : Mem) (v_3199 : R64)
  v_15771 <- evaluateAddress (v_3198 : Mem)
  v_15772 <- load v_15771 8
  v_15773 <- eval (eq v_15772 (bv_nat 64 0))
  v_15774 <- eval (mux v_15773 (bv_nat 1 1) (bv_nat 1 0))
  v_15775 <- eval (extract v_15772 0 1)
  v_15776 <- eval (concat (bv_nat 1 0) v_15775)
  v_15777 <- eval (extract v_15772 1 2)
  v_15778 <- eval (concat (bv_nat 1 0) v_15777)
  v_15779 <- eval (add v_15776 v_15778)
  v_15780 <- eval (concat (bv_nat 2 0) v_15779)
  v_15781 <- eval (extract v_15772 2 3)
  v_15782 <- eval (concat (bv_nat 1 0) v_15781)
  v_15783 <- eval (extract v_15772 3 4)
  v_15784 <- eval (concat (bv_nat 1 0) v_15783)
  v_15785 <- eval (add v_15782 v_15784)
  v_15786 <- eval (concat (bv_nat 2 0) v_15785)
  v_15787 <- eval (add v_15780 v_15786)
  v_15788 <- eval (concat (bv_nat 4 0) v_15787)
  v_15789 <- eval (extract v_15772 4 5)
  v_15790 <- eval (concat (bv_nat 1 0) v_15789)
  v_15791 <- eval (extract v_15772 5 6)
  v_15792 <- eval (concat (bv_nat 1 0) v_15791)
  v_15793 <- eval (add v_15790 v_15792)
  v_15794 <- eval (concat (bv_nat 2 0) v_15793)
  v_15795 <- eval (extract v_15772 6 7)
  v_15796 <- eval (concat (bv_nat 1 0) v_15795)
  v_15797 <- eval (extract v_15772 7 8)
  v_15798 <- eval (concat (bv_nat 1 0) v_15797)
  v_15799 <- eval (add v_15796 v_15798)
  v_15800 <- eval (concat (bv_nat 2 0) v_15799)
  v_15801 <- eval (add v_15794 v_15800)
  v_15802 <- eval (concat (bv_nat 4 0) v_15801)
  v_15803 <- eval (add v_15788 v_15802)
  v_15804 <- eval (concat (bv_nat 8 0) v_15803)
  v_15805 <- eval (extract v_15772 8 9)
  v_15806 <- eval (concat (bv_nat 1 0) v_15805)
  v_15807 <- eval (extract v_15772 9 10)
  v_15808 <- eval (concat (bv_nat 1 0) v_15807)
  v_15809 <- eval (add v_15806 v_15808)
  v_15810 <- eval (concat (bv_nat 2 0) v_15809)
  v_15811 <- eval (extract v_15772 10 11)
  v_15812 <- eval (concat (bv_nat 1 0) v_15811)
  v_15813 <- eval (extract v_15772 11 12)
  v_15814 <- eval (concat (bv_nat 1 0) v_15813)
  v_15815 <- eval (add v_15812 v_15814)
  v_15816 <- eval (concat (bv_nat 2 0) v_15815)
  v_15817 <- eval (add v_15810 v_15816)
  v_15818 <- eval (concat (bv_nat 4 0) v_15817)
  v_15819 <- eval (extract v_15772 12 13)
  v_15820 <- eval (concat (bv_nat 1 0) v_15819)
  v_15821 <- eval (extract v_15772 13 14)
  v_15822 <- eval (concat (bv_nat 1 0) v_15821)
  v_15823 <- eval (add v_15820 v_15822)
  v_15824 <- eval (concat (bv_nat 2 0) v_15823)
  v_15825 <- eval (extract v_15772 14 15)
  v_15826 <- eval (concat (bv_nat 1 0) v_15825)
  v_15827 <- eval (extract v_15772 15 16)
  v_15828 <- eval (concat (bv_nat 1 0) v_15827)
  v_15829 <- eval (add v_15826 v_15828)
  v_15830 <- eval (concat (bv_nat 2 0) v_15829)
  v_15831 <- eval (add v_15824 v_15830)
  v_15832 <- eval (concat (bv_nat 4 0) v_15831)
  v_15833 <- eval (add v_15818 v_15832)
  v_15834 <- eval (concat (bv_nat 8 0) v_15833)
  v_15835 <- eval (add v_15804 v_15834)
  v_15836 <- eval (concat (bv_nat 16 0) v_15835)
  v_15837 <- eval (extract v_15772 16 17)
  v_15838 <- eval (concat (bv_nat 1 0) v_15837)
  v_15839 <- eval (extract v_15772 17 18)
  v_15840 <- eval (concat (bv_nat 1 0) v_15839)
  v_15841 <- eval (add v_15838 v_15840)
  v_15842 <- eval (concat (bv_nat 2 0) v_15841)
  v_15843 <- eval (extract v_15772 18 19)
  v_15844 <- eval (concat (bv_nat 1 0) v_15843)
  v_15845 <- eval (extract v_15772 19 20)
  v_15846 <- eval (concat (bv_nat 1 0) v_15845)
  v_15847 <- eval (add v_15844 v_15846)
  v_15848 <- eval (concat (bv_nat 2 0) v_15847)
  v_15849 <- eval (add v_15842 v_15848)
  v_15850 <- eval (concat (bv_nat 4 0) v_15849)
  v_15851 <- eval (extract v_15772 20 21)
  v_15852 <- eval (concat (bv_nat 1 0) v_15851)
  v_15853 <- eval (extract v_15772 21 22)
  v_15854 <- eval (concat (bv_nat 1 0) v_15853)
  v_15855 <- eval (add v_15852 v_15854)
  v_15856 <- eval (concat (bv_nat 2 0) v_15855)
  v_15857 <- eval (extract v_15772 22 23)
  v_15858 <- eval (concat (bv_nat 1 0) v_15857)
  v_15859 <- eval (extract v_15772 23 24)
  v_15860 <- eval (concat (bv_nat 1 0) v_15859)
  v_15861 <- eval (add v_15858 v_15860)
  v_15862 <- eval (concat (bv_nat 2 0) v_15861)
  v_15863 <- eval (add v_15856 v_15862)
  v_15864 <- eval (concat (bv_nat 4 0) v_15863)
  v_15865 <- eval (add v_15850 v_15864)
  v_15866 <- eval (concat (bv_nat 8 0) v_15865)
  v_15867 <- eval (extract v_15772 24 25)
  v_15868 <- eval (concat (bv_nat 1 0) v_15867)
  v_15869 <- eval (extract v_15772 25 26)
  v_15870 <- eval (concat (bv_nat 1 0) v_15869)
  v_15871 <- eval (add v_15868 v_15870)
  v_15872 <- eval (concat (bv_nat 2 0) v_15871)
  v_15873 <- eval (extract v_15772 26 27)
  v_15874 <- eval (concat (bv_nat 1 0) v_15873)
  v_15875 <- eval (extract v_15772 27 28)
  v_15876 <- eval (concat (bv_nat 1 0) v_15875)
  v_15877 <- eval (add v_15874 v_15876)
  v_15878 <- eval (concat (bv_nat 2 0) v_15877)
  v_15879 <- eval (add v_15872 v_15878)
  v_15880 <- eval (concat (bv_nat 4 0) v_15879)
  v_15881 <- eval (extract v_15772 28 29)
  v_15882 <- eval (concat (bv_nat 1 0) v_15881)
  v_15883 <- eval (extract v_15772 29 30)
  v_15884 <- eval (concat (bv_nat 1 0) v_15883)
  v_15885 <- eval (add v_15882 v_15884)
  v_15886 <- eval (concat (bv_nat 2 0) v_15885)
  v_15887 <- eval (extract v_15772 30 31)
  v_15888 <- eval (concat (bv_nat 1 0) v_15887)
  v_15889 <- eval (extract v_15772 31 32)
  v_15890 <- eval (concat (bv_nat 1 0) v_15889)
  v_15891 <- eval (add v_15888 v_15890)
  v_15892 <- eval (concat (bv_nat 2 0) v_15891)
  v_15893 <- eval (add v_15886 v_15892)
  v_15894 <- eval (concat (bv_nat 4 0) v_15893)
  v_15895 <- eval (add v_15880 v_15894)
  v_15896 <- eval (concat (bv_nat 8 0) v_15895)
  v_15897 <- eval (add v_15866 v_15896)
  v_15898 <- eval (concat (bv_nat 16 0) v_15897)
  v_15899 <- eval (add v_15836 v_15898)
  v_15900 <- eval (concat (bv_nat 32 0) v_15899)
  v_15901 <- eval (extract v_15772 32 33)
  v_15902 <- eval (concat (bv_nat 1 0) v_15901)
  v_15903 <- eval (extract v_15772 33 34)
  v_15904 <- eval (concat (bv_nat 1 0) v_15903)
  v_15905 <- eval (add v_15902 v_15904)
  v_15906 <- eval (concat (bv_nat 2 0) v_15905)
  v_15907 <- eval (extract v_15772 34 35)
  v_15908 <- eval (concat (bv_nat 1 0) v_15907)
  v_15909 <- eval (extract v_15772 35 36)
  v_15910 <- eval (concat (bv_nat 1 0) v_15909)
  v_15911 <- eval (add v_15908 v_15910)
  v_15912 <- eval (concat (bv_nat 2 0) v_15911)
  v_15913 <- eval (add v_15906 v_15912)
  v_15914 <- eval (concat (bv_nat 4 0) v_15913)
  v_15915 <- eval (extract v_15772 36 37)
  v_15916 <- eval (concat (bv_nat 1 0) v_15915)
  v_15917 <- eval (extract v_15772 37 38)
  v_15918 <- eval (concat (bv_nat 1 0) v_15917)
  v_15919 <- eval (add v_15916 v_15918)
  v_15920 <- eval (concat (bv_nat 2 0) v_15919)
  v_15921 <- eval (extract v_15772 38 39)
  v_15922 <- eval (concat (bv_nat 1 0) v_15921)
  v_15923 <- eval (extract v_15772 39 40)
  v_15924 <- eval (concat (bv_nat 1 0) v_15923)
  v_15925 <- eval (add v_15922 v_15924)
  v_15926 <- eval (concat (bv_nat 2 0) v_15925)
  v_15927 <- eval (add v_15920 v_15926)
  v_15928 <- eval (concat (bv_nat 4 0) v_15927)
  v_15929 <- eval (add v_15914 v_15928)
  v_15930 <- eval (concat (bv_nat 8 0) v_15929)
  v_15931 <- eval (extract v_15772 40 41)
  v_15932 <- eval (concat (bv_nat 1 0) v_15931)
  v_15933 <- eval (extract v_15772 41 42)
  v_15934 <- eval (concat (bv_nat 1 0) v_15933)
  v_15935 <- eval (add v_15932 v_15934)
  v_15936 <- eval (concat (bv_nat 2 0) v_15935)
  v_15937 <- eval (extract v_15772 42 43)
  v_15938 <- eval (concat (bv_nat 1 0) v_15937)
  v_15939 <- eval (extract v_15772 43 44)
  v_15940 <- eval (concat (bv_nat 1 0) v_15939)
  v_15941 <- eval (add v_15938 v_15940)
  v_15942 <- eval (concat (bv_nat 2 0) v_15941)
  v_15943 <- eval (add v_15936 v_15942)
  v_15944 <- eval (concat (bv_nat 4 0) v_15943)
  v_15945 <- eval (extract v_15772 44 45)
  v_15946 <- eval (concat (bv_nat 1 0) v_15945)
  v_15947 <- eval (extract v_15772 45 46)
  v_15948 <- eval (concat (bv_nat 1 0) v_15947)
  v_15949 <- eval (add v_15946 v_15948)
  v_15950 <- eval (concat (bv_nat 2 0) v_15949)
  v_15951 <- eval (extract v_15772 46 47)
  v_15952 <- eval (concat (bv_nat 1 0) v_15951)
  v_15953 <- eval (extract v_15772 47 48)
  v_15954 <- eval (concat (bv_nat 1 0) v_15953)
  v_15955 <- eval (add v_15952 v_15954)
  v_15956 <- eval (concat (bv_nat 2 0) v_15955)
  v_15957 <- eval (add v_15950 v_15956)
  v_15958 <- eval (concat (bv_nat 4 0) v_15957)
  v_15959 <- eval (add v_15944 v_15958)
  v_15960 <- eval (concat (bv_nat 8 0) v_15959)
  v_15961 <- eval (add v_15930 v_15960)
  v_15962 <- eval (concat (bv_nat 16 0) v_15961)
  v_15963 <- eval (extract v_15772 48 49)
  v_15964 <- eval (concat (bv_nat 1 0) v_15963)
  v_15965 <- eval (extract v_15772 49 50)
  v_15966 <- eval (concat (bv_nat 1 0) v_15965)
  v_15967 <- eval (add v_15964 v_15966)
  v_15968 <- eval (concat (bv_nat 2 0) v_15967)
  v_15969 <- eval (extract v_15772 50 51)
  v_15970 <- eval (concat (bv_nat 1 0) v_15969)
  v_15971 <- eval (extract v_15772 51 52)
  v_15972 <- eval (concat (bv_nat 1 0) v_15971)
  v_15973 <- eval (add v_15970 v_15972)
  v_15974 <- eval (concat (bv_nat 2 0) v_15973)
  v_15975 <- eval (add v_15968 v_15974)
  v_15976 <- eval (concat (bv_nat 4 0) v_15975)
  v_15977 <- eval (extract v_15772 52 53)
  v_15978 <- eval (concat (bv_nat 1 0) v_15977)
  v_15979 <- eval (extract v_15772 53 54)
  v_15980 <- eval (concat (bv_nat 1 0) v_15979)
  v_15981 <- eval (add v_15978 v_15980)
  v_15982 <- eval (concat (bv_nat 2 0) v_15981)
  v_15983 <- eval (extract v_15772 54 55)
  v_15984 <- eval (concat (bv_nat 1 0) v_15983)
  v_15985 <- eval (extract v_15772 55 56)
  v_15986 <- eval (concat (bv_nat 1 0) v_15985)
  v_15987 <- eval (add v_15984 v_15986)
  v_15988 <- eval (concat (bv_nat 2 0) v_15987)
  v_15989 <- eval (add v_15982 v_15988)
  v_15990 <- eval (concat (bv_nat 4 0) v_15989)
  v_15991 <- eval (add v_15976 v_15990)
  v_15992 <- eval (concat (bv_nat 8 0) v_15991)
  v_15993 <- eval (extract v_15772 56 57)
  v_15994 <- eval (concat (bv_nat 1 0) v_15993)
  v_15995 <- eval (extract v_15772 57 58)
  v_15996 <- eval (concat (bv_nat 1 0) v_15995)
  v_15997 <- eval (add v_15994 v_15996)
  v_15998 <- eval (concat (bv_nat 2 0) v_15997)
  v_15999 <- eval (extract v_15772 58 59)
  v_16000 <- eval (concat (bv_nat 1 0) v_15999)
  v_16001 <- eval (extract v_15772 59 60)
  v_16002 <- eval (concat (bv_nat 1 0) v_16001)
  v_16003 <- eval (add v_16000 v_16002)
  v_16004 <- eval (concat (bv_nat 2 0) v_16003)
  v_16005 <- eval (add v_15998 v_16004)
  v_16006 <- eval (concat (bv_nat 4 0) v_16005)
  v_16007 <- eval (extract v_15772 60 61)
  v_16008 <- eval (concat (bv_nat 1 0) v_16007)
  v_16009 <- eval (extract v_15772 61 62)
  v_16010 <- eval (concat (bv_nat 1 0) v_16009)
  v_16011 <- eval (add v_16008 v_16010)
  v_16012 <- eval (concat (bv_nat 2 0) v_16011)
  v_16013 <- eval (extract v_15772 62 63)
  v_16014 <- eval (concat (bv_nat 1 0) v_16013)
  v_16015 <- eval (extract v_15772 63 64)
  v_16016 <- eval (concat (bv_nat 1 0) v_16015)
  v_16017 <- eval (add v_16014 v_16016)
  v_16018 <- eval (concat (bv_nat 2 0) v_16017)
  v_16019 <- eval (add v_16012 v_16018)
  v_16020 <- eval (concat (bv_nat 4 0) v_16019)
  v_16021 <- eval (add v_16006 v_16020)
  v_16022 <- eval (concat (bv_nat 8 0) v_16021)
  v_16023 <- eval (add v_15992 v_16022)
  v_16024 <- eval (concat (bv_nat 16 0) v_16023)
  v_16025 <- eval (add v_15962 v_16024)
  v_16026 <- eval (concat (bv_nat 32 0) v_16025)
  v_16027 <- eval (add v_15900 v_16026)
  setRegister (v_3199 : R64) v_16027
  setRegister of (bv_nat 1 0)
  setRegister pf (bv_nat 1 0)
  setRegister zf v_15774
  setRegister af (bv_nat 1 0)
  setRegister sf (bv_nat 1 0)
  setRegister cf (bv_nat 1 0)
==========================================
popcntw_X86-SYNTAX (v_3207 : Mem) (v_3208 : R16)
  v_16035 <- evaluateAddress (v_3207 : Mem)
  v_16036 <- load v_16035 2
  v_16037 <- eval (eq v_16036 (bv_nat 16 0))
  v_16038 <- eval (mux v_16037 (bv_nat 1 1) (bv_nat 1 0))
  v_16039 <- eval (extract v_16036 0 1)
  v_16040 <- eval (concat (bv_nat 1 0) v_16039)
  v_16041 <- eval (extract v_16036 1 2)
  v_16042 <- eval (concat (bv_nat 1 0) v_16041)
  v_16043 <- eval (add v_16040 v_16042)
  v_16044 <- eval (concat (bv_nat 2 0) v_16043)
  v_16045 <- eval (extract v_16036 2 3)
  v_16046 <- eval (concat (bv_nat 1 0) v_16045)
  v_16047 <- eval (extract v_16036 3 4)
  v_16048 <- eval (concat (bv_nat 1 0) v_16047)
  v_16049 <- eval (add v_16046 v_16048)
  v_16050 <- eval (concat (bv_nat 2 0) v_16049)
  v_16051 <- eval (add v_16044 v_16050)
  v_16052 <- eval (concat (bv_nat 4 0) v_16051)
  v_16053 <- eval (extract v_16036 4 5)
  v_16054 <- eval (concat (bv_nat 1 0) v_16053)
  v_16055 <- eval (extract v_16036 5 6)
  v_16056 <- eval (concat (bv_nat 1 0) v_16055)
  v_16057 <- eval (add v_16054 v_16056)
  v_16058 <- eval (concat (bv_nat 2 0) v_16057)
  v_16059 <- eval (extract v_16036 6 7)
  v_16060 <- eval (concat (bv_nat 1 0) v_16059)
  v_16061 <- eval (extract v_16036 7 8)
  v_16062 <- eval (concat (bv_nat 1 0) v_16061)
  v_16063 <- eval (add v_16060 v_16062)
  v_16064 <- eval (concat (bv_nat 2 0) v_16063)
  v_16065 <- eval (add v_16058 v_16064)
  v_16066 <- eval (concat (bv_nat 4 0) v_16065)
  v_16067 <- eval (add v_16052 v_16066)
  v_16068 <- eval (concat (bv_nat 8 0) v_16067)
  v_16069 <- eval (extract v_16036 8 9)
  v_16070 <- eval (concat (bv_nat 1 0) v_16069)
  v_16071 <- eval (extract v_16036 9 10)
  v_16072 <- eval (concat (bv_nat 1 0) v_16071)
  v_16073 <- eval (add v_16070 v_16072)
  v_16074 <- eval (concat (bv_nat 2 0) v_16073)
  v_16075 <- eval (extract v_16036 10 11)
  v_16076 <- eval (concat (bv_nat 1 0) v_16075)
  v_16077 <- eval (extract v_16036 11 12)
  v_16078 <- eval (concat (bv_nat 1 0) v_16077)
  v_16079 <- eval (add v_16076 v_16078)
  v_16080 <- eval (concat (bv_nat 2 0) v_16079)
  v_16081 <- eval (add v_16074 v_16080)
  v_16082 <- eval (concat (bv_nat 4 0) v_16081)
  v_16083 <- eval (extract v_16036 12 13)
  v_16084 <- eval (concat (bv_nat 1 0) v_16083)
  v_16085 <- eval (extract v_16036 13 14)
  v_16086 <- eval (concat (bv_nat 1 0) v_16085)
  v_16087 <- eval (add v_16084 v_16086)
  v_16088 <- eval (concat (bv_nat 2 0) v_16087)
  v_16089 <- eval (extract v_16036 14 15)
  v_16090 <- eval (concat (bv_nat 1 0) v_16089)
  v_16091 <- eval (extract v_16036 15 16)
  v_16092 <- eval (concat (bv_nat 1 0) v_16091)
  v_16093 <- eval (add v_16090 v_16092)
  v_16094 <- eval (concat (bv_nat 2 0) v_16093)
  v_16095 <- eval (add v_16088 v_16094)
  v_16096 <- eval (concat (bv_nat 4 0) v_16095)
  v_16097 <- eval (add v_16082 v_16096)
  v_16098 <- eval (concat (bv_nat 8 0) v_16097)
  v_16099 <- eval (add v_16068 v_16098)
  setRegister (v_3208 : R16) v_16099
  setRegister of (bv_nat 1 0)
  setRegister pf (bv_nat 1 0)
  setRegister zf v_16038
  setRegister af (bv_nat 1 0)
  setRegister sf (bv_nat 1 0)
  setRegister cf (bv_nat 1 0)
==========================================
notw_X86-SYNTAX (v_2322 : Mem)
  v_16117 <- evaluateAddress (v_2322 : Mem)
  v_16118 <- load v_16117 2
  v_16119 <- eval (bitwidthMInt v_16118)
  v_16120 <- eval (mi v_16119 -1)
  v_16121 <- eval (bv_xor v_16118 v_16120)
  store v_16117 v_16121 2
==========================================
orb_X86-SYNTAX (v_2332 : Imm) (v_2334 : Mem)
  v_16123 <- evaluateAddress (v_2334 : Mem)
  v_16124 <- load v_16123 1
  v_16125 <- eval (handleImmediateWithSignExtend (v_2332 : Imm) 8 8)
  v_16126 <- eval (bv_or v_16124 v_16125)
  store v_16123 v_16126 1
  v_16128 <- eval (extract v_16124 0 1)
  v_16129 <- eval (extract v_16125 0 1)
  v_16130 <- eval (bv_or v_16128 v_16129)
  v_16131 <- eval (eq v_16126 (bv_nat 8 0))
  v_16132 <- eval (mux v_16131 (bv_nat 1 1) (bv_nat 1 0))
  v_16133 <- eval (extract v_16124 7 8)
  v_16134 <- eval (extract v_16125 7 8)
  v_16135 <- eval (bv_or v_16133 v_16134)
  v_16136 <- eval (eq v_16135 (bv_nat 1 1))
  v_16137 <- eval (extract v_16124 6 7)
  v_16138 <- eval (extract v_16125 6 7)
  v_16139 <- eval (bv_or v_16137 v_16138)
  v_16140 <- eval (eq v_16139 (bv_nat 1 1))
  v_16141 <- eval (eq v_16136 v_16140)
  v_16142 <- eval (notBool_ v_16141)
  v_16143 <- eval (extract v_16124 5 6)
  v_16144 <- eval (extract v_16125 5 6)
  v_16145 <- eval (bv_or v_16143 v_16144)
  v_16146 <- eval (eq v_16145 (bv_nat 1 1))
  v_16147 <- eval (eq v_16142 v_16146)
  v_16148 <- eval (notBool_ v_16147)
  v_16149 <- eval (extract v_16124 4 5)
  v_16150 <- eval (extract v_16125 4 5)
  v_16151 <- eval (bv_or v_16149 v_16150)
  v_16152 <- eval (eq v_16151 (bv_nat 1 1))
  v_16153 <- eval (eq v_16148 v_16152)
  v_16154 <- eval (notBool_ v_16153)
  v_16155 <- eval (extract v_16124 3 4)
  v_16156 <- eval (extract v_16125 3 4)
  v_16157 <- eval (bv_or v_16155 v_16156)
  v_16158 <- eval (eq v_16157 (bv_nat 1 1))
  v_16159 <- eval (eq v_16154 v_16158)
  v_16160 <- eval (notBool_ v_16159)
  v_16161 <- eval (extract v_16124 2 3)
  v_16162 <- eval (extract v_16125 2 3)
  v_16163 <- eval (bv_or v_16161 v_16162)
  v_16164 <- eval (eq v_16163 (bv_nat 1 1))
  v_16165 <- eval (eq v_16160 v_16164)
  v_16166 <- eval (notBool_ v_16165)
  v_16167 <- eval (extract v_16124 1 2)
  v_16168 <- eval (extract v_16125 1 2)
  v_16169 <- eval (bv_or v_16167 v_16168)
  v_16170 <- eval (eq v_16169 (bv_nat 1 1))
  v_16171 <- eval (eq v_16166 v_16170)
  v_16172 <- eval (notBool_ v_16171)
  v_16173 <- eval (eq v_16130 (bv_nat 1 1))
  v_16174 <- eval (eq v_16172 v_16173)
  v_16175 <- eval (notBool_ v_16174)
  v_16176 <- eval (notBool_ v_16175)
  v_16177 <- eval (mux v_16176 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16177
  setRegister af undef
  setRegister zf v_16132
  setRegister sf v_16130
  setRegister cf (bv_nat 1 0)
==========================================
orb_X86-SYNTAX (v_2338 : R8) (v_2337 : Mem)
  v_16184 <- evaluateAddress (v_2337 : Mem)
  v_16185 <- load v_16184 1
  v_16186 <- getRegister (v_2338 : R8)
  v_16187 <- eval (bv_or v_16185 v_16186)
  store v_16184 v_16187 1
  v_16189 <- eval (extract v_16185 0 1)
  v_16190 <- eval (extract v_16186 0 1)
  v_16191 <- eval (bv_or v_16189 v_16190)
  v_16192 <- eval (eq v_16187 (bv_nat 8 0))
  v_16193 <- eval (mux v_16192 (bv_nat 1 1) (bv_nat 1 0))
  v_16194 <- eval (extract v_16185 7 8)
  v_16195 <- eval (extract v_16186 7 8)
  v_16196 <- eval (bv_or v_16194 v_16195)
  v_16197 <- eval (eq v_16196 (bv_nat 1 1))
  v_16198 <- eval (extract v_16185 6 7)
  v_16199 <- eval (extract v_16186 6 7)
  v_16200 <- eval (bv_or v_16198 v_16199)
  v_16201 <- eval (eq v_16200 (bv_nat 1 1))
  v_16202 <- eval (eq v_16197 v_16201)
  v_16203 <- eval (notBool_ v_16202)
  v_16204 <- eval (extract v_16185 5 6)
  v_16205 <- eval (extract v_16186 5 6)
  v_16206 <- eval (bv_or v_16204 v_16205)
  v_16207 <- eval (eq v_16206 (bv_nat 1 1))
  v_16208 <- eval (eq v_16203 v_16207)
  v_16209 <- eval (notBool_ v_16208)
  v_16210 <- eval (extract v_16185 4 5)
  v_16211 <- eval (extract v_16186 4 5)
  v_16212 <- eval (bv_or v_16210 v_16211)
  v_16213 <- eval (eq v_16212 (bv_nat 1 1))
  v_16214 <- eval (eq v_16209 v_16213)
  v_16215 <- eval (notBool_ v_16214)
  v_16216 <- eval (extract v_16185 3 4)
  v_16217 <- eval (extract v_16186 3 4)
  v_16218 <- eval (bv_or v_16216 v_16217)
  v_16219 <- eval (eq v_16218 (bv_nat 1 1))
  v_16220 <- eval (eq v_16215 v_16219)
  v_16221 <- eval (notBool_ v_16220)
  v_16222 <- eval (extract v_16185 2 3)
  v_16223 <- eval (extract v_16186 2 3)
  v_16224 <- eval (bv_or v_16222 v_16223)
  v_16225 <- eval (eq v_16224 (bv_nat 1 1))
  v_16226 <- eval (eq v_16221 v_16225)
  v_16227 <- eval (notBool_ v_16226)
  v_16228 <- eval (extract v_16185 1 2)
  v_16229 <- eval (extract v_16186 1 2)
  v_16230 <- eval (bv_or v_16228 v_16229)
  v_16231 <- eval (eq v_16230 (bv_nat 1 1))
  v_16232 <- eval (eq v_16227 v_16231)
  v_16233 <- eval (notBool_ v_16232)
  v_16234 <- eval (eq v_16191 (bv_nat 1 1))
  v_16235 <- eval (eq v_16233 v_16234)
  v_16236 <- eval (notBool_ v_16235)
  v_16237 <- eval (notBool_ v_16236)
  v_16238 <- eval (mux v_16237 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16238
  setRegister af undef
  setRegister zf v_16193
  setRegister sf v_16191
  setRegister cf (bv_nat 1 0)
==========================================
orb_X86-SYNTAX (v_2342 : Rh) (v_2341 : Mem)
  v_16245 <- evaluateAddress (v_2341 : Mem)
  v_16246 <- load v_16245 1
  v_16247 <- getRegister (v_2342 : Rh)
  v_16248 <- eval (bv_or v_16246 v_16247)
  store v_16245 v_16248 1
  v_16250 <- eval (extract v_16246 0 1)
  v_16251 <- eval (extract v_16247 0 1)
  v_16252 <- eval (bv_or v_16250 v_16251)
  v_16253 <- eval (eq v_16248 (bv_nat 8 0))
  v_16254 <- eval (mux v_16253 (bv_nat 1 1) (bv_nat 1 0))
  v_16255 <- eval (extract v_16246 7 8)
  v_16256 <- eval (extract v_16247 7 8)
  v_16257 <- eval (bv_or v_16255 v_16256)
  v_16258 <- eval (eq v_16257 (bv_nat 1 1))
  v_16259 <- eval (extract v_16246 6 7)
  v_16260 <- eval (extract v_16247 6 7)
  v_16261 <- eval (bv_or v_16259 v_16260)
  v_16262 <- eval (eq v_16261 (bv_nat 1 1))
  v_16263 <- eval (eq v_16258 v_16262)
  v_16264 <- eval (notBool_ v_16263)
  v_16265 <- eval (extract v_16246 5 6)
  v_16266 <- eval (extract v_16247 5 6)
  v_16267 <- eval (bv_or v_16265 v_16266)
  v_16268 <- eval (eq v_16267 (bv_nat 1 1))
  v_16269 <- eval (eq v_16264 v_16268)
  v_16270 <- eval (notBool_ v_16269)
  v_16271 <- eval (extract v_16246 4 5)
  v_16272 <- eval (extract v_16247 4 5)
  v_16273 <- eval (bv_or v_16271 v_16272)
  v_16274 <- eval (eq v_16273 (bv_nat 1 1))
  v_16275 <- eval (eq v_16270 v_16274)
  v_16276 <- eval (notBool_ v_16275)
  v_16277 <- eval (extract v_16246 3 4)
  v_16278 <- eval (extract v_16247 3 4)
  v_16279 <- eval (bv_or v_16277 v_16278)
  v_16280 <- eval (eq v_16279 (bv_nat 1 1))
  v_16281 <- eval (eq v_16276 v_16280)
  v_16282 <- eval (notBool_ v_16281)
  v_16283 <- eval (extract v_16246 2 3)
  v_16284 <- eval (extract v_16247 2 3)
  v_16285 <- eval (bv_or v_16283 v_16284)
  v_16286 <- eval (eq v_16285 (bv_nat 1 1))
  v_16287 <- eval (eq v_16282 v_16286)
  v_16288 <- eval (notBool_ v_16287)
  v_16289 <- eval (extract v_16246 1 2)
  v_16290 <- eval (extract v_16247 1 2)
  v_16291 <- eval (bv_or v_16289 v_16290)
  v_16292 <- eval (eq v_16291 (bv_nat 1 1))
  v_16293 <- eval (eq v_16288 v_16292)
  v_16294 <- eval (notBool_ v_16293)
  v_16295 <- eval (eq v_16252 (bv_nat 1 1))
  v_16296 <- eval (eq v_16294 v_16295)
  v_16297 <- eval (notBool_ v_16296)
  v_16298 <- eval (notBool_ v_16297)
  v_16299 <- eval (mux v_16298 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16299
  setRegister af undef
  setRegister zf v_16254
  setRegister sf v_16252
  setRegister cf (bv_nat 1 0)
==========================================
orl_X86-SYNTAX (v_2388 : Imm) (v_2387 : Mem)
  v_16306 <- evaluateAddress (v_2387 : Mem)
  v_16307 <- load v_16306 4
  v_16308 <- eval (handleImmediateWithSignExtend (v_2388 : Imm) 32 32)
  v_16309 <- eval (bv_or v_16307 v_16308)
  store v_16306 v_16309 4
  v_16311 <- eval (extract v_16307 0 1)
  v_16312 <- eval (extract v_16308 0 1)
  v_16313 <- eval (bv_or v_16311 v_16312)
  v_16314 <- eval (eq v_16309 (bv_nat 32 0))
  v_16315 <- eval (mux v_16314 (bv_nat 1 1) (bv_nat 1 0))
  v_16316 <- eval (extract v_16307 31 32)
  v_16317 <- eval (extract v_16308 31 32)
  v_16318 <- eval (bv_or v_16316 v_16317)
  v_16319 <- eval (eq v_16318 (bv_nat 1 1))
  v_16320 <- eval (extract v_16307 30 31)
  v_16321 <- eval (extract v_16308 30 31)
  v_16322 <- eval (bv_or v_16320 v_16321)
  v_16323 <- eval (eq v_16322 (bv_nat 1 1))
  v_16324 <- eval (eq v_16319 v_16323)
  v_16325 <- eval (notBool_ v_16324)
  v_16326 <- eval (extract v_16307 29 30)
  v_16327 <- eval (extract v_16308 29 30)
  v_16328 <- eval (bv_or v_16326 v_16327)
  v_16329 <- eval (eq v_16328 (bv_nat 1 1))
  v_16330 <- eval (eq v_16325 v_16329)
  v_16331 <- eval (notBool_ v_16330)
  v_16332 <- eval (extract v_16307 28 29)
  v_16333 <- eval (extract v_16308 28 29)
  v_16334 <- eval (bv_or v_16332 v_16333)
  v_16335 <- eval (eq v_16334 (bv_nat 1 1))
  v_16336 <- eval (eq v_16331 v_16335)
  v_16337 <- eval (notBool_ v_16336)
  v_16338 <- eval (extract v_16307 27 28)
  v_16339 <- eval (extract v_16308 27 28)
  v_16340 <- eval (bv_or v_16338 v_16339)
  v_16341 <- eval (eq v_16340 (bv_nat 1 1))
  v_16342 <- eval (eq v_16337 v_16341)
  v_16343 <- eval (notBool_ v_16342)
  v_16344 <- eval (extract v_16307 26 27)
  v_16345 <- eval (extract v_16308 26 27)
  v_16346 <- eval (bv_or v_16344 v_16345)
  v_16347 <- eval (eq v_16346 (bv_nat 1 1))
  v_16348 <- eval (eq v_16343 v_16347)
  v_16349 <- eval (notBool_ v_16348)
  v_16350 <- eval (extract v_16307 25 26)
  v_16351 <- eval (extract v_16308 25 26)
  v_16352 <- eval (bv_or v_16350 v_16351)
  v_16353 <- eval (eq v_16352 (bv_nat 1 1))
  v_16354 <- eval (eq v_16349 v_16353)
  v_16355 <- eval (notBool_ v_16354)
  v_16356 <- eval (extract v_16307 24 25)
  v_16357 <- eval (extract v_16308 24 25)
  v_16358 <- eval (bv_or v_16356 v_16357)
  v_16359 <- eval (eq v_16358 (bv_nat 1 1))
  v_16360 <- eval (eq v_16355 v_16359)
  v_16361 <- eval (notBool_ v_16360)
  v_16362 <- eval (notBool_ v_16361)
  v_16363 <- eval (mux v_16362 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16363
  setRegister af undef
  setRegister zf v_16315
  setRegister sf v_16313
  setRegister cf (bv_nat 1 0)
==========================================
orl_X86-SYNTAX (v_2388 : Imm) (v_2387 : Mem)
  v_16370 <- evaluateAddress (v_2387 : Mem)
  v_16371 <- load v_16370 4
  v_16372 <- eval (handleImmediateWithSignExtend (v_2388 : Imm) 8 8)
  v_16373 <- eval (svalueMInt v_16372)
  v_16374 <- eval (mi 32 v_16373)
  v_16375 <- eval (bv_or v_16371 v_16374)
  store v_16370 v_16375 4
  v_16377 <- eval (extract v_16371 0 1)
  v_16378 <- eval (extract v_16374 0 1)
  v_16379 <- eval (bv_or v_16377 v_16378)
  v_16380 <- eval (eq v_16375 (bv_nat 32 0))
  v_16381 <- eval (mux v_16380 (bv_nat 1 1) (bv_nat 1 0))
  v_16382 <- eval (extract v_16371 31 32)
  v_16383 <- eval (extract v_16372 7 8)
  v_16384 <- eval (bv_or v_16382 v_16383)
  v_16385 <- eval (eq v_16384 (bv_nat 1 1))
  v_16386 <- eval (extract v_16371 30 31)
  v_16387 <- eval (extract v_16372 6 7)
  v_16388 <- eval (bv_or v_16386 v_16387)
  v_16389 <- eval (eq v_16388 (bv_nat 1 1))
  v_16390 <- eval (eq v_16385 v_16389)
  v_16391 <- eval (notBool_ v_16390)
  v_16392 <- eval (extract v_16371 29 30)
  v_16393 <- eval (extract v_16372 5 6)
  v_16394 <- eval (bv_or v_16392 v_16393)
  v_16395 <- eval (eq v_16394 (bv_nat 1 1))
  v_16396 <- eval (eq v_16391 v_16395)
  v_16397 <- eval (notBool_ v_16396)
  v_16398 <- eval (extract v_16371 28 29)
  v_16399 <- eval (extract v_16372 4 5)
  v_16400 <- eval (bv_or v_16398 v_16399)
  v_16401 <- eval (eq v_16400 (bv_nat 1 1))
  v_16402 <- eval (eq v_16397 v_16401)
  v_16403 <- eval (notBool_ v_16402)
  v_16404 <- eval (extract v_16371 27 28)
  v_16405 <- eval (extract v_16372 3 4)
  v_16406 <- eval (bv_or v_16404 v_16405)
  v_16407 <- eval (eq v_16406 (bv_nat 1 1))
  v_16408 <- eval (eq v_16403 v_16407)
  v_16409 <- eval (notBool_ v_16408)
  v_16410 <- eval (extract v_16371 26 27)
  v_16411 <- eval (extract v_16372 2 3)
  v_16412 <- eval (bv_or v_16410 v_16411)
  v_16413 <- eval (eq v_16412 (bv_nat 1 1))
  v_16414 <- eval (eq v_16409 v_16413)
  v_16415 <- eval (notBool_ v_16414)
  v_16416 <- eval (extract v_16371 25 26)
  v_16417 <- eval (extract v_16372 1 2)
  v_16418 <- eval (bv_or v_16416 v_16417)
  v_16419 <- eval (eq v_16418 (bv_nat 1 1))
  v_16420 <- eval (eq v_16415 v_16419)
  v_16421 <- eval (notBool_ v_16420)
  v_16422 <- eval (extract v_16371 24 25)
  v_16423 <- eval (extract v_16372 0 1)
  v_16424 <- eval (bv_or v_16422 v_16423)
  v_16425 <- eval (eq v_16424 (bv_nat 1 1))
  v_16426 <- eval (eq v_16421 v_16425)
  v_16427 <- eval (notBool_ v_16426)
  v_16428 <- eval (notBool_ v_16427)
  v_16429 <- eval (mux v_16428 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16429
  setRegister af undef
  setRegister zf v_16381
  setRegister sf v_16379
  setRegister cf (bv_nat 1 0)
==========================================
orl_X86-SYNTAX (v_2390 : Imm) (v_2392 : Mem)
  v_16436 <- evaluateAddress (v_2392 : Mem)
  v_16437 <- load v_16436 4
  v_16438 <- eval (handleImmediateWithSignExtend (v_2390 : Imm) 32 32)
  v_16439 <- eval (bv_or v_16437 v_16438)
  store v_16436 v_16439 4
  v_16441 <- eval (extract v_16437 0 1)
  v_16442 <- eval (extract v_16438 0 1)
  v_16443 <- eval (bv_or v_16441 v_16442)
  v_16444 <- eval (eq v_16439 (bv_nat 32 0))
  v_16445 <- eval (mux v_16444 (bv_nat 1 1) (bv_nat 1 0))
  v_16446 <- eval (extract v_16437 31 32)
  v_16447 <- eval (extract v_16438 31 32)
  v_16448 <- eval (bv_or v_16446 v_16447)
  v_16449 <- eval (eq v_16448 (bv_nat 1 1))
  v_16450 <- eval (extract v_16437 30 31)
  v_16451 <- eval (extract v_16438 30 31)
  v_16452 <- eval (bv_or v_16450 v_16451)
  v_16453 <- eval (eq v_16452 (bv_nat 1 1))
  v_16454 <- eval (eq v_16449 v_16453)
  v_16455 <- eval (notBool_ v_16454)
  v_16456 <- eval (extract v_16437 29 30)
  v_16457 <- eval (extract v_16438 29 30)
  v_16458 <- eval (bv_or v_16456 v_16457)
  v_16459 <- eval (eq v_16458 (bv_nat 1 1))
  v_16460 <- eval (eq v_16455 v_16459)
  v_16461 <- eval (notBool_ v_16460)
  v_16462 <- eval (extract v_16437 28 29)
  v_16463 <- eval (extract v_16438 28 29)
  v_16464 <- eval (bv_or v_16462 v_16463)
  v_16465 <- eval (eq v_16464 (bv_nat 1 1))
  v_16466 <- eval (eq v_16461 v_16465)
  v_16467 <- eval (notBool_ v_16466)
  v_16468 <- eval (extract v_16437 27 28)
  v_16469 <- eval (extract v_16438 27 28)
  v_16470 <- eval (bv_or v_16468 v_16469)
  v_16471 <- eval (eq v_16470 (bv_nat 1 1))
  v_16472 <- eval (eq v_16467 v_16471)
  v_16473 <- eval (notBool_ v_16472)
  v_16474 <- eval (extract v_16437 26 27)
  v_16475 <- eval (extract v_16438 26 27)
  v_16476 <- eval (bv_or v_16474 v_16475)
  v_16477 <- eval (eq v_16476 (bv_nat 1 1))
  v_16478 <- eval (eq v_16473 v_16477)
  v_16479 <- eval (notBool_ v_16478)
  v_16480 <- eval (extract v_16437 25 26)
  v_16481 <- eval (extract v_16438 25 26)
  v_16482 <- eval (bv_or v_16480 v_16481)
  v_16483 <- eval (eq v_16482 (bv_nat 1 1))
  v_16484 <- eval (eq v_16479 v_16483)
  v_16485 <- eval (notBool_ v_16484)
  v_16486 <- eval (extract v_16437 24 25)
  v_16487 <- eval (extract v_16438 24 25)
  v_16488 <- eval (bv_or v_16486 v_16487)
  v_16489 <- eval (eq v_16488 (bv_nat 1 1))
  v_16490 <- eval (eq v_16485 v_16489)
  v_16491 <- eval (notBool_ v_16490)
  v_16492 <- eval (notBool_ v_16491)
  v_16493 <- eval (mux v_16492 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16493
  setRegister af undef
  setRegister zf v_16445
  setRegister sf v_16443
  setRegister cf (bv_nat 1 0)
==========================================
orl_X86-SYNTAX (v_2390 : Imm) (v_2392 : Mem)
  v_16500 <- evaluateAddress (v_2392 : Mem)
  v_16501 <- load v_16500 4
  v_16502 <- eval (handleImmediateWithSignExtend (v_2390 : Imm) 8 8)
  v_16503 <- eval (svalueMInt v_16502)
  v_16504 <- eval (mi 32 v_16503)
  v_16505 <- eval (bv_or v_16501 v_16504)
  store v_16500 v_16505 4
  v_16507 <- eval (extract v_16501 0 1)
  v_16508 <- eval (extract v_16504 0 1)
  v_16509 <- eval (bv_or v_16507 v_16508)
  v_16510 <- eval (eq v_16505 (bv_nat 32 0))
  v_16511 <- eval (mux v_16510 (bv_nat 1 1) (bv_nat 1 0))
  v_16512 <- eval (extract v_16501 31 32)
  v_16513 <- eval (extract v_16502 7 8)
  v_16514 <- eval (bv_or v_16512 v_16513)
  v_16515 <- eval (eq v_16514 (bv_nat 1 1))
  v_16516 <- eval (extract v_16501 30 31)
  v_16517 <- eval (extract v_16502 6 7)
  v_16518 <- eval (bv_or v_16516 v_16517)
  v_16519 <- eval (eq v_16518 (bv_nat 1 1))
  v_16520 <- eval (eq v_16515 v_16519)
  v_16521 <- eval (notBool_ v_16520)
  v_16522 <- eval (extract v_16501 29 30)
  v_16523 <- eval (extract v_16502 5 6)
  v_16524 <- eval (bv_or v_16522 v_16523)
  v_16525 <- eval (eq v_16524 (bv_nat 1 1))
  v_16526 <- eval (eq v_16521 v_16525)
  v_16527 <- eval (notBool_ v_16526)
  v_16528 <- eval (extract v_16501 28 29)
  v_16529 <- eval (extract v_16502 4 5)
  v_16530 <- eval (bv_or v_16528 v_16529)
  v_16531 <- eval (eq v_16530 (bv_nat 1 1))
  v_16532 <- eval (eq v_16527 v_16531)
  v_16533 <- eval (notBool_ v_16532)
  v_16534 <- eval (extract v_16501 27 28)
  v_16535 <- eval (extract v_16502 3 4)
  v_16536 <- eval (bv_or v_16534 v_16535)
  v_16537 <- eval (eq v_16536 (bv_nat 1 1))
  v_16538 <- eval (eq v_16533 v_16537)
  v_16539 <- eval (notBool_ v_16538)
  v_16540 <- eval (extract v_16501 26 27)
  v_16541 <- eval (extract v_16502 2 3)
  v_16542 <- eval (bv_or v_16540 v_16541)
  v_16543 <- eval (eq v_16542 (bv_nat 1 1))
  v_16544 <- eval (eq v_16539 v_16543)
  v_16545 <- eval (notBool_ v_16544)
  v_16546 <- eval (extract v_16501 25 26)
  v_16547 <- eval (extract v_16502 1 2)
  v_16548 <- eval (bv_or v_16546 v_16547)
  v_16549 <- eval (eq v_16548 (bv_nat 1 1))
  v_16550 <- eval (eq v_16545 v_16549)
  v_16551 <- eval (notBool_ v_16550)
  v_16552 <- eval (extract v_16501 24 25)
  v_16553 <- eval (extract v_16502 0 1)
  v_16554 <- eval (bv_or v_16552 v_16553)
  v_16555 <- eval (eq v_16554 (bv_nat 1 1))
  v_16556 <- eval (eq v_16551 v_16555)
  v_16557 <- eval (notBool_ v_16556)
  v_16558 <- eval (notBool_ v_16557)
  v_16559 <- eval (mux v_16558 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16559
  setRegister af undef
  setRegister zf v_16511
  setRegister sf v_16509
  setRegister cf (bv_nat 1 0)
==========================================
orl_X86-SYNTAX (v_2396 : R32) (v_2395 : Mem)
  v_16566 <- evaluateAddress (v_2395 : Mem)
  v_16567 <- load v_16566 4
  v_16568 <- getRegister (v_2396 : R32)
  v_16569 <- eval (bv_or v_16567 v_16568)
  store v_16566 v_16569 4
  v_16571 <- eval (extract v_16567 0 1)
  v_16572 <- eval (extract v_16568 0 1)
  v_16573 <- eval (bv_or v_16571 v_16572)
  v_16574 <- eval (eq v_16569 (bv_nat 32 0))
  v_16575 <- eval (mux v_16574 (bv_nat 1 1) (bv_nat 1 0))
  v_16576 <- eval (extract v_16567 31 32)
  v_16577 <- eval (extract v_16568 31 32)
  v_16578 <- eval (bv_or v_16576 v_16577)
  v_16579 <- eval (eq v_16578 (bv_nat 1 1))
  v_16580 <- eval (extract v_16567 30 31)
  v_16581 <- eval (extract v_16568 30 31)
  v_16582 <- eval (bv_or v_16580 v_16581)
  v_16583 <- eval (eq v_16582 (bv_nat 1 1))
  v_16584 <- eval (eq v_16579 v_16583)
  v_16585 <- eval (notBool_ v_16584)
  v_16586 <- eval (extract v_16567 29 30)
  v_16587 <- eval (extract v_16568 29 30)
  v_16588 <- eval (bv_or v_16586 v_16587)
  v_16589 <- eval (eq v_16588 (bv_nat 1 1))
  v_16590 <- eval (eq v_16585 v_16589)
  v_16591 <- eval (notBool_ v_16590)
  v_16592 <- eval (extract v_16567 28 29)
  v_16593 <- eval (extract v_16568 28 29)
  v_16594 <- eval (bv_or v_16592 v_16593)
  v_16595 <- eval (eq v_16594 (bv_nat 1 1))
  v_16596 <- eval (eq v_16591 v_16595)
  v_16597 <- eval (notBool_ v_16596)
  v_16598 <- eval (extract v_16567 27 28)
  v_16599 <- eval (extract v_16568 27 28)
  v_16600 <- eval (bv_or v_16598 v_16599)
  v_16601 <- eval (eq v_16600 (bv_nat 1 1))
  v_16602 <- eval (eq v_16597 v_16601)
  v_16603 <- eval (notBool_ v_16602)
  v_16604 <- eval (extract v_16567 26 27)
  v_16605 <- eval (extract v_16568 26 27)
  v_16606 <- eval (bv_or v_16604 v_16605)
  v_16607 <- eval (eq v_16606 (bv_nat 1 1))
  v_16608 <- eval (eq v_16603 v_16607)
  v_16609 <- eval (notBool_ v_16608)
  v_16610 <- eval (extract v_16567 25 26)
  v_16611 <- eval (extract v_16568 25 26)
  v_16612 <- eval (bv_or v_16610 v_16611)
  v_16613 <- eval (eq v_16612 (bv_nat 1 1))
  v_16614 <- eval (eq v_16609 v_16613)
  v_16615 <- eval (notBool_ v_16614)
  v_16616 <- eval (extract v_16567 24 25)
  v_16617 <- eval (extract v_16568 24 25)
  v_16618 <- eval (bv_or v_16616 v_16617)
  v_16619 <- eval (eq v_16618 (bv_nat 1 1))
  v_16620 <- eval (eq v_16615 v_16619)
  v_16621 <- eval (notBool_ v_16620)
  v_16622 <- eval (notBool_ v_16621)
  v_16623 <- eval (mux v_16622 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16623
  setRegister af undef
  setRegister zf v_16575
  setRegister sf v_16573
  setRegister cf (bv_nat 1 0)
==========================================
orq_X86-SYNTAX (v_2437 : Imm) (v_2436 : Mem)
  v_16630 <- evaluateAddress (v_2436 : Mem)
  v_16631 <- load v_16630 8
  v_16632 <- eval (handleImmediateWithSignExtend (v_2437 : Imm) 32 32)
  v_16633 <- eval (svalueMInt v_16632)
  v_16634 <- eval (mi 64 v_16633)
  v_16635 <- eval (bv_or v_16631 v_16634)
  store v_16630 v_16635 8
  v_16637 <- eval (extract v_16631 0 1)
  v_16638 <- eval (extract v_16634 0 1)
  v_16639 <- eval (bv_or v_16637 v_16638)
  v_16640 <- eval (eq v_16635 (bv_nat 64 0))
  v_16641 <- eval (mux v_16640 (bv_nat 1 1) (bv_nat 1 0))
  v_16642 <- eval (extract v_16631 63 64)
  v_16643 <- eval (extract v_16632 31 32)
  v_16644 <- eval (bv_or v_16642 v_16643)
  v_16645 <- eval (eq v_16644 (bv_nat 1 1))
  v_16646 <- eval (extract v_16631 62 63)
  v_16647 <- eval (extract v_16632 30 31)
  v_16648 <- eval (bv_or v_16646 v_16647)
  v_16649 <- eval (eq v_16648 (bv_nat 1 1))
  v_16650 <- eval (eq v_16645 v_16649)
  v_16651 <- eval (notBool_ v_16650)
  v_16652 <- eval (extract v_16631 61 62)
  v_16653 <- eval (extract v_16632 29 30)
  v_16654 <- eval (bv_or v_16652 v_16653)
  v_16655 <- eval (eq v_16654 (bv_nat 1 1))
  v_16656 <- eval (eq v_16651 v_16655)
  v_16657 <- eval (notBool_ v_16656)
  v_16658 <- eval (extract v_16631 60 61)
  v_16659 <- eval (extract v_16632 28 29)
  v_16660 <- eval (bv_or v_16658 v_16659)
  v_16661 <- eval (eq v_16660 (bv_nat 1 1))
  v_16662 <- eval (eq v_16657 v_16661)
  v_16663 <- eval (notBool_ v_16662)
  v_16664 <- eval (extract v_16631 59 60)
  v_16665 <- eval (extract v_16632 27 28)
  v_16666 <- eval (bv_or v_16664 v_16665)
  v_16667 <- eval (eq v_16666 (bv_nat 1 1))
  v_16668 <- eval (eq v_16663 v_16667)
  v_16669 <- eval (notBool_ v_16668)
  v_16670 <- eval (extract v_16631 58 59)
  v_16671 <- eval (extract v_16632 26 27)
  v_16672 <- eval (bv_or v_16670 v_16671)
  v_16673 <- eval (eq v_16672 (bv_nat 1 1))
  v_16674 <- eval (eq v_16669 v_16673)
  v_16675 <- eval (notBool_ v_16674)
  v_16676 <- eval (extract v_16631 57 58)
  v_16677 <- eval (extract v_16632 25 26)
  v_16678 <- eval (bv_or v_16676 v_16677)
  v_16679 <- eval (eq v_16678 (bv_nat 1 1))
  v_16680 <- eval (eq v_16675 v_16679)
  v_16681 <- eval (notBool_ v_16680)
  v_16682 <- eval (extract v_16631 56 57)
  v_16683 <- eval (extract v_16632 24 25)
  v_16684 <- eval (bv_or v_16682 v_16683)
  v_16685 <- eval (eq v_16684 (bv_nat 1 1))
  v_16686 <- eval (eq v_16681 v_16685)
  v_16687 <- eval (notBool_ v_16686)
  v_16688 <- eval (notBool_ v_16687)
  v_16689 <- eval (mux v_16688 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16689
  setRegister af undef
  setRegister zf v_16641
  setRegister sf v_16639
  setRegister cf (bv_nat 1 0)
==========================================
orq_X86-SYNTAX (v_2437 : Imm) (v_2436 : Mem)
  v_16696 <- evaluateAddress (v_2436 : Mem)
  v_16697 <- load v_16696 8
  v_16698 <- eval (handleImmediateWithSignExtend (v_2437 : Imm) 8 8)
  v_16699 <- eval (svalueMInt v_16698)
  v_16700 <- eval (mi 64 v_16699)
  v_16701 <- eval (bv_or v_16697 v_16700)
  store v_16696 v_16701 8
  v_16703 <- eval (extract v_16697 0 1)
  v_16704 <- eval (extract v_16700 0 1)
  v_16705 <- eval (bv_or v_16703 v_16704)
  v_16706 <- eval (eq v_16701 (bv_nat 64 0))
  v_16707 <- eval (mux v_16706 (bv_nat 1 1) (bv_nat 1 0))
  v_16708 <- eval (extract v_16697 63 64)
  v_16709 <- eval (extract v_16698 7 8)
  v_16710 <- eval (bv_or v_16708 v_16709)
  v_16711 <- eval (eq v_16710 (bv_nat 1 1))
  v_16712 <- eval (extract v_16697 62 63)
  v_16713 <- eval (extract v_16698 6 7)
  v_16714 <- eval (bv_or v_16712 v_16713)
  v_16715 <- eval (eq v_16714 (bv_nat 1 1))
  v_16716 <- eval (eq v_16711 v_16715)
  v_16717 <- eval (notBool_ v_16716)
  v_16718 <- eval (extract v_16697 61 62)
  v_16719 <- eval (extract v_16698 5 6)
  v_16720 <- eval (bv_or v_16718 v_16719)
  v_16721 <- eval (eq v_16720 (bv_nat 1 1))
  v_16722 <- eval (eq v_16717 v_16721)
  v_16723 <- eval (notBool_ v_16722)
  v_16724 <- eval (extract v_16697 60 61)
  v_16725 <- eval (extract v_16698 4 5)
  v_16726 <- eval (bv_or v_16724 v_16725)
  v_16727 <- eval (eq v_16726 (bv_nat 1 1))
  v_16728 <- eval (eq v_16723 v_16727)
  v_16729 <- eval (notBool_ v_16728)
  v_16730 <- eval (extract v_16697 59 60)
  v_16731 <- eval (extract v_16698 3 4)
  v_16732 <- eval (bv_or v_16730 v_16731)
  v_16733 <- eval (eq v_16732 (bv_nat 1 1))
  v_16734 <- eval (eq v_16729 v_16733)
  v_16735 <- eval (notBool_ v_16734)
  v_16736 <- eval (extract v_16697 58 59)
  v_16737 <- eval (extract v_16698 2 3)
  v_16738 <- eval (bv_or v_16736 v_16737)
  v_16739 <- eval (eq v_16738 (bv_nat 1 1))
  v_16740 <- eval (eq v_16735 v_16739)
  v_16741 <- eval (notBool_ v_16740)
  v_16742 <- eval (extract v_16697 57 58)
  v_16743 <- eval (extract v_16698 1 2)
  v_16744 <- eval (bv_or v_16742 v_16743)
  v_16745 <- eval (eq v_16744 (bv_nat 1 1))
  v_16746 <- eval (eq v_16741 v_16745)
  v_16747 <- eval (notBool_ v_16746)
  v_16748 <- eval (extract v_16697 56 57)
  v_16749 <- eval (extract v_16698 0 1)
  v_16750 <- eval (bv_or v_16748 v_16749)
  v_16751 <- eval (eq v_16750 (bv_nat 1 1))
  v_16752 <- eval (eq v_16747 v_16751)
  v_16753 <- eval (notBool_ v_16752)
  v_16754 <- eval (notBool_ v_16753)
  v_16755 <- eval (mux v_16754 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16755
  setRegister af undef
  setRegister zf v_16707
  setRegister sf v_16705
  setRegister cf (bv_nat 1 0)
==========================================
orq_X86-SYNTAX (v_2439 : Imm) (v_2441 : Mem)
  v_16762 <- evaluateAddress (v_2441 : Mem)
  v_16763 <- load v_16762 8
  v_16764 <- eval (handleImmediateWithSignExtend (v_2439 : Imm) 32 32)
  v_16765 <- eval (svalueMInt v_16764)
  v_16766 <- eval (mi 64 v_16765)
  v_16767 <- eval (bv_or v_16763 v_16766)
  store v_16762 v_16767 8
  v_16769 <- eval (extract v_16763 0 1)
  v_16770 <- eval (extract v_16766 0 1)
  v_16771 <- eval (bv_or v_16769 v_16770)
  v_16772 <- eval (eq v_16767 (bv_nat 64 0))
  v_16773 <- eval (mux v_16772 (bv_nat 1 1) (bv_nat 1 0))
  v_16774 <- eval (extract v_16763 63 64)
  v_16775 <- eval (extract v_16764 31 32)
  v_16776 <- eval (bv_or v_16774 v_16775)
  v_16777 <- eval (eq v_16776 (bv_nat 1 1))
  v_16778 <- eval (extract v_16763 62 63)
  v_16779 <- eval (extract v_16764 30 31)
  v_16780 <- eval (bv_or v_16778 v_16779)
  v_16781 <- eval (eq v_16780 (bv_nat 1 1))
  v_16782 <- eval (eq v_16777 v_16781)
  v_16783 <- eval (notBool_ v_16782)
  v_16784 <- eval (extract v_16763 61 62)
  v_16785 <- eval (extract v_16764 29 30)
  v_16786 <- eval (bv_or v_16784 v_16785)
  v_16787 <- eval (eq v_16786 (bv_nat 1 1))
  v_16788 <- eval (eq v_16783 v_16787)
  v_16789 <- eval (notBool_ v_16788)
  v_16790 <- eval (extract v_16763 60 61)
  v_16791 <- eval (extract v_16764 28 29)
  v_16792 <- eval (bv_or v_16790 v_16791)
  v_16793 <- eval (eq v_16792 (bv_nat 1 1))
  v_16794 <- eval (eq v_16789 v_16793)
  v_16795 <- eval (notBool_ v_16794)
  v_16796 <- eval (extract v_16763 59 60)
  v_16797 <- eval (extract v_16764 27 28)
  v_16798 <- eval (bv_or v_16796 v_16797)
  v_16799 <- eval (eq v_16798 (bv_nat 1 1))
  v_16800 <- eval (eq v_16795 v_16799)
  v_16801 <- eval (notBool_ v_16800)
  v_16802 <- eval (extract v_16763 58 59)
  v_16803 <- eval (extract v_16764 26 27)
  v_16804 <- eval (bv_or v_16802 v_16803)
  v_16805 <- eval (eq v_16804 (bv_nat 1 1))
  v_16806 <- eval (eq v_16801 v_16805)
  v_16807 <- eval (notBool_ v_16806)
  v_16808 <- eval (extract v_16763 57 58)
  v_16809 <- eval (extract v_16764 25 26)
  v_16810 <- eval (bv_or v_16808 v_16809)
  v_16811 <- eval (eq v_16810 (bv_nat 1 1))
  v_16812 <- eval (eq v_16807 v_16811)
  v_16813 <- eval (notBool_ v_16812)
  v_16814 <- eval (extract v_16763 56 57)
  v_16815 <- eval (extract v_16764 24 25)
  v_16816 <- eval (bv_or v_16814 v_16815)
  v_16817 <- eval (eq v_16816 (bv_nat 1 1))
  v_16818 <- eval (eq v_16813 v_16817)
  v_16819 <- eval (notBool_ v_16818)
  v_16820 <- eval (notBool_ v_16819)
  v_16821 <- eval (mux v_16820 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16821
  setRegister af undef
  setRegister zf v_16773
  setRegister sf v_16771
  setRegister cf (bv_nat 1 0)
==========================================
orq_X86-SYNTAX (v_2439 : Imm) (v_2441 : Mem)
  v_16828 <- evaluateAddress (v_2441 : Mem)
  v_16829 <- load v_16828 8
  v_16830 <- eval (handleImmediateWithSignExtend (v_2439 : Imm) 8 8)
  v_16831 <- eval (svalueMInt v_16830)
  v_16832 <- eval (mi 64 v_16831)
  v_16833 <- eval (bv_or v_16829 v_16832)
  store v_16828 v_16833 8
  v_16835 <- eval (extract v_16829 0 1)
  v_16836 <- eval (extract v_16832 0 1)
  v_16837 <- eval (bv_or v_16835 v_16836)
  v_16838 <- eval (eq v_16833 (bv_nat 64 0))
  v_16839 <- eval (mux v_16838 (bv_nat 1 1) (bv_nat 1 0))
  v_16840 <- eval (extract v_16829 63 64)
  v_16841 <- eval (extract v_16830 7 8)
  v_16842 <- eval (bv_or v_16840 v_16841)
  v_16843 <- eval (eq v_16842 (bv_nat 1 1))
  v_16844 <- eval (extract v_16829 62 63)
  v_16845 <- eval (extract v_16830 6 7)
  v_16846 <- eval (bv_or v_16844 v_16845)
  v_16847 <- eval (eq v_16846 (bv_nat 1 1))
  v_16848 <- eval (eq v_16843 v_16847)
  v_16849 <- eval (notBool_ v_16848)
  v_16850 <- eval (extract v_16829 61 62)
  v_16851 <- eval (extract v_16830 5 6)
  v_16852 <- eval (bv_or v_16850 v_16851)
  v_16853 <- eval (eq v_16852 (bv_nat 1 1))
  v_16854 <- eval (eq v_16849 v_16853)
  v_16855 <- eval (notBool_ v_16854)
  v_16856 <- eval (extract v_16829 60 61)
  v_16857 <- eval (extract v_16830 4 5)
  v_16858 <- eval (bv_or v_16856 v_16857)
  v_16859 <- eval (eq v_16858 (bv_nat 1 1))
  v_16860 <- eval (eq v_16855 v_16859)
  v_16861 <- eval (notBool_ v_16860)
  v_16862 <- eval (extract v_16829 59 60)
  v_16863 <- eval (extract v_16830 3 4)
  v_16864 <- eval (bv_or v_16862 v_16863)
  v_16865 <- eval (eq v_16864 (bv_nat 1 1))
  v_16866 <- eval (eq v_16861 v_16865)
  v_16867 <- eval (notBool_ v_16866)
  v_16868 <- eval (extract v_16829 58 59)
  v_16869 <- eval (extract v_16830 2 3)
  v_16870 <- eval (bv_or v_16868 v_16869)
  v_16871 <- eval (eq v_16870 (bv_nat 1 1))
  v_16872 <- eval (eq v_16867 v_16871)
  v_16873 <- eval (notBool_ v_16872)
  v_16874 <- eval (extract v_16829 57 58)
  v_16875 <- eval (extract v_16830 1 2)
  v_16876 <- eval (bv_or v_16874 v_16875)
  v_16877 <- eval (eq v_16876 (bv_nat 1 1))
  v_16878 <- eval (eq v_16873 v_16877)
  v_16879 <- eval (notBool_ v_16878)
  v_16880 <- eval (extract v_16829 56 57)
  v_16881 <- eval (extract v_16830 0 1)
  v_16882 <- eval (bv_or v_16880 v_16881)
  v_16883 <- eval (eq v_16882 (bv_nat 1 1))
  v_16884 <- eval (eq v_16879 v_16883)
  v_16885 <- eval (notBool_ v_16884)
  v_16886 <- eval (notBool_ v_16885)
  v_16887 <- eval (mux v_16886 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16887
  setRegister af undef
  setRegister zf v_16839
  setRegister sf v_16837
  setRegister cf (bv_nat 1 0)
==========================================
orq_X86-SYNTAX (v_2445 : R64) (v_2444 : Mem)
  v_16894 <- evaluateAddress (v_2444 : Mem)
  v_16895 <- load v_16894 8
  v_16896 <- getRegister (v_2445 : R64)
  v_16897 <- eval (bv_or v_16895 v_16896)
  store v_16894 v_16897 8
  v_16899 <- eval (extract v_16895 0 1)
  v_16900 <- eval (extract v_16896 0 1)
  v_16901 <- eval (bv_or v_16899 v_16900)
  v_16902 <- eval (eq v_16897 (bv_nat 64 0))
  v_16903 <- eval (mux v_16902 (bv_nat 1 1) (bv_nat 1 0))
  v_16904 <- eval (extract v_16895 63 64)
  v_16905 <- eval (extract v_16896 63 64)
  v_16906 <- eval (bv_or v_16904 v_16905)
  v_16907 <- eval (eq v_16906 (bv_nat 1 1))
  v_16908 <- eval (extract v_16895 62 63)
  v_16909 <- eval (extract v_16896 62 63)
  v_16910 <- eval (bv_or v_16908 v_16909)
  v_16911 <- eval (eq v_16910 (bv_nat 1 1))
  v_16912 <- eval (eq v_16907 v_16911)
  v_16913 <- eval (notBool_ v_16912)
  v_16914 <- eval (extract v_16895 61 62)
  v_16915 <- eval (extract v_16896 61 62)
  v_16916 <- eval (bv_or v_16914 v_16915)
  v_16917 <- eval (eq v_16916 (bv_nat 1 1))
  v_16918 <- eval (eq v_16913 v_16917)
  v_16919 <- eval (notBool_ v_16918)
  v_16920 <- eval (extract v_16895 60 61)
  v_16921 <- eval (extract v_16896 60 61)
  v_16922 <- eval (bv_or v_16920 v_16921)
  v_16923 <- eval (eq v_16922 (bv_nat 1 1))
  v_16924 <- eval (eq v_16919 v_16923)
  v_16925 <- eval (notBool_ v_16924)
  v_16926 <- eval (extract v_16895 59 60)
  v_16927 <- eval (extract v_16896 59 60)
  v_16928 <- eval (bv_or v_16926 v_16927)
  v_16929 <- eval (eq v_16928 (bv_nat 1 1))
  v_16930 <- eval (eq v_16925 v_16929)
  v_16931 <- eval (notBool_ v_16930)
  v_16932 <- eval (extract v_16895 58 59)
  v_16933 <- eval (extract v_16896 58 59)
  v_16934 <- eval (bv_or v_16932 v_16933)
  v_16935 <- eval (eq v_16934 (bv_nat 1 1))
  v_16936 <- eval (eq v_16931 v_16935)
  v_16937 <- eval (notBool_ v_16936)
  v_16938 <- eval (extract v_16895 57 58)
  v_16939 <- eval (extract v_16896 57 58)
  v_16940 <- eval (bv_or v_16938 v_16939)
  v_16941 <- eval (eq v_16940 (bv_nat 1 1))
  v_16942 <- eval (eq v_16937 v_16941)
  v_16943 <- eval (notBool_ v_16942)
  v_16944 <- eval (extract v_16895 56 57)
  v_16945 <- eval (extract v_16896 56 57)
  v_16946 <- eval (bv_or v_16944 v_16945)
  v_16947 <- eval (eq v_16946 (bv_nat 1 1))
  v_16948 <- eval (eq v_16943 v_16947)
  v_16949 <- eval (notBool_ v_16948)
  v_16950 <- eval (notBool_ v_16949)
  v_16951 <- eval (mux v_16950 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_16951
  setRegister af undef
  setRegister zf v_16903
  setRegister sf v_16901
  setRegister cf (bv_nat 1 0)
==========================================
orw_X86-SYNTAX (v_2476 : Imm) (v_2475 : Mem)
  v_16958 <- evaluateAddress (v_2475 : Mem)
  v_16959 <- load v_16958 2
  v_16960 <- eval (handleImmediateWithSignExtend (v_2476 : Imm) 16 16)
  v_16961 <- eval (bv_or v_16959 v_16960)
  store v_16958 v_16961 2
  v_16963 <- eval (extract v_16959 0 1)
  v_16964 <- eval (extract v_16960 0 1)
  v_16965 <- eval (bv_or v_16963 v_16964)
  v_16966 <- eval (eq v_16961 (bv_nat 16 0))
  v_16967 <- eval (mux v_16966 (bv_nat 1 1) (bv_nat 1 0))
  v_16968 <- eval (extract v_16959 15 16)
  v_16969 <- eval (extract v_16960 15 16)
  v_16970 <- eval (bv_or v_16968 v_16969)
  v_16971 <- eval (eq v_16970 (bv_nat 1 1))
  v_16972 <- eval (extract v_16959 14 15)
  v_16973 <- eval (extract v_16960 14 15)
  v_16974 <- eval (bv_or v_16972 v_16973)
  v_16975 <- eval (eq v_16974 (bv_nat 1 1))
  v_16976 <- eval (eq v_16971 v_16975)
  v_16977 <- eval (notBool_ v_16976)
  v_16978 <- eval (extract v_16959 13 14)
  v_16979 <- eval (extract v_16960 13 14)
  v_16980 <- eval (bv_or v_16978 v_16979)
  v_16981 <- eval (eq v_16980 (bv_nat 1 1))
  v_16982 <- eval (eq v_16977 v_16981)
  v_16983 <- eval (notBool_ v_16982)
  v_16984 <- eval (extract v_16959 12 13)
  v_16985 <- eval (extract v_16960 12 13)
  v_16986 <- eval (bv_or v_16984 v_16985)
  v_16987 <- eval (eq v_16986 (bv_nat 1 1))
  v_16988 <- eval (eq v_16983 v_16987)
  v_16989 <- eval (notBool_ v_16988)
  v_16990 <- eval (extract v_16959 11 12)
  v_16991 <- eval (extract v_16960 11 12)
  v_16992 <- eval (bv_or v_16990 v_16991)
  v_16993 <- eval (eq v_16992 (bv_nat 1 1))
  v_16994 <- eval (eq v_16989 v_16993)
  v_16995 <- eval (notBool_ v_16994)
  v_16996 <- eval (extract v_16959 10 11)
  v_16997 <- eval (extract v_16960 10 11)
  v_16998 <- eval (bv_or v_16996 v_16997)
  v_16999 <- eval (eq v_16998 (bv_nat 1 1))
  v_17000 <- eval (eq v_16995 v_16999)
  v_17001 <- eval (notBool_ v_17000)
  v_17002 <- eval (extract v_16959 9 10)
  v_17003 <- eval (extract v_16960 9 10)
  v_17004 <- eval (bv_or v_17002 v_17003)
  v_17005 <- eval (eq v_17004 (bv_nat 1 1))
  v_17006 <- eval (eq v_17001 v_17005)
  v_17007 <- eval (notBool_ v_17006)
  v_17008 <- eval (extract v_16959 8 9)
  v_17009 <- eval (extract v_16960 8 9)
  v_17010 <- eval (bv_or v_17008 v_17009)
  v_17011 <- eval (eq v_17010 (bv_nat 1 1))
  v_17012 <- eval (eq v_17007 v_17011)
  v_17013 <- eval (notBool_ v_17012)
  v_17014 <- eval (notBool_ v_17013)
  v_17015 <- eval (mux v_17014 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_17015
  setRegister af undef
  setRegister zf v_16967
  setRegister sf v_16965
  setRegister cf (bv_nat 1 0)
==========================================
orw_X86-SYNTAX (v_2476 : Imm) (v_2475 : Mem)
  v_17022 <- evaluateAddress (v_2475 : Mem)
  v_17023 <- load v_17022 2
  v_17024 <- eval (handleImmediateWithSignExtend (v_2476 : Imm) 8 8)
  v_17025 <- eval (svalueMInt v_17024)
  v_17026 <- eval (mi 16 v_17025)
  v_17027 <- eval (bv_or v_17023 v_17026)
  store v_17022 v_17027 2
  v_17029 <- eval (extract v_17023 0 1)
  v_17030 <- eval (extract v_17026 0 1)
  v_17031 <- eval (bv_or v_17029 v_17030)
  v_17032 <- eval (eq v_17027 (bv_nat 16 0))
  v_17033 <- eval (mux v_17032 (bv_nat 1 1) (bv_nat 1 0))
  v_17034 <- eval (extract v_17023 15 16)
  v_17035 <- eval (extract v_17024 7 8)
  v_17036 <- eval (bv_or v_17034 v_17035)
  v_17037 <- eval (eq v_17036 (bv_nat 1 1))
  v_17038 <- eval (extract v_17023 14 15)
  v_17039 <- eval (extract v_17024 6 7)
  v_17040 <- eval (bv_or v_17038 v_17039)
  v_17041 <- eval (eq v_17040 (bv_nat 1 1))
  v_17042 <- eval (eq v_17037 v_17041)
  v_17043 <- eval (notBool_ v_17042)
  v_17044 <- eval (extract v_17023 13 14)
  v_17045 <- eval (extract v_17024 5 6)
  v_17046 <- eval (bv_or v_17044 v_17045)
  v_17047 <- eval (eq v_17046 (bv_nat 1 1))
  v_17048 <- eval (eq v_17043 v_17047)
  v_17049 <- eval (notBool_ v_17048)
  v_17050 <- eval (extract v_17023 12 13)
  v_17051 <- eval (extract v_17024 4 5)
  v_17052 <- eval (bv_or v_17050 v_17051)
  v_17053 <- eval (eq v_17052 (bv_nat 1 1))
  v_17054 <- eval (eq v_17049 v_17053)
  v_17055 <- eval (notBool_ v_17054)
  v_17056 <- eval (extract v_17023 11 12)
  v_17057 <- eval (extract v_17024 3 4)
  v_17058 <- eval (bv_or v_17056 v_17057)
  v_17059 <- eval (eq v_17058 (bv_nat 1 1))
  v_17060 <- eval (eq v_17055 v_17059)
  v_17061 <- eval (notBool_ v_17060)
  v_17062 <- eval (extract v_17023 10 11)
  v_17063 <- eval (extract v_17024 2 3)
  v_17064 <- eval (bv_or v_17062 v_17063)
  v_17065 <- eval (eq v_17064 (bv_nat 1 1))
  v_17066 <- eval (eq v_17061 v_17065)
  v_17067 <- eval (notBool_ v_17066)
  v_17068 <- eval (extract v_17023 9 10)
  v_17069 <- eval (extract v_17024 1 2)
  v_17070 <- eval (bv_or v_17068 v_17069)
  v_17071 <- eval (eq v_17070 (bv_nat 1 1))
  v_17072 <- eval (eq v_17067 v_17071)
  v_17073 <- eval (notBool_ v_17072)
  v_17074 <- eval (extract v_17023 8 9)
  v_17075 <- eval (extract v_17024 0 1)
  v_17076 <- eval (bv_or v_17074 v_17075)
  v_17077 <- eval (eq v_17076 (bv_nat 1 1))
  v_17078 <- eval (eq v_17073 v_17077)
  v_17079 <- eval (notBool_ v_17078)
  v_17080 <- eval (notBool_ v_17079)
  v_17081 <- eval (mux v_17080 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_17081
  setRegister af undef
  setRegister zf v_17033
  setRegister sf v_17031
  setRegister cf (bv_nat 1 0)
==========================================
orw_X86-SYNTAX (v_2478 : Imm) (v_2480 : Mem)
  v_17088 <- evaluateAddress (v_2480 : Mem)
  v_17089 <- load v_17088 2
  v_17090 <- eval (handleImmediateWithSignExtend (v_2478 : Imm) 16 16)
  v_17091 <- eval (bv_or v_17089 v_17090)
  store v_17088 v_17091 2
  v_17093 <- eval (extract v_17089 0 1)
  v_17094 <- eval (extract v_17090 0 1)
  v_17095 <- eval (bv_or v_17093 v_17094)
  v_17096 <- eval (eq v_17091 (bv_nat 16 0))
  v_17097 <- eval (mux v_17096 (bv_nat 1 1) (bv_nat 1 0))
  v_17098 <- eval (extract v_17089 15 16)
  v_17099 <- eval (extract v_17090 15 16)
  v_17100 <- eval (bv_or v_17098 v_17099)
  v_17101 <- eval (eq v_17100 (bv_nat 1 1))
  v_17102 <- eval (extract v_17089 14 15)
  v_17103 <- eval (extract v_17090 14 15)
  v_17104 <- eval (bv_or v_17102 v_17103)
  v_17105 <- eval (eq v_17104 (bv_nat 1 1))
  v_17106 <- eval (eq v_17101 v_17105)
  v_17107 <- eval (notBool_ v_17106)
  v_17108 <- eval (extract v_17089 13 14)
  v_17109 <- eval (extract v_17090 13 14)
  v_17110 <- eval (bv_or v_17108 v_17109)
  v_17111 <- eval (eq v_17110 (bv_nat 1 1))
  v_17112 <- eval (eq v_17107 v_17111)
  v_17113 <- eval (notBool_ v_17112)
  v_17114 <- eval (extract v_17089 12 13)
  v_17115 <- eval (extract v_17090 12 13)
  v_17116 <- eval (bv_or v_17114 v_17115)
  v_17117 <- eval (eq v_17116 (bv_nat 1 1))
  v_17118 <- eval (eq v_17113 v_17117)
  v_17119 <- eval (notBool_ v_17118)
  v_17120 <- eval (extract v_17089 11 12)
  v_17121 <- eval (extract v_17090 11 12)
  v_17122 <- eval (bv_or v_17120 v_17121)
  v_17123 <- eval (eq v_17122 (bv_nat 1 1))
  v_17124 <- eval (eq v_17119 v_17123)
  v_17125 <- eval (notBool_ v_17124)
  v_17126 <- eval (extract v_17089 10 11)
  v_17127 <- eval (extract v_17090 10 11)
  v_17128 <- eval (bv_or v_17126 v_17127)
  v_17129 <- eval (eq v_17128 (bv_nat 1 1))
  v_17130 <- eval (eq v_17125 v_17129)
  v_17131 <- eval (notBool_ v_17130)
  v_17132 <- eval (extract v_17089 9 10)
  v_17133 <- eval (extract v_17090 9 10)
  v_17134 <- eval (bv_or v_17132 v_17133)
  v_17135 <- eval (eq v_17134 (bv_nat 1 1))
  v_17136 <- eval (eq v_17131 v_17135)
  v_17137 <- eval (notBool_ v_17136)
  v_17138 <- eval (extract v_17089 8 9)
  v_17139 <- eval (extract v_17090 8 9)
  v_17140 <- eval (bv_or v_17138 v_17139)
  v_17141 <- eval (eq v_17140 (bv_nat 1 1))
  v_17142 <- eval (eq v_17137 v_17141)
  v_17143 <- eval (notBool_ v_17142)
  v_17144 <- eval (notBool_ v_17143)
  v_17145 <- eval (mux v_17144 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_17145
  setRegister af undef
  setRegister zf v_17097
  setRegister sf v_17095
  setRegister cf (bv_nat 1 0)
==========================================
orw_X86-SYNTAX (v_2478 : Imm) (v_2480 : Mem)
  v_17152 <- evaluateAddress (v_2480 : Mem)
  v_17153 <- load v_17152 2
  v_17154 <- eval (handleImmediateWithSignExtend (v_2478 : Imm) 8 8)
  v_17155 <- eval (svalueMInt v_17154)
  v_17156 <- eval (mi 16 v_17155)
  v_17157 <- eval (bv_or v_17153 v_17156)
  store v_17152 v_17157 2
  v_17159 <- eval (extract v_17153 0 1)
  v_17160 <- eval (extract v_17156 0 1)
  v_17161 <- eval (bv_or v_17159 v_17160)
  v_17162 <- eval (eq v_17157 (bv_nat 16 0))
  v_17163 <- eval (mux v_17162 (bv_nat 1 1) (bv_nat 1 0))
  v_17164 <- eval (extract v_17153 15 16)
  v_17165 <- eval (extract v_17154 7 8)
  v_17166 <- eval (bv_or v_17164 v_17165)
  v_17167 <- eval (eq v_17166 (bv_nat 1 1))
  v_17168 <- eval (extract v_17153 14 15)
  v_17169 <- eval (extract v_17154 6 7)
  v_17170 <- eval (bv_or v_17168 v_17169)
  v_17171 <- eval (eq v_17170 (bv_nat 1 1))
  v_17172 <- eval (eq v_17167 v_17171)
  v_17173 <- eval (notBool_ v_17172)
  v_17174 <- eval (extract v_17153 13 14)
  v_17175 <- eval (extract v_17154 5 6)
  v_17176 <- eval (bv_or v_17174 v_17175)
  v_17177 <- eval (eq v_17176 (bv_nat 1 1))
  v_17178 <- eval (eq v_17173 v_17177)
  v_17179 <- eval (notBool_ v_17178)
  v_17180 <- eval (extract v_17153 12 13)
  v_17181 <- eval (extract v_17154 4 5)
  v_17182 <- eval (bv_or v_17180 v_17181)
  v_17183 <- eval (eq v_17182 (bv_nat 1 1))
  v_17184 <- eval (eq v_17179 v_17183)
  v_17185 <- eval (notBool_ v_17184)
  v_17186 <- eval (extract v_17153 11 12)
  v_17187 <- eval (extract v_17154 3 4)
  v_17188 <- eval (bv_or v_17186 v_17187)
  v_17189 <- eval (eq v_17188 (bv_nat 1 1))
  v_17190 <- eval (eq v_17185 v_17189)
  v_17191 <- eval (notBool_ v_17190)
  v_17192 <- eval (extract v_17153 10 11)
  v_17193 <- eval (extract v_17154 2 3)
  v_17194 <- eval (bv_or v_17192 v_17193)
  v_17195 <- eval (eq v_17194 (bv_nat 1 1))
  v_17196 <- eval (eq v_17191 v_17195)
  v_17197 <- eval (notBool_ v_17196)
  v_17198 <- eval (extract v_17153 9 10)
  v_17199 <- eval (extract v_17154 1 2)
  v_17200 <- eval (bv_or v_17198 v_17199)
  v_17201 <- eval (eq v_17200 (bv_nat 1 1))
  v_17202 <- eval (eq v_17197 v_17201)
  v_17203 <- eval (notBool_ v_17202)
  v_17204 <- eval (extract v_17153 8 9)
  v_17205 <- eval (extract v_17154 0 1)
  v_17206 <- eval (bv_or v_17204 v_17205)
  v_17207 <- eval (eq v_17206 (bv_nat 1 1))
  v_17208 <- eval (eq v_17203 v_17207)
  v_17209 <- eval (notBool_ v_17208)
  v_17210 <- eval (notBool_ v_17209)
  v_17211 <- eval (mux v_17210 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_17211
  setRegister af undef
  setRegister zf v_17163
  setRegister sf v_17161
  setRegister cf (bv_nat 1 0)
==========================================
orw_X86-SYNTAX (v_2484 : R16) (v_2483 : Mem)
  v_17218 <- evaluateAddress (v_2483 : Mem)
  v_17219 <- load v_17218 2
  v_17220 <- getRegister (v_2484 : R16)
  v_17221 <- eval (bv_or v_17219 v_17220)
  store v_17218 v_17221 2
  v_17223 <- eval (extract v_17219 0 1)
  v_17224 <- eval (extract v_17220 0 1)
  v_17225 <- eval (bv_or v_17223 v_17224)
  v_17226 <- eval (eq v_17221 (bv_nat 16 0))
  v_17227 <- eval (mux v_17226 (bv_nat 1 1) (bv_nat 1 0))
  v_17228 <- eval (extract v_17219 15 16)
  v_17229 <- eval (extract v_17220 15 16)
  v_17230 <- eval (bv_or v_17228 v_17229)
  v_17231 <- eval (eq v_17230 (bv_nat 1 1))
  v_17232 <- eval (extract v_17219 14 15)
  v_17233 <- eval (extract v_17220 14 15)
  v_17234 <- eval (bv_or v_17232 v_17233)
  v_17235 <- eval (eq v_17234 (bv_nat 1 1))
  v_17236 <- eval (eq v_17231 v_17235)
  v_17237 <- eval (notBool_ v_17236)
  v_17238 <- eval (extract v_17219 13 14)
  v_17239 <- eval (extract v_17220 13 14)
  v_17240 <- eval (bv_or v_17238 v_17239)
  v_17241 <- eval (eq v_17240 (bv_nat 1 1))
  v_17242 <- eval (eq v_17237 v_17241)
  v_17243 <- eval (notBool_ v_17242)
  v_17244 <- eval (extract v_17219 12 13)
  v_17245 <- eval (extract v_17220 12 13)
  v_17246 <- eval (bv_or v_17244 v_17245)
  v_17247 <- eval (eq v_17246 (bv_nat 1 1))
  v_17248 <- eval (eq v_17243 v_17247)
  v_17249 <- eval (notBool_ v_17248)
  v_17250 <- eval (extract v_17219 11 12)
  v_17251 <- eval (extract v_17220 11 12)
  v_17252 <- eval (bv_or v_17250 v_17251)
  v_17253 <- eval (eq v_17252 (bv_nat 1 1))
  v_17254 <- eval (eq v_17249 v_17253)
  v_17255 <- eval (notBool_ v_17254)
  v_17256 <- eval (extract v_17219 10 11)
  v_17257 <- eval (extract v_17220 10 11)
  v_17258 <- eval (bv_or v_17256 v_17257)
  v_17259 <- eval (eq v_17258 (bv_nat 1 1))
  v_17260 <- eval (eq v_17255 v_17259)
  v_17261 <- eval (notBool_ v_17260)
  v_17262 <- eval (extract v_17219 9 10)
  v_17263 <- eval (extract v_17220 9 10)
  v_17264 <- eval (bv_or v_17262 v_17263)
  v_17265 <- eval (eq v_17264 (bv_nat 1 1))
  v_17266 <- eval (eq v_17261 v_17265)
  v_17267 <- eval (notBool_ v_17266)
  v_17268 <- eval (extract v_17219 8 9)
  v_17269 <- eval (extract v_17220 8 9)
  v_17270 <- eval (bv_or v_17268 v_17269)
  v_17271 <- eval (eq v_17270 (bv_nat 1 1))
  v_17272 <- eval (eq v_17267 v_17271)
  v_17273 <- eval (notBool_ v_17272)
  v_17274 <- eval (notBool_ v_17273)
  v_17275 <- eval (mux v_17274 (bv_nat 1 1) (bv_nat 1 0))
  setRegister of (bv_nat 1 0)
  setRegister pf v_17275
  setRegister af undef
  setRegister zf v_17227
  setRegister sf v_17225
  setRegister cf (bv_nat 1 0)
==========================================
popq_X86-SYNTAX (v_3216 : Mem)
  v_17296 <- getRegister rsp
  v_17297 <- eval (add v_17296 (bv_nat 64 8))
  setRegister rsp v_17297
  v_17299 <- evaluateAddress (v_3216 : Mem)
  v_17300 <- load v_17296 8
  store v_17299 v_17300 8
==========================================
popw_X86-SYNTAX (v_3220 : Mem)
  v_17302 <- getRegister rsp
  v_17303 <- eval (add v_17302 (bv_nat 64 2))
  setRegister rsp v_17303
  v_17305 <- evaluateAddress (v_3220 : Mem)
  v_17306 <- load v_17302 2
  store v_17305 v_17306 2
==========================================

SPEC PROVED: /Users/andrei/work/galois/vadd/reopt-vcg/lean4/deps/x86_semantics/k-semantics/instruction-template-spec.k Location(5,5,7,50)
==================================
Execution paths: 206
Longest path: 11 steps
Stats for each phase, time, used memory, implicit main GC time percentage:
Total                 :  248.436 s,	 1126 MB, gc:  0.000 %
  Parsing             :  242.824 s,	 1181 MB, gc:  0.000 %
  Init                :    0.080 s,	 1199 MB, gc:  0.000 %
  Execution           :    5.532 s,	 1126 MB, gc:  0.000 %

Init+Execution time:       5.612 s

  Time and top-level event counts:
  resolveFunctionAndAnywhere time  :    1.787 s,      #      87664
    evaluateFunction time            :    1.691 s,      #      25807
      builtin evaluation               :           ,      #        680
      function rule                    :           ,      #       1459
      sort predicate                   :           ,      #        101
      no rule applicable               :           ,      #      18270
      no function rules                :           ,      #       5297
    applyAnywhereRules time          :    0.004 s,      #       7412
      no anywhere rules                :           ,      #       7412
    remaining time & # cached        :    0.092 s,      #      54445
  impliesSMT time                  :    0.011 s,      #       5126

  Recursive event counts:
  resolveFunctionAndAnywhere time  :           ,      #     118953
    evaluateFunction time            :           ,      #      15143
      builtin evaluation               :           ,      #       1698
      function rule                    :           ,      #       3532
      sort predicate                   :           ,      #         19
      no rule applicable               :           ,      #       9533
      no function rules                :           ,      #        361
    applyAnywhereRules time          :           ,      #        832
      no anywhere rules                :           ,      #        832
    # cached                         :           ,      #     102978

Max memory : 4096 MB
==================================

