# RISC-V-5-Stage-Pipelined-Processor
This project implements a RISC-V 5 stage pipelined processor. It includes five key stages: Instruction Fetch (IF), Instruction Decode (ID), Execution (EX), Memory Access (MEM), and Write Back (WB).
