{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697488532482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697488532483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 14:35:32 2023 " "Processing started: Mon Oct 16 14:35:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697488532483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488532483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Buscaminas -c Buscaminas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Buscaminas -c Buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488532483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697488532891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697488532891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Main_Module " "Found entity 1: VGA_Main_Module" {  } { { "VGA_Main_Module.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/VGA_Main_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pintarpantalla.sv 1 1 " "Found 1 design units, including 1 entities, in source file pintarpantalla.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PintarPantalla " "Found entity 1: PintarPantalla" {  } { { "PintarPantalla.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/PintarPantalla.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_space.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_space.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_space " "Found entity 1: mux_space" {  } { { "mux_space.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_space.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_dibujar.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_dibujar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dibujar " "Found entity 1: mux_dibujar" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainjuego.sv 1 1 " "Found 1 design units, including 1 entities, in source file mainjuego.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mainJuego " "Found entity 1: mainJuego" {  } { { "mainJuego.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mainJuego.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorgrafico.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorgrafico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorGrafico " "Found entity 1: ControladorGrafico" {  } { { "ControladorGrafico.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/ControladorGrafico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/clkdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkpos.sv 1 1 " "Found 1 design units, including 1 entities, in source file checkpos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckPos " "Found entity 1: CheckPos" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bombs_around_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bombs_around_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bombs_around_tb " "Found entity 1: Bombs_around_tb" {  } { { "Bombs_around_tb.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/Bombs_around_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bombs_around.sv 1 1 " "Found 1 design units, including 1 entities, in source file bombs_around.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Bombs_around " "Found entity 1: Bombs_around" {  } { { "Bombs_around.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/Bombs_around.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adyacentes.sv 1 1 " "Found 1 design units, including 1 entities, in source file adyacentes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adyacentes " "Found entity 1: adyacentes" {  } { { "adyacentes.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/adyacentes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bomb_count bomb_Count add_random_tb_.sv(7) " "Verilog HDL Declaration information at add_random_tb_.sv(7): object \"bomb_count\" differs only in case from object \"bomb_Count\" in the same scope" {  } { { "add_random_tb_.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random_tb_.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697488540499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_random_tb_.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_random_tb_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_random_tb_ " "Found entity 1: add_random_tb_" {  } { { "add_random_tb_.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random_tb_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bomb_count bomb_Count add_random_.sv(70) " "Verilog HDL Declaration information at add_random_.sv(70): object \"bomb_count\" differs only in case from object \"bomb_Count\" in the same scope" {  } { { "add_random_.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random_.sv" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697488540500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_random_.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_random_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_random_ " "Found entity 1: add_random_" {  } { { "add_random_.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random_.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bomb_count bomb_Count add_random.sv(4) " "Verilog HDL Declaration information at add_random.sv(4): object \"bomb_count\" differs only in case from object \"bomb_Count\" in the same scope" {  } { { "add_random.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697488540502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_random " "Found entity 1: add_random" {  } { { "add_random.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_random_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_random_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_random_tb " "Found entity 1: add_random_tb" {  } { { "add_random_tb.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/add_random_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_decimal.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_decimal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_decimal " "Found entity 1: bin_to_decimal" {  } { { "bin_to_decimal.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/bin_to_decimal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_FSM " "Found entity 1: Lab4_FSM" {  } { { "Lab4_FSM.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/Lab4_FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file matriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matriz " "Found entity 1: matriz" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file matriz_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_tb " "Found entity 1: matriz_tb" {  } { { "matriz_tb.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_fsm_tb.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4_fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_FSM_tb " "Found entity 1: Lab4_FSM_tb" {  } { { "Lab4_FSM_tb.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/Lab4_FSM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540509 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "Lab4_FSM_tb.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/Lab4_FSM_tb.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moversematriz.sv 1 1 " "Found 1 design units, including 1 entities, in source file moversematriz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MoverseMatriz " "Found entity 1: MoverseMatriz" {  } { { "MoverseMatriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/MoverseMatriz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorcontadores.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorcontadores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorContadores " "Found entity 1: divisorContadores" {  } { { "divisorContadores.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/divisorContadores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/controladorVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540515 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "contadorXY.sv(6) " "Verilog HDL information at contadorXY.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "contadorXY.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/contadorXY.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697488540517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorXY " "Found entity 1: contadorXY" {  } { { "contadorXY.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/contadorXY.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540517 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "movement_controller.sv(13) " "Verilog HDL information at movement_controller.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "movement_controller.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/movement_controller.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697488540518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file movement_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 movement_controller " "Found entity 1: movement_controller" {  } { { "movement_controller.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/movement_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_state " "Found entity 1: win_state" {  } { { "win_state.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/win_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_over_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_state " "Found entity 1: game_over_state" {  } { { "game_over_state.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/game_over_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minesweeper.sv 1 1 " "Found 1 design units, including 1 entities, in source file minesweeper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 minesweeper " "Found entity 1: minesweeper" {  } { { "minesweeper.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/minesweeper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540522 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "select_casillas.sv(14) " "Verilog HDL information at select_casillas.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "select_casillas.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_casillas.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697488540523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_casillas.sv 1 1 " "Found 1 design units, including 1 entities, in source file select_casillas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_casillas " "Found entity 1: select_casillas" {  } { { "select_casillas.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_casillas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540523 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "select_flag.sv(14) " "Verilog HDL information at select_flag.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "select_flag.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1697488540524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_flag.sv 1 1 " "Found 1 design units, including 1 entities, in source file select_flag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 select_flag " "Found entity 1: select_flag" {  } { { "select_flag.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/select_flag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697488540525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540525 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lines PintarPantalla.sv(13) " "Verilog HDL Implicit Net warning at PintarPantalla.sv(13): created implicit net for \"lines\"" {  } { { "PintarPantalla.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/PintarPantalla.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697488540525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainJuego " "Elaborating entity \"mainJuego\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697488540554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz matriz:matrx " "Elaborating entity \"matriz\" for hierarchy \"matriz:matrx\"" {  } { { "mainJuego.sv" "matrx" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mainJuego.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697488540556 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 matriz.sv(20) " "Verilog HDL assignment warning at matriz.sv(20): truncated value with size 8 to match size of target (1)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[0\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[0\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[1\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[1\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540557 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[2\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[2\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[3\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[3\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[4\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[4\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540558 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[5\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[5\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[6\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[6\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[0\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[0\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[1\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[1\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[2\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[2\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[3\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[3\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[4\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[4\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[5\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[5\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[6\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[6\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_variable\[7\]\[7\] matriz.sv(14) " "Inferred latch for \"cell_matrix_variable\[7\]\[7\]\" at matriz.sv(14)" {  } { { "matriz.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/matriz.sv" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488540559 "|mainJuego|matriz:matrx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Main_Module VGA_Main_Module:vga " "Elaborating entity \"VGA_Main_Module\" for hierarchy \"VGA_Main_Module:vga\"" {  } { { "mainJuego.sv" "vga" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mainJuego.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697488540560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv VGA_Main_Module:vga\|clkdiv:div " "Elaborating entity \"clkdiv\" for hierarchy \"VGA_Main_Module:vga\|clkdiv:div\"" {  } { { "VGA_Main_Module.sv" "div" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/VGA_Main_Module.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697488540562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorGrafico VGA_Main_Module:vga\|ControladorGrafico:cgr " "Elaborating entity \"ControladorGrafico\" for hierarchy \"VGA_Main_Module:vga\|ControladorGrafico:cgr\"" {  } { { "VGA_Main_Module.sv" "cgr" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/VGA_Main_Module.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697488540563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PintarPantalla VGA_Main_Module:vga\|PintarPantalla:pintor " "Elaborating entity \"PintarPantalla\" for hierarchy \"VGA_Main_Module:vga\|PintarPantalla:pintor\"" {  } { { "VGA_Main_Module.sv" "pintor" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/VGA_Main_Module.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697488540564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PintarPantalla.sv(13) " "Verilog HDL assignment warning at PintarPantalla.sv(13): truncated value with size 32 to match size of target (1)" {  } { { "PintarPantalla.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/PintarPantalla.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540566 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckPos VGA_Main_Module:vga\|PintarPantalla:pintor\|CheckPos:check " "Elaborating entity \"CheckPos\" for hierarchy \"VGA_Main_Module:vga\|PintarPantalla:pintor\|CheckPos:check\"" {  } { { "PintarPantalla.sv" "check" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/PintarPantalla.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697488540603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(5) " "Verilog HDL assignment warning at CheckPos.sv(5): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(6) " "Verilog HDL assignment warning at CheckPos.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(7) " "Verilog HDL assignment warning at CheckPos.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(8) " "Verilog HDL assignment warning at CheckPos.sv(8): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(9) " "Verilog HDL assignment warning at CheckPos.sv(9): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(10) " "Verilog HDL assignment warning at CheckPos.sv(10): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(11) " "Verilog HDL assignment warning at CheckPos.sv(11): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(12) " "Verilog HDL assignment warning at CheckPos.sv(12): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(15) " "Verilog HDL assignment warning at CheckPos.sv(15): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(16) " "Verilog HDL assignment warning at CheckPos.sv(16): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(17) " "Verilog HDL assignment warning at CheckPos.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(18) " "Verilog HDL assignment warning at CheckPos.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(19) " "Verilog HDL assignment warning at CheckPos.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(20) " "Verilog HDL assignment warning at CheckPos.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(21) " "Verilog HDL assignment warning at CheckPos.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(22) " "Verilog HDL assignment warning at CheckPos.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(25) " "Verilog HDL assignment warning at CheckPos.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540605 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(26) " "Verilog HDL assignment warning at CheckPos.sv(26): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(27) " "Verilog HDL assignment warning at CheckPos.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(28) " "Verilog HDL assignment warning at CheckPos.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(29) " "Verilog HDL assignment warning at CheckPos.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(30) " "Verilog HDL assignment warning at CheckPos.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(31) " "Verilog HDL assignment warning at CheckPos.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(32) " "Verilog HDL assignment warning at CheckPos.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(35) " "Verilog HDL assignment warning at CheckPos.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(36) " "Verilog HDL assignment warning at CheckPos.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(37) " "Verilog HDL assignment warning at CheckPos.sv(37): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(38) " "Verilog HDL assignment warning at CheckPos.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(39) " "Verilog HDL assignment warning at CheckPos.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(40) " "Verilog HDL assignment warning at CheckPos.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(41) " "Verilog HDL assignment warning at CheckPos.sv(41): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(42) " "Verilog HDL assignment warning at CheckPos.sv(42): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(45) " "Verilog HDL assignment warning at CheckPos.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(46) " "Verilog HDL assignment warning at CheckPos.sv(46): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(47) " "Verilog HDL assignment warning at CheckPos.sv(47): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(48) " "Verilog HDL assignment warning at CheckPos.sv(48): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(49) " "Verilog HDL assignment warning at CheckPos.sv(49): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(50) " "Verilog HDL assignment warning at CheckPos.sv(50): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(51) " "Verilog HDL assignment warning at CheckPos.sv(51): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(52) " "Verilog HDL assignment warning at CheckPos.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(55) " "Verilog HDL assignment warning at CheckPos.sv(55): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(56) " "Verilog HDL assignment warning at CheckPos.sv(56): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540606 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(57) " "Verilog HDL assignment warning at CheckPos.sv(57): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(58) " "Verilog HDL assignment warning at CheckPos.sv(58): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(59) " "Verilog HDL assignment warning at CheckPos.sv(59): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(60) " "Verilog HDL assignment warning at CheckPos.sv(60): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(61) " "Verilog HDL assignment warning at CheckPos.sv(61): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(62) " "Verilog HDL assignment warning at CheckPos.sv(62): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(65) " "Verilog HDL assignment warning at CheckPos.sv(65): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(66) " "Verilog HDL assignment warning at CheckPos.sv(66): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(67) " "Verilog HDL assignment warning at CheckPos.sv(67): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(68) " "Verilog HDL assignment warning at CheckPos.sv(68): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(69) " "Verilog HDL assignment warning at CheckPos.sv(69): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(70) " "Verilog HDL assignment warning at CheckPos.sv(70): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(71) " "Verilog HDL assignment warning at CheckPos.sv(71): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(72) " "Verilog HDL assignment warning at CheckPos.sv(72): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(75) " "Verilog HDL assignment warning at CheckPos.sv(75): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(76) " "Verilog HDL assignment warning at CheckPos.sv(76): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(77) " "Verilog HDL assignment warning at CheckPos.sv(77): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(78) " "Verilog HDL assignment warning at CheckPos.sv(78): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(79) " "Verilog HDL assignment warning at CheckPos.sv(79): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(80) " "Verilog HDL assignment warning at CheckPos.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(81) " "Verilog HDL assignment warning at CheckPos.sv(81): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CheckPos.sv(82) " "Verilog HDL assignment warning at CheckPos.sv(82): truncated value with size 32 to match size of target (1)" {  } { { "CheckPos.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/CheckPos.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697488540607 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|CheckPos:check"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_space VGA_Main_Module:vga\|PintarPantalla:pintor\|mux_space:space0 " "Elaborating entity \"mux_space\" for hierarchy \"VGA_Main_Module:vga\|PintarPantalla:pintor\|mux_space:space0\"" {  } { { "PintarPantalla.sv" "space0" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/PintarPantalla.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697488540608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dibujar VGA_Main_Module:vga\|PintarPantalla:pintor\|mux_dibujar:mux_dib " "Elaborating entity \"mux_dibujar\" for hierarchy \"VGA_Main_Module:vga\|PintarPantalla:pintor\|mux_dibujar:mux_dib\"" {  } { { "PintarPantalla.sv" "mux_dib" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/PintarPantalla.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697488540626 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb0 mux_dibujar.sv(274) " "Verilog HDL Always Construct warning at mux_dibujar.sv(274): variable \"rgb0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540633 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb1 mux_dibujar.sv(275) " "Verilog HDL Always Construct warning at mux_dibujar.sv(275): variable \"rgb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540633 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb2 mux_dibujar.sv(276) " "Verilog HDL Always Construct warning at mux_dibujar.sv(276): variable \"rgb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540633 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb3 mux_dibujar.sv(277) " "Verilog HDL Always Construct warning at mux_dibujar.sv(277): variable \"rgb3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540633 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb4 mux_dibujar.sv(278) " "Verilog HDL Always Construct warning at mux_dibujar.sv(278): variable \"rgb4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540633 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb5 mux_dibujar.sv(279) " "Verilog HDL Always Construct warning at mux_dibujar.sv(279): variable \"rgb5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540633 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb6 mux_dibujar.sv(280) " "Verilog HDL Always Construct warning at mux_dibujar.sv(280): variable \"rgb6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540633 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb7 mux_dibujar.sv(281) " "Verilog HDL Always Construct warning at mux_dibujar.sv(281): variable \"rgb7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540633 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb8 mux_dibujar.sv(282) " "Verilog HDL Always Construct warning at mux_dibujar.sv(282): variable \"rgb8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb9 mux_dibujar.sv(283) " "Verilog HDL Always Construct warning at mux_dibujar.sv(283): variable \"rgb9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb10 mux_dibujar.sv(284) " "Verilog HDL Always Construct warning at mux_dibujar.sv(284): variable \"rgb10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb11 mux_dibujar.sv(285) " "Verilog HDL Always Construct warning at mux_dibujar.sv(285): variable \"rgb11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb12 mux_dibujar.sv(286) " "Verilog HDL Always Construct warning at mux_dibujar.sv(286): variable \"rgb12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb13 mux_dibujar.sv(287) " "Verilog HDL Always Construct warning at mux_dibujar.sv(287): variable \"rgb13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 287 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb14 mux_dibujar.sv(288) " "Verilog HDL Always Construct warning at mux_dibujar.sv(288): variable \"rgb14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb15 mux_dibujar.sv(289) " "Verilog HDL Always Construct warning at mux_dibujar.sv(289): variable \"rgb15\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb16 mux_dibujar.sv(290) " "Verilog HDL Always Construct warning at mux_dibujar.sv(290): variable \"rgb16\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb17 mux_dibujar.sv(291) " "Verilog HDL Always Construct warning at mux_dibujar.sv(291): variable \"rgb17\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb18 mux_dibujar.sv(292) " "Verilog HDL Always Construct warning at mux_dibujar.sv(292): variable \"rgb18\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb19 mux_dibujar.sv(293) " "Verilog HDL Always Construct warning at mux_dibujar.sv(293): variable \"rgb19\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb20 mux_dibujar.sv(294) " "Verilog HDL Always Construct warning at mux_dibujar.sv(294): variable \"rgb20\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb21 mux_dibujar.sv(295) " "Verilog HDL Always Construct warning at mux_dibujar.sv(295): variable \"rgb21\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb22 mux_dibujar.sv(296) " "Verilog HDL Always Construct warning at mux_dibujar.sv(296): variable \"rgb22\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb23 mux_dibujar.sv(297) " "Verilog HDL Always Construct warning at mux_dibujar.sv(297): variable \"rgb23\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb24 mux_dibujar.sv(298) " "Verilog HDL Always Construct warning at mux_dibujar.sv(298): variable \"rgb24\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb25 mux_dibujar.sv(299) " "Verilog HDL Always Construct warning at mux_dibujar.sv(299): variable \"rgb25\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb26 mux_dibujar.sv(300) " "Verilog HDL Always Construct warning at mux_dibujar.sv(300): variable \"rgb26\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540634 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb27 mux_dibujar.sv(301) " "Verilog HDL Always Construct warning at mux_dibujar.sv(301): variable \"rgb27\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb28 mux_dibujar.sv(302) " "Verilog HDL Always Construct warning at mux_dibujar.sv(302): variable \"rgb28\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb29 mux_dibujar.sv(303) " "Verilog HDL Always Construct warning at mux_dibujar.sv(303): variable \"rgb29\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb30 mux_dibujar.sv(304) " "Verilog HDL Always Construct warning at mux_dibujar.sv(304): variable \"rgb30\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb31 mux_dibujar.sv(305) " "Verilog HDL Always Construct warning at mux_dibujar.sv(305): variable \"rgb31\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb32 mux_dibujar.sv(306) " "Verilog HDL Always Construct warning at mux_dibujar.sv(306): variable \"rgb32\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb33 mux_dibujar.sv(307) " "Verilog HDL Always Construct warning at mux_dibujar.sv(307): variable \"rgb33\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb34 mux_dibujar.sv(308) " "Verilog HDL Always Construct warning at mux_dibujar.sv(308): variable \"rgb34\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 308 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb35 mux_dibujar.sv(309) " "Verilog HDL Always Construct warning at mux_dibujar.sv(309): variable \"rgb35\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 309 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb36 mux_dibujar.sv(310) " "Verilog HDL Always Construct warning at mux_dibujar.sv(310): variable \"rgb36\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 310 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb37 mux_dibujar.sv(311) " "Verilog HDL Always Construct warning at mux_dibujar.sv(311): variable \"rgb37\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 311 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb38 mux_dibujar.sv(312) " "Verilog HDL Always Construct warning at mux_dibujar.sv(312): variable \"rgb38\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb39 mux_dibujar.sv(313) " "Verilog HDL Always Construct warning at mux_dibujar.sv(313): variable \"rgb39\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb40 mux_dibujar.sv(314) " "Verilog HDL Always Construct warning at mux_dibujar.sv(314): variable \"rgb40\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb41 mux_dibujar.sv(315) " "Verilog HDL Always Construct warning at mux_dibujar.sv(315): variable \"rgb41\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540635 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb42 mux_dibujar.sv(316) " "Verilog HDL Always Construct warning at mux_dibujar.sv(316): variable \"rgb42\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 316 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540636 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb43 mux_dibujar.sv(317) " "Verilog HDL Always Construct warning at mux_dibujar.sv(317): variable \"rgb43\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 317 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540636 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb44 mux_dibujar.sv(318) " "Verilog HDL Always Construct warning at mux_dibujar.sv(318): variable \"rgb44\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 318 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540636 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb45 mux_dibujar.sv(319) " "Verilog HDL Always Construct warning at mux_dibujar.sv(319): variable \"rgb45\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540636 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb46 mux_dibujar.sv(320) " "Verilog HDL Always Construct warning at mux_dibujar.sv(320): variable \"rgb46\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 320 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540636 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb47 mux_dibujar.sv(321) " "Verilog HDL Always Construct warning at mux_dibujar.sv(321): variable \"rgb47\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 321 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540636 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb48 mux_dibujar.sv(322) " "Verilog HDL Always Construct warning at mux_dibujar.sv(322): variable \"rgb48\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 322 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540636 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb49 mux_dibujar.sv(323) " "Verilog HDL Always Construct warning at mux_dibujar.sv(323): variable \"rgb49\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 323 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540636 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb50 mux_dibujar.sv(324) " "Verilog HDL Always Construct warning at mux_dibujar.sv(324): variable \"rgb50\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540636 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb51 mux_dibujar.sv(325) " "Verilog HDL Always Construct warning at mux_dibujar.sv(325): variable \"rgb51\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540636 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb52 mux_dibujar.sv(326) " "Verilog HDL Always Construct warning at mux_dibujar.sv(326): variable \"rgb52\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 326 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540636 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb53 mux_dibujar.sv(327) " "Verilog HDL Always Construct warning at mux_dibujar.sv(327): variable \"rgb53\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540636 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb54 mux_dibujar.sv(328) " "Verilog HDL Always Construct warning at mux_dibujar.sv(328): variable \"rgb54\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540636 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb55 mux_dibujar.sv(329) " "Verilog HDL Always Construct warning at mux_dibujar.sv(329): variable \"rgb55\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540636 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb56 mux_dibujar.sv(330) " "Verilog HDL Always Construct warning at mux_dibujar.sv(330): variable \"rgb56\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540637 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb57 mux_dibujar.sv(331) " "Verilog HDL Always Construct warning at mux_dibujar.sv(331): variable \"rgb57\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540637 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb58 mux_dibujar.sv(332) " "Verilog HDL Always Construct warning at mux_dibujar.sv(332): variable \"rgb58\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540637 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb59 mux_dibujar.sv(333) " "Verilog HDL Always Construct warning at mux_dibujar.sv(333): variable \"rgb59\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540637 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb60 mux_dibujar.sv(334) " "Verilog HDL Always Construct warning at mux_dibujar.sv(334): variable \"rgb60\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540637 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb61 mux_dibujar.sv(335) " "Verilog HDL Always Construct warning at mux_dibujar.sv(335): variable \"rgb61\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540637 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb62 mux_dibujar.sv(336) " "Verilog HDL Always Construct warning at mux_dibujar.sv(336): variable \"rgb62\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540637 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rgb63 mux_dibujar.sv(337) " "Verilog HDL Always Construct warning at mux_dibujar.sv(337): variable \"rgb63\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697488540637 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "mux_dibujar.sv(206) " "Verilog HDL Case Statement warning at mux_dibujar.sv(206): can't check case statement for completeness because the case expression has too many possible states" {  } { { "mux_dibujar.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mux_dibujar.sv" 206 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1697488540637 "|mainJuego|VGA_Main_Module:vga|PintarPantalla:pintor|mux_dibujar:mux_dib"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "64 " "64 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697488541274 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697488541460 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/output_files/Buscaminas.map.smsg " "Generated suppressed messages file C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/output_files/Buscaminas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488541868 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697488542080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697488542080 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "mainJuego.sv" "" { Text "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/mainJuego.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697488542127 "|mainJuego|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697488542127 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "175 " "Implemented 175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697488542128 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697488542128 ""} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Implemented 144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697488542128 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697488542128 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697488542161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 14:35:42 2023 " "Processing ended: Mon Oct 16 14:35:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697488542161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697488542161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697488542161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697488542161 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1697488543376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697488543377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 14:35:43 2023 " "Processing started: Mon Oct 16 14:35:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697488543377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1697488543377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Buscaminas -c Buscaminas " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Buscaminas -c Buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1697488543377 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1697488543462 ""}
{ "Info" "0" "" "Project  = Buscaminas" {  } {  } 0 0 "Project  = Buscaminas" 0 0 "Fitter" 0 0 1697488543463 ""}
{ "Info" "0" "" "Revision = Buscaminas" {  } {  } 0 0 "Revision = Buscaminas" 0 0 "Fitter" 0 0 1697488543463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1697488543581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1697488543582 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Buscaminas 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Buscaminas\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1697488543592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697488543632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697488543632 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1697488544035 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1697488544052 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1697488544143 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 31 " "No exact pin location assignment(s) for 24 pins of 31 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1697488544320 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1697488555120 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697488555194 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1697488555197 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697488555197 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697488555197 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1697488555197 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1697488555198 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1697488555198 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Buscaminas.sdc " "Synopsys Design Constraints File file not found: 'Buscaminas.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1697488555766 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1697488555767 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1697488555769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1697488555769 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1697488555769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1697488555771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1697488555771 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1697488555771 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bomb_count\[0\] " "Node \"bomb_count\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bomb_count\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697488555794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bomb_count\[1\] " "Node \"bomb_count\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bomb_count\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697488555794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bomb_count\[2\] " "Node \"bomb_count\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bomb_count\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697488555794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bomb_count\[3\] " "Node \"bomb_count\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bomb_count\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697488555794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bomb_count\[4\] " "Node \"bomb_count\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bomb_count\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697488555794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bomb_count\[5\] " "Node \"bomb_count\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bomb_count\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1697488555794 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1697488555794 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697488555795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1697488561484 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1697488561659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697488562867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1697488565489 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1697488567250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697488567250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1697488568314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1697488572739 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1697488572739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1697488573813 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1697488573813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697488573816 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1697488575070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697488575104 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697488575473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697488575473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697488575850 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697488578140 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1697488578344 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/output_files/Buscaminas.fit.smsg " "Generated suppressed messages file C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/output_files/Buscaminas.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1697488578406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6531 " "Peak virtual memory: 6531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697488578924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 14:36:18 2023 " "Processing ended: Mon Oct 16 14:36:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697488578924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697488578924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697488578924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697488578924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1697488580089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697488580089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 14:36:20 2023 " "Processing started: Mon Oct 16 14:36:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697488580089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1697488580089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Buscaminas -c Buscaminas " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Buscaminas -c Buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1697488580089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1697488580751 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1697488585603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697488586035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 14:36:26 2023 " "Processing ended: Mon Oct 16 14:36:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697488586035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697488586035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697488586035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1697488586035 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1697488586736 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1697488587282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697488587282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 14:36:27 2023 " "Processing started: Mon Oct 16 14:36:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697488587282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697488587282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Buscaminas -c Buscaminas " "Command: quartus_sta Buscaminas -c Buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697488587283 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697488587369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697488587899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697488587899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488587941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488587941 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Buscaminas.sdc " "Synopsys Design Constraints File file not found: 'Buscaminas.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1697488588449 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488588449 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Main_Module:vga\|clkdiv:div\|clk_25 VGA_Main_Module:vga\|clkdiv:div\|clk_25 " "create_clock -period 1.000 -name VGA_Main_Module:vga\|clkdiv:div\|clk_25 VGA_Main_Module:vga\|clkdiv:div\|clk_25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697488588451 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697488588451 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697488588451 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1697488588453 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697488588455 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697488588456 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697488588467 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697488588495 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697488588495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.881 " "Worst-case setup slack is -2.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488588505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488588505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.881             -70.338 VGA_Main_Module:vga\|clkdiv:div\|clk_25  " "   -2.881             -70.338 VGA_Main_Module:vga\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488588505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.331              -2.820 clk  " "   -1.331              -2.820 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488588505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488588505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.712 " "Worst-case hold slack is 0.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488588510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488588510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 VGA_Main_Module:vga\|clkdiv:div\|clk_25  " "    0.712               0.000 VGA_Main_Module:vga\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488588510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 clk  " "    0.727               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488588510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488588510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697488588523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697488588527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.860 " "Worst-case minimum pulse width slack is -0.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488588537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488588537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.860              -4.111 clk  " "   -0.860              -4.111 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488588537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.912 VGA_Main_Module:vga\|clkdiv:div\|clk_25  " "   -0.394             -12.912 VGA_Main_Module:vga\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488588537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488588537 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697488588552 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697488588583 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697488589468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697488589545 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697488589556 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697488589556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.872 " "Worst-case setup slack is -2.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488589568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488589568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.872             -70.688 VGA_Main_Module:vga\|clkdiv:div\|clk_25  " "   -2.872             -70.688 VGA_Main_Module:vga\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488589568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.289              -2.748 clk  " "   -1.289              -2.748 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488589568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488589568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.687 " "Worst-case hold slack is 0.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488589573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488589573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 clk  " "    0.687               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488589573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.698               0.000 VGA_Main_Module:vga\|clkdiv:div\|clk_25  " "    0.698               0.000 VGA_Main_Module:vga\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488589573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488589573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697488589586 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697488589604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.873 " "Worst-case minimum pulse width slack is -0.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488589622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488589622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -4.256 clk  " "   -0.873              -4.256 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488589622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.856 VGA_Main_Module:vga\|clkdiv:div\|clk_25  " "   -0.394             -12.856 VGA_Main_Module:vga\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488589622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488589622 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697488589633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697488589787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697488590507 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697488590576 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697488590579 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697488590579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.242 " "Worst-case setup slack is -1.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.242             -30.279 VGA_Main_Module:vga\|clkdiv:div\|clk_25  " "   -1.242             -30.279 VGA_Main_Module:vga\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575              -0.869 clk  " "   -0.575              -0.869 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488590583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.371 " "Worst-case hold slack is 0.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 VGA_Main_Module:vga\|clkdiv:div\|clk_25  " "    0.371               0.000 VGA_Main_Module:vga\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clk  " "    0.373               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488590592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697488590597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697488590606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.752 " "Worst-case minimum pulse width slack is -0.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.752              -3.160 clk  " "   -0.752              -3.160 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 VGA_Main_Module:vga\|clkdiv:div\|clk_25  " "    0.136               0.000 VGA_Main_Module:vga\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488590649 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697488590658 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697488590827 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697488590829 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697488590829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.118 " "Worst-case setup slack is -1.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.118             -27.573 VGA_Main_Module:vga\|clkdiv:div\|clk_25  " "   -1.118             -27.573 VGA_Main_Module:vga\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463              -0.656 clk  " "   -0.463              -0.656 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488590832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.328 " "Worst-case hold slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 clk  " "    0.328               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 VGA_Main_Module:vga\|clkdiv:div\|clk_25  " "    0.334               0.000 VGA_Main_Module:vga\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488590839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697488590848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697488590854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.732 " "Worst-case minimum pulse width slack is -0.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.732              -3.115 clk  " "   -0.732              -3.115 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 VGA_Main_Module:vga\|clkdiv:div\|clk_25  " "    0.144               0.000 VGA_Main_Module:vga\|clkdiv:div\|clk_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697488590859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697488590859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697488592365 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697488592367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5144 " "Peak virtual memory: 5144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697488592436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 14:36:32 2023 " "Processing ended: Mon Oct 16 14:36:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697488592436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697488592436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697488592436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697488592436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1697488593555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697488593555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 14:36:33 2023 " "Processing started: Mon Oct 16 14:36:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697488593555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1697488593555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Buscaminas -c Buscaminas " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Buscaminas -c Buscaminas" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1697488593555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1697488594337 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Buscaminas.svo C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/simulation/modelsim/ simulation " "Generated file Buscaminas.svo in folder \"C:/Users/sebas/Documents/GitHub/squesada_ylopez_mgarro_digital_design_lab_2023/Laboratorio_4/Buscaminas/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1697488594398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697488594446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 14:36:34 2023 " "Processing ended: Mon Oct 16 14:36:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697488594446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697488594446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697488594446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1697488594446 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 157 s " "Quartus Prime Full Compilation was successful. 0 errors, 157 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1697488595119 ""}
