Release 4.2.03i - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : busdflipflop.prj

---- Target Parameters
Target Device                      : xc2s30-tq144-5
Output File Name                   : busdflipflop
Output Format                      : NGC
Target Technology                  : spartan2

---- Source Options
Entity Name                        : busdflipflop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 5

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file C:/Programlar/Xilinx/bin/queue/busdflipflop.vhd in Library work.
Entity <busdflipflop> (Architecture <behavioral>) compiled.

Analyzing Entity <busdflipflop> (Architecture <behavioral>).
Entity <busdflipflop> analyzed. Unit <busdflipflop> generated.


Synthesizing Unit <busdflipflop>.
    Related source file is C:/Programlar/Xilinx/bin/queue/busdflipflop.vhd.
    Found 6-bit register for signal <q>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <busdflipflop> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  6-bit register                   : 1

=========================================================================


Starting low level synthesis...
Optimizing unit <busdflipflop> ...

Building and optimizing final netlist ...

=========================================================================
Final Results
Top Level Output File Name         : busdflipflop
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# Registers                        : 1
  6-bit register                   : 1

Design Statistics
# IOs                              : 14

Cell Usage :
# FlipFlops/Latches                : 6
#      FDC                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 7
#      OBUF                        : 6
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 3.557ns
   Maximum output required time after clock: 7.999ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
Offset:              3.557ns (Levels of Logic = 1)
  Source:            res
  Destination:       q_3
  Destination Clock: clk rising

  Data Path: res to q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              6   0.924   1.850  res_IBUF (res_IBUF)
    FDC:CLR                    0.783          q_3
    ----------------------------------------
    Total                      3.557ns (1.707ns logic, 1.850ns route)
                                       (48.0% logic, 52.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
Offset:              7.999ns (Levels of Logic = 1)
  Source:            q_0
  Destination:       q_0
  Source Clock:      clk rising

  Data Path: q_0 to q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q               1   1.292   1.150  q_0 (q_0_OBUF)
    OBUF:I->O                  5.557          q_0_OBUF (q_0)
    ----------------------------------------
    Total                      7.999ns (6.849ns logic, 1.150ns route)
                                       (85.6% logic, 14.4% route)

=========================================================================
CPU : 0.47 / 0.51 s | Elapsed : 1.00 / 1.00 s
 
--> 
