num_channels	,	V_43
ENOMEM	,	V_34
pwmchip_add	,	F_28
soc	,	V_35
num	,	V_4
pinctrl_pm_select_sleep_state	,	F_35
pdev	,	V_28
hz	,	V_13
tegra_pwm_enable	,	F_12
dev	,	V_32
pinctrl_pm_select_default_state	,	F_37
u32	,	T_1
tegra_pwm_ops	,	V_40
reset_control_assert	,	F_29
val	,	V_6
ret	,	V_31
max_frequency	,	V_37
clk	,	V_23
resource	,	V_29
hwpwm	,	V_25
pwm_is_enabled	,	F_9
npwm	,	V_42
of_device_get_match_data	,	F_16
PTR_ERR	,	F_20
"pwm"	,	L_2
"Failed to set max frequency: %d\n"	,	L_1
tegra_pwm_remove	,	F_30
clk_get_rate	,	F_25
rc	,	V_26
ops	,	V_39
"pwmchip_add() failed: %d\n"	,	L_4
tegra_pwm_probe	,	F_14
reset_control_deassert	,	F_27
NSEC_PER_SEC	,	V_19
PWM_ENABLE	,	V_24
GFP_KERNEL	,	V_33
platform_get_resource	,	F_17
device	,	V_47
clk_set_rate	,	F_23
platform_set_drvdata	,	F_21
devm_kzalloc	,	F_15
ENODEV	,	V_45
pwm_device	,	V_7
platform_get_drvdata	,	F_31
"Reset control is not found: %d\n"	,	L_3
period_ns	,	V_10
pwm	,	V_8
PWM_SCALE_WIDTH	,	V_20
pwm_writel	,	F_5
PWM_SCALE_SHIFT	,	V_22
dev_err	,	F_24
tegra_pwm_disable	,	F_13
rst	,	V_38
rate	,	V_14
pwm_chip	,	V_2
pwms	,	V_46
IORESOURCE_MEM	,	V_36
clk_prepare_enable	,	F_10
chip	,	V_3
PWM_DUTY_WIDTH	,	V_16
devm_ioremap_resource	,	F_18
readl	,	F_4
c	,	V_12
devm_clk_get	,	F_22
err	,	V_15
writel	,	F_6
clk_rate	,	V_18
devm_reset_control_get_exclusive	,	F_26
pwm_readl	,	F_3
PWM_DUTY_SHIFT	,	V_17
clk_disable_unprepare	,	F_11
i	,	V_44
WARN_ON	,	F_32
regs	,	V_5
tegra_pwm_suspend	,	F_34
DIV_ROUND_CLOSEST_ULL	,	F_8
EINVAL	,	V_21
to_tegra_pwm_chip	,	F_1
tegra_pwm_chip	,	V_1
container_of	,	F_2
r	,	V_30
pc	,	V_11
tegra_pwm_config	,	F_7
pwmchip_remove	,	F_33
tegra_pwm_resume	,	F_36
platform_device	,	V_27
duty_ns	,	V_9
IS_ERR	,	F_19
base	,	V_41
