{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665097067571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665097067578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 06 19:57:47 2022 " "Processing started: Thu Oct 06 19:57:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665097067578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665097067578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off for_generate -c for_generate " "Command: quartus_map --read_settings_files=on --write_settings_files=off for_generate -c for_generate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665097067578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1665097068055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte1_ex1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file parte1_ex1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-a_rs_ff " "Found design unit 1: d_ff-a_rs_ff" {  } { { "parte1_ex1.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte1_ex1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068561 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 counter_bin_n-gen " "Found design unit 2: counter_bin_n-gen" {  } { { "parte1_ex1.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte1_ex1.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068561 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "parte1_ex1.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte1_ex1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068561 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_bin_n " "Found entity 2: counter_bin_n" {  } { { "parte1_ex1.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte1_ex1.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665097068561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_package.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux4to1_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavior " "Found design unit 1: mux4to1-behavior" {  } { { "mux4to1_package.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/mux4to1_package.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068576 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux4to1_package " "Found design unit 2: mux4to1_package" {  } { { "mux4to1_package.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/mux4to1_package.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068576 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1_package.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/mux4to1_package.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665097068576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16to1-structure " "Found design unit 1: mux16to1-structure" {  } { { "mux16to1.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/mux16to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068579 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16to1 " "Found entity 1: mux16to1" {  } { { "mux16to1.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/mux16to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665097068579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parte3.vhd 8 4 " "Found 8 design units, including 4 entities, in source file parte3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jk_ff-a_jk_ff " "Found design unit 1: jk_ff-a_jk_ff" {  } { { "parte3.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068582 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gate_and-rtl " "Found design unit 2: gate_and-rtl" {  } { { "parte3.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068582 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 counter_bcd_up-gen " "Found design unit 3: counter_bcd_up-gen" {  } { { "parte3.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068582 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 counter_bcd_down-gen " "Found design unit 4: counter_bcd_down-gen" {  } { { "parte3.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068582 ""} { "Info" "ISGN_ENTITY_NAME" "1 jk_ff " "Found entity 1: jk_ff" {  } { { "parte3.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068582 ""} { "Info" "ISGN_ENTITY_NAME" "2 gate_and " "Found entity 2: gate_and" {  } { { "parte3.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068582 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter_bcd_up " "Found entity 3: counter_bcd_up" {  } { { "parte3.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068582 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter_bcd_down " "Found entity 4: counter_bcd_down" {  } { { "parte3.vhd" "" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665097068582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665097068582 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_bcd_down " "Elaborating entity \"counter_bcd_down\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665097068623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_ff jk_ff:jk_ff_0 " "Elaborating entity \"jk_ff\" for hierarchy \"jk_ff:jk_ff_0\"" {  } { { "parte3.vhd" "jk_ff_0" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665097068688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gate_and gate_and:\\gen_1:1:gen_2:and_i " "Elaborating entity \"gate_and\" for hierarchy \"gate_and:\\gen_1:1:gen_2:and_i\"" {  } { { "parte3.vhd" "\\gen_1:1:gen_2:and_i" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665097068701 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "l\[0\] q\[1\] " "Net \"l\[0\]\", which fans out to \"q\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "jk_ff:\\gen_1:1:gen_2:jk_ff_i\|q " "Net is fed by \"jk_ff:\\gen_1:1:gen_2:jk_ff_i\|q\"" {  } { { "parte3.vhd" "q" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665097068783 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "jk_ff:\\gen_1:1:gen_2:jk_ff_i\|nq " "Net is fed by \"jk_ff:\\gen_1:1:gen_2:jk_ff_i\|nq\"" {  } { { "parte3.vhd" "nq" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665097068783 ""}  } { { "parte3.vhd" "l\[0\]" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 96 -1 0 } } { "parte3.vhd" "q\[1\]" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 77 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1665097068783 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "l\[1\] q\[2\] " "Net \"l\[1\]\", which fans out to \"q\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "jk_ff:\\gen_1:2:gen_2:jk_ff_i\|q " "Net is fed by \"jk_ff:\\gen_1:2:gen_2:jk_ff_i\|q\"" {  } { { "parte3.vhd" "q" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665097068783 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "jk_ff:\\gen_1:2:gen_2:jk_ff_i\|nq " "Net is fed by \"jk_ff:\\gen_1:2:gen_2:jk_ff_i\|nq\"" {  } { { "parte3.vhd" "nq" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665097068783 ""}  } { { "parte3.vhd" "l\[1\]" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 96 -1 0 } } { "parte3.vhd" "q\[2\]" { Text "C:/Users/luanm/workspace/unifor/sda/av2/for_generate/parte3.vhd" 77 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1665097068783 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665097069017 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 06 19:57:49 2022 " "Processing ended: Thu Oct 06 19:57:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665097069017 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665097069017 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665097069017 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665097069017 ""}
