// Seed: 2280210134
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(1 or negedge id_3 - id_3);
  wor  id_4;
  tri1 id_5 = 1 & id_3;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    output tri   id_2,
    output uwire id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5
  );
  initial begin
    $display(1, 1'b0, 1'b0 == 1'b0, 1, 1, id_1);
  end
endmodule
