
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/RISC-Vhdl/pa.fromNetlist.tcl
# create_project -name RISCV -dir "D:/RISC-Vhdl/planAhead_run_2" -part xc3s700afg484-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/RISC-Vhdl/toplevel.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/RISC-Vhdl} {ipcore_dir} }
# set_property target_constrs_file "D:/RISC-Vhdl/ddr2_pinning.ucf" [current_fileset -constrset]
Adding file 'D:/RISC-Vhdl/ddr2_pinning.ucf' to fileset 'constrs_1'
# add_files [list {ddr2_pinning.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {pinning.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s700afg484-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design toplevel.ngc ...
WARNING:NetListWriters:298 - No output is written to toplevel.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus CPU/ALU/Madd_reg_data1_sub0001_cy<3 : 1>
   on block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU/ALU/debug_signal_mux0002<30 : 0> on
   block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU/CDU/Mcompar_mode_cmp_ge0000_lut<12 :
   1> on block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   INST_Clock_VHDL/Mcompar_clk1Hz_cmp_ge0000_lut<13 : 1> on block toplevel is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   INST_DDR2_RAM_CORE/infrastructure_top0/Mcompar_counter200_cmp_lt0000_lut<4 :
   0> on block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1_mux0006<12 : 6> on block
   toplevel is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus INST_UART/Mcompar_state_cmp_ge0000_lut<7
   : 0> on block toplevel is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus INST_UART/Mcompar_state_cmp_ge0001_lut<7
   : 0> on block toplevel is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus ascii_y_in<6 : 0> on block toplevel is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file toplevel.edif ...
ngc2edif: Total memory usage is 102408 kilobytes

Parsing EDIF File [./planAhead_run_2/RISCV.data/cache/toplevel_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/RISCV.data/cache/toplevel_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design divSigned.ngc ...
WARNING:NetListWriters:298 - No output is written to divSigned.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file divSigned.edif ...
ngc2edif: Total memory usage is 85192 kilobytes

Reading core file 'D:/RISC-Vhdl/ipcore_dir/divSigned.ngc' for (cell view 'divSigned', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_2/RISCV.data/cache/divSigned_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/RISCV.data/cache/divSigned_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design divUnsigned.ngc ...
WARNING:NetListWriters:298 - No output is written to divUnsigned.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file divUnsigned.edif ...
ngc2edif: Total memory usage is 84488 kilobytes

Reading core file 'D:/RISC-Vhdl/ipcore_dir/divUnsigned.ngc' for (cell view 'divUnsigned', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_2/RISCV.data/cache/divUnsigned_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/RISCV.data/cache/divUnsigned_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/ClockRegion.xml
Loading clock buffers from D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/ClockBuffers.xml
Loading package from D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/fg484/Package.xml
Loading io standards from D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700a/fg484/SSORules.xml
Loading list of drcs for the architecture : D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
WARNING: [Constraints 18-505] Could not create 'DRIVE' constraint because cell 'clk_obuf' is not directly connected to top level port. 'DRIVE' is ignored by planAhead but preserved for implementation tool [D:/RISC-Vhdl/toplevel.ngc:4162]
WARNING: [Constraints 18-505] Could not create 'SLEW' constraint because cell 'clk_obuf' is not directly connected to top level port. 'SLEW' is ignored by planAhead but preserved for implementation tool [D:/RISC-Vhdl/toplevel.ngc:4164]
WARNING: [Constraints 18-505] Could not create 'IBUF_LOW_PWR' constraint because cell 'INST_DDR2_RAM_CORE/infrastructure_top0/SINGLE_ENDED_CLKS_INST.SYS_CLK_INST' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by planAhead but preserved for implementation tool [D:/RISC-Vhdl/toplevel.ngc:22349]
Parsing UCF File [D:/RISC-Vhdl/ddr2_pinning.ucf]
Finished Parsing UCF File [D:/RISC-Vhdl/ddr2_pinning.ucf]
Parsing UCF File [D:/RISC-Vhdl/pinning.ucf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net CLKB_130M will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [D:/RISC-Vhdl/pinning.ucf:3]
Finished Parsing UCF File [D:/RISC-Vhdl/pinning.ucf]
CRITICAL WARNING: [Constraints 18-432] Could not process RLOC_ORIGIN X28Y16 for cell cal_ctl/INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l0. Failed to get a shape for cell INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l0 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ead6b6b9
link_design: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 591.754 ; gain = 159.410
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Feb 06 00:41:14 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
