/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [13:0] _05_;
  reg [13:0] _06_;
  reg [8:0] _07_;
  wire [4:0] _08_;
  wire [8:0] _09_;
  wire [6:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [22:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = ~((celloutsig_0_16z[7] | celloutsig_0_20z[2]) & celloutsig_0_12z);
  assign celloutsig_0_33z = ~((celloutsig_0_18z | celloutsig_0_4z) & celloutsig_0_24z);
  assign celloutsig_0_34z = ~((celloutsig_0_22z | _01_) & celloutsig_0_28z);
  assign celloutsig_0_4z = ~((celloutsig_0_2z[4] | celloutsig_0_2z[5]) & celloutsig_0_3z);
  assign celloutsig_1_1z = ~((in_data[158] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[167]) & in_data[128]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_4z[1]) & celloutsig_1_5z);
  assign celloutsig_1_18z = ~((celloutsig_1_11z[1] | celloutsig_1_3z) & celloutsig_1_6z);
  assign celloutsig_0_14z = ~((celloutsig_0_13z | celloutsig_0_3z) & celloutsig_0_11z[4]);
  assign celloutsig_0_18z = ~((celloutsig_0_1z | celloutsig_0_4z) & celloutsig_0_16z[3]);
  assign celloutsig_0_21z = ~((celloutsig_0_20z[1] | celloutsig_0_8z[2]) & celloutsig_0_5z);
  assign celloutsig_0_22z = ~((celloutsig_0_2z[10] | celloutsig_0_17z[0]) & celloutsig_0_20z[5]);
  assign celloutsig_0_24z = ~((celloutsig_0_1z | celloutsig_0_6z) & celloutsig_0_19z);
  assign celloutsig_0_25z = ~((_02_ | celloutsig_0_1z) & celloutsig_0_9z[8]);
  assign celloutsig_0_26z = ~((celloutsig_0_11z[1] | celloutsig_0_24z) & celloutsig_0_20z[2]);
  assign celloutsig_0_36z = celloutsig_0_25z | ~(celloutsig_0_33z);
  assign celloutsig_1_0z = in_data[166] | ~(in_data[166]);
  assign celloutsig_1_5z = celloutsig_1_0z | ~(celloutsig_1_2z);
  assign celloutsig_1_6z = celloutsig_1_1z | ~(celloutsig_1_4z[0]);
  assign celloutsig_1_9z = celloutsig_1_7z | ~(celloutsig_1_4z[2]);
  assign celloutsig_0_6z = celloutsig_0_2z[3] | ~(in_data[70]);
  assign celloutsig_0_1z = celloutsig_0_0z[4] | ~(in_data[42]);
  assign celloutsig_0_13z = celloutsig_0_6z | ~(celloutsig_0_1z);
  assign celloutsig_0_23z = _02_ | ~(celloutsig_0_22z);
  assign celloutsig_0_27z = celloutsig_0_20z[0] | ~(_04_);
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _06_ <= 14'h0000;
    else _06_ <= { celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_29z, _05_[10:9], _01_, _05_[7], _02_, _05_[5], celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_35z, celloutsig_0_27z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 9'h000;
    else _07_ <= { in_data[115:109], celloutsig_1_1z, celloutsig_1_7z };
  reg [4:0] _37_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _37_ <= 5'h00;
    else _37_ <= { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z };
  assign { _08_[4], _00_, _08_[2:1], _03_ } = _37_;
  reg [5:0] _38_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _38_ <= 6'h00;
    else _38_ <= { celloutsig_0_9z[8:4], celloutsig_0_5z };
  assign { _05_[10:9], _01_, _05_[7], _02_, _05_[5] } = _38_;
  reg [8:0] _39_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _39_ <= 9'h000;
    else _39_ <= { in_data[89:87], _08_[4], _00_, _08_[2:1], _03_, celloutsig_0_4z };
  assign { _09_[8:1], _04_ } = _39_;
  assign celloutsig_0_3z = celloutsig_0_2z[11:0] > in_data[47:36];
  assign celloutsig_0_32z = { _09_[5:1], _04_ } > celloutsig_0_0z[5:0];
  assign celloutsig_0_49z = { celloutsig_0_36z, celloutsig_0_33z, celloutsig_0_47z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_25z } > _06_[13:7];
  assign celloutsig_0_5z = { celloutsig_0_0z[6:2], celloutsig_0_3z } > { celloutsig_0_2z[5:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_3z = { in_data[140:115], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } > { in_data[141:119], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_12z = in_data[150:141] > { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_15z = { in_data[148:117], celloutsig_1_5z, celloutsig_1_7z } > { in_data[169:165], celloutsig_1_11z, celloutsig_1_8z, _07_, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_12z = { in_data[48:47], celloutsig_0_3z } > celloutsig_0_0z[3:1];
  assign celloutsig_0_19z = { celloutsig_0_11z[4:1], celloutsig_0_12z, celloutsig_0_9z } > celloutsig_0_16z[13:0];
  assign celloutsig_0_0z = in_data[28:22] % { 1'h1, in_data[42:37] };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, in_data[112:109], in_data[96] };
  assign celloutsig_1_11z = { in_data[102], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_3z } % { 1'h1, in_data[146:145], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_16z = { in_data[180], celloutsig_1_12z, celloutsig_1_0z } % { 1'h1, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_8z } % { 1'h1, celloutsig_1_11z[1:0], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_18z, celloutsig_1_1z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_5z };
  assign celloutsig_0_8z = { _08_[4], _00_, _08_[2:1], celloutsig_0_3z } % { 1'h1, _00_, _08_[2:1], _03_ };
  assign celloutsig_0_9z = in_data[28:20] % { 1'h1, celloutsig_0_1z, celloutsig_0_5z, _08_[4], _00_, _08_[2:1], _03_, celloutsig_0_4z };
  assign celloutsig_0_11z = celloutsig_0_2z[12:3] % { 1'h1, celloutsig_0_0z[3:1], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_3z } % { 1'h1, in_data[62:52], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_17z = in_data[9:6] % { 1'h1, _05_[9], _01_, _05_[7] };
  assign celloutsig_0_2z = { celloutsig_0_0z[6:1], celloutsig_0_0z } % { 1'h1, in_data[36:25] };
  assign celloutsig_0_20z = { _08_[2:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_12z } % { 1'h1, celloutsig_0_11z[5:1] };
  assign celloutsig_0_35z = & { _05_[7], _03_, _01_, celloutsig_0_34z, _00_, celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_12z, _08_[4], _08_[2:1] };
  assign celloutsig_0_47z = & { celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_5z };
  assign celloutsig_0_48z = & { celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_20z[2], celloutsig_0_1z };
  assign celloutsig_1_7z = & { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_10z = & { celloutsig_1_9z, celloutsig_1_4z[4:1], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_13z = & { celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_28z = & { _05_[7], _03_, _01_, _00_, _08_[4], _08_[2:1] };
  assign { _05_[13:11], _05_[8], _05_[6], _05_[4:0] } = { celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_29z, _01_, _02_, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_35z, celloutsig_0_27z };
  assign { _08_[3], _08_[0] } = { _00_, _03_ };
  assign _09_[0] = _04_;
  assign { out_data[128], out_data[118:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
