Circuit: *** SPICE deck for cell flip_flop_SIM_B63464{lay} from library IE0311-B95916-B63464-B94031-Proyecto-II2022

C3: both pins shorted together -- ignoring.
Vgnd: both pins shorted together -- ignoring.
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
Ignoring BSIM parameter XL
Ignoring BSIM parameter XW
WARNING: Node FLIP_FLO@0:LATCH_B9@0:PASO-B95@0:VDD is floating.
WARNING: Node FLIP_FLO@0:LATCH_B9@0:PASO-B95@0:NET@46 is floating.
WARNING: Node FLIP_FLO@0:LATCH_B9@0:PASO-B95@0:NET@50 is floating.
WARNING: Node FLIP_FLO@0:LATCH_B9@0:PASO-B95@1:VDD is floating.
WARNING: Node FLIP_FLO@0:LATCH_B9@0:PASO-B95@1:NET@46 is floating.
WARNING: Node FLIP_FLO@0:LATCH_B9@0:PASO-B95@1:NET@50 is floating.
WARNING: Node FLIP_FLO@0:LATCH_B9@1:PASO-B95@0:VDD is floating.
WARNING: Node FLIP_FLO@0:LATCH_B9@1:PASO-B95@0:NET@46 is floating.
WARNING: Node FLIP_FLO@0:LATCH_B9@1:PASO-B95@0:NET@50 is floating.
WARNING: Node FLIP_FLO@0:LATCH_B9@1:PASO-B95@1:VDD is floating.
WARNING: Node FLIP_FLO@0:LATCH_B9@1:PASO-B95@1:NET@46 is floating.
WARNING: Node FLIP_FLO@0:LATCH_B9@1:PASO-B95@1:NET@50 is floating.

WARNING: Less than two connections to node FLIP_FLO@0:LATCH_B9@0:PASO-B95@0:VDD.  This node is used by M:FLIP_FLO@0:LATCH_B9@0:PASO-B95@0:PMOS@2.
WARNING: Less than two connections to node FLIP_FLO@0:LATCH_B9@0:PASO-B95@0:NET@46.  This node is used by C:FLIP_FLO@0:LATCH_B9@0:PASO-B95@0:4.
WARNING: Less than two connections to node FLIP_FLO@0:LATCH_B9@0:PASO-B95@0:NET@50.  This node is used by C:FLIP_FLO@0:LATCH_B9@0:PASO-B95@0:5.
WARNING: Less than two connections to node FLIP_FLO@0:LATCH_B9@0:PASO-B95@1:VDD.  This node is used by M:FLIP_FLO@0:LATCH_B9@0:PASO-B95@1:PMOS@2.
WARNING: Less than two connections to node FLIP_FLO@0:LATCH_B9@0:PASO-B95@1:NET@46.  This node is used by C:FLIP_FLO@0:LATCH_B9@0:PASO-B95@1:4.
WARNING: Less than two connections to node FLIP_FLO@0:LATCH_B9@0:PASO-B95@1:NET@50.  This node is used by C:FLIP_FLO@0:LATCH_B9@0:PASO-B95@1:5.
WARNING: Less than two connections to node FLIP_FLO@0:LATCH_B9@1:PASO-B95@0:VDD.  This node is used by M:FLIP_FLO@0:LATCH_B9@1:PASO-B95@0:PMOS@2.
WARNING: Less than two connections to node FLIP_FLO@0:LATCH_B9@1:PASO-B95@0:NET@46.  This node is used by C:FLIP_FLO@0:LATCH_B9@1:PASO-B95@0:4.
WARNING: Less than two connections to node FLIP_FLO@0:LATCH_B9@1:PASO-B95@0:NET@50.  This node is used by C:FLIP_FLO@0:LATCH_B9@1:PASO-B95@0:5.
WARNING: Less than two connections to node FLIP_FLO@0:LATCH_B9@1:PASO-B95@1:VDD.  This node is used by M:FLIP_FLO@0:LATCH_B9@1:PASO-B95@1:PMOS@2.
WARNING: Less than two connections to node FLIP_FLO@0:LATCH_B9@1:PASO-B95@1:NET@46.  This node is used by C:FLIP_FLO@0:LATCH_B9@1:PASO-B95@1:4.
WARNING: Less than two connections to node FLIP_FLO@0:LATCH_B9@1:PASO-B95@1:NET@50.  This node is used by C:FLIP_FLO@0:LATCH_B9@1:PASO-B95@1:5.
Direct Newton iteration for .op point succeeded.

Date: Mon Dec 02 19:01:03 2024
Total elapsed time: 0.801 seconds.

tnom = 27
temp = 27
method = modified trap
totiter = 4763
traniter = 4729
tranpoints = 2092
accept = 1826
rejected = 266
matrix size = 182
fillins = 338
solver = Normal
Thread vector: 86.4/64.7[4] 28.9/21.1[3] 4.0/44.7[1] 4.2/116.1[1]  2592/500
Matrix Compiler1: 27.25 KB object code size  26.2/13.8/[10.2]
Matrix Compiler2: 19.95 KB object code size  9.2/11.0/[4.2]

