vendor_name = ModelSim
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/fluxoDados.vhd
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/ULA.vhd
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/conversorHex7Seg.vhd
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/registradorGenerico.vhd
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/divisorGenerico.vhd
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/mux_relogio.vhd
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Relogio.vhd
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/relogio.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform1.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform2.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform3.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform4.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform5.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform6.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform7.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform8.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform9.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform10.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform11.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform12.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform13.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform14.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform15.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform16.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform17.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform18.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform19.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform20.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform21.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform22.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform23.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform24.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform25.vwf
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/Waveform26.vwf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/GabrielRios/Documents/Insper/6Semestre/Design_computadores/Projeto1/db/Relogio.cbx.xml
design_name = hard_block
design_name = Relogio
instance = comp, \seconds_u[0]~output\, seconds_u[0]~output, Relogio, 1
instance = comp, \seconds_u[1]~output\, seconds_u[1]~output, Relogio, 1
instance = comp, \seconds_u[2]~output\, seconds_u[2]~output, Relogio, 1
instance = comp, \seconds_u[3]~output\, seconds_u[3]~output, Relogio, 1
instance = comp, \minutes_u[0]~output\, minutes_u[0]~output, Relogio, 1
instance = comp, \minutes_u[1]~output\, minutes_u[1]~output, Relogio, 1
instance = comp, \minutes_u[2]~output\, minutes_u[2]~output, Relogio, 1
instance = comp, \minutes_u[3]~output\, minutes_u[3]~output, Relogio, 1
instance = comp, \hours_u[0]~output\, hours_u[0]~output, Relogio, 1
instance = comp, \hours_u[1]~output\, hours_u[1]~output, Relogio, 1
instance = comp, \hours_u[2]~output\, hours_u[2]~output, Relogio, 1
instance = comp, \hours_u[3]~output\, hours_u[3]~output, Relogio, 1
instance = comp, \seconds_d[0]~output\, seconds_d[0]~output, Relogio, 1
instance = comp, \seconds_d[1]~output\, seconds_d[1]~output, Relogio, 1
instance = comp, \seconds_d[2]~output\, seconds_d[2]~output, Relogio, 1
instance = comp, \seconds_d[3]~output\, seconds_d[3]~output, Relogio, 1
instance = comp, \minutes_d[0]~output\, minutes_d[0]~output, Relogio, 1
instance = comp, \minutes_d[1]~output\, minutes_d[1]~output, Relogio, 1
instance = comp, \minutes_d[2]~output\, minutes_d[2]~output, Relogio, 1
instance = comp, \minutes_d[3]~output\, minutes_d[3]~output, Relogio, 1
instance = comp, \hours_d[0]~output\, hours_d[0]~output, Relogio, 1
instance = comp, \hours_d[1]~output\, hours_d[1]~output, Relogio, 1
instance = comp, \hours_d[2]~output\, hours_d[2]~output, Relogio, 1
instance = comp, \hours_d[3]~output\, hours_d[3]~output, Relogio, 1
instance = comp, \clk1~input\, clk1~input, Relogio, 1
instance = comp, \clk1~inputclkctrl\, clk1~inputclkctrl, Relogio, 1
instance = comp, \Add0~14\, Add0~14, Relogio, 1
instance = comp, \Add0~16\, Add0~16, Relogio, 1
instance = comp, \count[8]\, count[8], Relogio, 1
instance = comp, \Add0~18\, Add0~18, Relogio, 1
instance = comp, \count[9]\, count[9], Relogio, 1
instance = comp, \Add0~20\, Add0~20, Relogio, 1
instance = comp, \count[10]\, count[10], Relogio, 1
instance = comp, \Add0~22\, Add0~22, Relogio, 1
instance = comp, \count[11]\, count[11], Relogio, 1
instance = comp, \Add0~24\, Add0~24, Relogio, 1
instance = comp, \count[12]\, count[12], Relogio, 1
instance = comp, \Add0~26\, Add0~26, Relogio, 1
instance = comp, \count[13]\, count[13], Relogio, 1
instance = comp, \Add0~28\, Add0~28, Relogio, 1
instance = comp, \count[14]\, count[14], Relogio, 1
instance = comp, \Add0~30\, Add0~30, Relogio, 1
instance = comp, \count[15]\, count[15], Relogio, 1
instance = comp, \Add0~32\, Add0~32, Relogio, 1
instance = comp, \count[16]\, count[16], Relogio, 1
instance = comp, \Add0~34\, Add0~34, Relogio, 1
instance = comp, \count[17]\, count[17], Relogio, 1
instance = comp, \Add0~36\, Add0~36, Relogio, 1
instance = comp, \count[18]\, count[18], Relogio, 1
instance = comp, \Add0~38\, Add0~38, Relogio, 1
instance = comp, \count[19]\, count[19], Relogio, 1
instance = comp, \Add0~40\, Add0~40, Relogio, 1
instance = comp, \count[20]\, count[20], Relogio, 1
instance = comp, \Add0~42\, Add0~42, Relogio, 1
instance = comp, \count[21]\, count[21], Relogio, 1
instance = comp, \Add0~44\, Add0~44, Relogio, 1
instance = comp, \count[22]\, count[22], Relogio, 1
instance = comp, \Add0~46\, Add0~46, Relogio, 1
instance = comp, \count[23]\, count[23], Relogio, 1
instance = comp, \Equal0~6\, Equal0~6, Relogio, 1
instance = comp, \Add0~48\, Add0~48, Relogio, 1
instance = comp, \count[24]\, count[24], Relogio, 1
instance = comp, \Add0~50\, Add0~50, Relogio, 1
instance = comp, \count[25]\, count[25], Relogio, 1
instance = comp, \Add0~52\, Add0~52, Relogio, 1
instance = comp, \count[26]\, count[26], Relogio, 1
instance = comp, \Add0~54\, Add0~54, Relogio, 1
instance = comp, \count[27]\, count[27], Relogio, 1
instance = comp, \Add0~56\, Add0~56, Relogio, 1
instance = comp, \count[28]\, count[28], Relogio, 1
instance = comp, \Add0~58\, Add0~58, Relogio, 1
instance = comp, \count[29]\, count[29], Relogio, 1
instance = comp, \Add0~60\, Add0~60, Relogio, 1
instance = comp, \count[30]\, count[30], Relogio, 1
instance = comp, \Add0~62\, Add0~62, Relogio, 1
instance = comp, \count[31]\, count[31], Relogio, 1
instance = comp, \Equal0~8\, Equal0~8, Relogio, 1
instance = comp, \Equal0~7\, Equal0~7, Relogio, 1
instance = comp, \Equal0~5\, Equal0~5, Relogio, 1
instance = comp, \Equal0~9\, Equal0~9, Relogio, 1
instance = comp, \Add0~0\, Add0~0, Relogio, 1
instance = comp, \count~2\, count~2, Relogio, 1
instance = comp, \count[0]\, count[0], Relogio, 1
instance = comp, \Add0~2\, Add0~2, Relogio, 1
instance = comp, \count~1\, count~1, Relogio, 1
instance = comp, \count[1]\, count[1], Relogio, 1
instance = comp, \Add0~4\, Add0~4, Relogio, 1
instance = comp, \count~0\, count~0, Relogio, 1
instance = comp, \count[2]\, count[2], Relogio, 1
instance = comp, \Add0~6\, Add0~6, Relogio, 1
instance = comp, \count[3]\, count[3], Relogio, 1
instance = comp, \Add0~8\, Add0~8, Relogio, 1
instance = comp, \count[4]\, count[4], Relogio, 1
instance = comp, \Add0~10\, Add0~10, Relogio, 1
instance = comp, \count[5]\, count[5], Relogio, 1
instance = comp, \Add0~12\, Add0~12, Relogio, 1
instance = comp, \count[6]\, count[6], Relogio, 1
instance = comp, \count[7]\, count[7], Relogio, 1
instance = comp, \Equal0~1\, Equal0~1, Relogio, 1
instance = comp, \Equal0~2\, Equal0~2, Relogio, 1
instance = comp, \Equal0~3\, Equal0~3, Relogio, 1
instance = comp, \Equal0~0\, Equal0~0, Relogio, 1
instance = comp, \Equal0~4\, Equal0~4, Relogio, 1
instance = comp, \auxClock~0\, auxClock~0, Relogio, 1
instance = comp, \auxClock~feeder\, auxClock~feeder, Relogio, 1
instance = comp, \auxClock~clkctrl\, auxClock~clkctrl, Relogio, 1
instance = comp, \auxFuncaoULA[0]~feeder\, auxFuncaoULA[0]~feeder, Relogio, 1
instance = comp, \auxFuncaoULA[0]\, auxFuncaoULA[0], Relogio, 1
instance = comp, \FD|registradorE|DOUT[1]~feeder\, FD|registradorE|DOUT[1]~feeder, Relogio, 1
instance = comp, \FD|registradorF|DOUT[3]\, FD|registradorF|DOUT[3], Relogio, 1
instance = comp, \FD|registradorD|DOUT[1]~feeder\, FD|registradorD|DOUT[1]~feeder, Relogio, 1
instance = comp, \FD|registradorC|DOUT[1]~feeder\, FD|registradorC|DOUT[1]~feeder, Relogio, 1
instance = comp, \FD|registradorA|DOUT[1]~feeder\, FD|registradorA|DOUT[1]~feeder, Relogio, 1
instance = comp, \auxResetA~feeder\, auxResetA~feeder, Relogio, 1
instance = comp, \FD|registradorA|DOUT[1]\, FD|registradorA|DOUT[1], Relogio, 1
instance = comp, \FD|registradorA|DOUT[3]~feeder\, FD|registradorA|DOUT[3]~feeder, Relogio, 1
instance = comp, \FD|registradorA|DOUT[3]\, FD|registradorA|DOUT[3], Relogio, 1
instance = comp, \auxFuncaoMUX~2\, auxFuncaoMUX~2, Relogio, 1
instance = comp, \auxFuncaoMUX~4\, auxFuncaoMUX~4, Relogio, 1
instance = comp, \auxFuncaoMUX[0]\, auxFuncaoMUX[0], Relogio, 1
instance = comp, \FD|registradorF|DOUT[2]\, FD|registradorF|DOUT[2], Relogio, 1
instance = comp, \FD|registradorE|DOUT[2]\, FD|registradorE|DOUT[2], Relogio, 1
instance = comp, \FD|MuxRelogio|Mux1~0\, FD|MuxRelogio|Mux1~0, Relogio, 1
instance = comp, \FD|registradorD|DOUT[2]~feeder\, FD|registradorD|DOUT[2]~feeder, Relogio, 1
instance = comp, \FD|registradorD|DOUT[2]\, FD|registradorD|DOUT[2], Relogio, 1
instance = comp, \FD|registradorC|DOUT[2]~feeder\, FD|registradorC|DOUT[2]~feeder, Relogio, 1
instance = comp, \FD|registradorC|DOUT[2]\, FD|registradorC|DOUT[2], Relogio, 1
instance = comp, \FD|registradorB|DOUT[2]~feeder\, FD|registradorB|DOUT[2]~feeder, Relogio, 1
instance = comp, \FD|registradorB|DOUT[2]\, FD|registradorB|DOUT[2], Relogio, 1
instance = comp, \FD|MuxRelogio|Mux1~1\, FD|MuxRelogio|Mux1~1, Relogio, 1
instance = comp, \FD|MuxRelogio|Mux1~2\, FD|MuxRelogio|Mux1~2, Relogio, 1
instance = comp, \FD|MuxRelogio|Mux1~3\, FD|MuxRelogio|Mux1~3, Relogio, 1
instance = comp, \FD|registradorF|DOUT[0]\, FD|registradorF|DOUT[0], Relogio, 1
instance = comp, \FD|registradorE|DOUT[0]~feeder\, FD|registradorE|DOUT[0]~feeder, Relogio, 1
instance = comp, \FD|registradorE|DOUT[0]\, FD|registradorE|DOUT[0], Relogio, 1
instance = comp, \FD|MuxRelogio|Mux3~2\, FD|MuxRelogio|Mux3~2, Relogio, 1
instance = comp, \FD|registradorD|DOUT[0]\, FD|registradorD|DOUT[0], Relogio, 1
instance = comp, \FD|registradorC|DOUT[0]~feeder\, FD|registradorC|DOUT[0]~feeder, Relogio, 1
instance = comp, \FD|registradorC|DOUT[0]\, FD|registradorC|DOUT[0], Relogio, 1
instance = comp, \FD|registradorB|DOUT[0]~feeder\, FD|registradorB|DOUT[0]~feeder, Relogio, 1
instance = comp, \FD|registradorB|DOUT[0]\, FD|registradorB|DOUT[0], Relogio, 1
instance = comp, \FD|MuxRelogio|Mux3~0\, FD|MuxRelogio|Mux3~0, Relogio, 1
instance = comp, \FD|MuxRelogio|Mux3~1\, FD|MuxRelogio|Mux3~1, Relogio, 1
instance = comp, \FD|MuxRelogio|Mux3~3\, FD|MuxRelogio|Mux3~3, Relogio, 1
instance = comp, \FD|ULA|Mux1~0\, FD|ULA|Mux1~0, Relogio, 1
instance = comp, \FD|registradorA|DOUT[2]~feeder\, FD|registradorA|DOUT[2]~feeder, Relogio, 1
instance = comp, \FD|registradorA|DOUT[2]\, FD|registradorA|DOUT[2], Relogio, 1
instance = comp, \Equal1~0\, Equal1~0, Relogio, 1
instance = comp, \auxFuncaoMUX[1]~6\, auxFuncaoMUX[1]~6, Relogio, 1
instance = comp, \FD|registradorC|DOUT[1]\, FD|registradorC|DOUT[1], Relogio, 1
instance = comp, \FD|registradorC|DOUT[3]~feeder\, FD|registradorC|DOUT[3]~feeder, Relogio, 1
instance = comp, \FD|registradorC|DOUT[3]\, FD|registradorC|DOUT[3], Relogio, 1
instance = comp, \auxFuncaoMUX[1]~0\, auxFuncaoMUX[1]~0, Relogio, 1
instance = comp, \auxFuncaoMUX[1]~5\, auxFuncaoMUX[1]~5, Relogio, 1
instance = comp, \FD|registradorD|DOUT[1]\, FD|registradorD|DOUT[1], Relogio, 1
instance = comp, \FD|registradorD|DOUT[3]\, FD|registradorD|DOUT[3], Relogio, 1
instance = comp, \Equal4~0\, Equal4~0, Relogio, 1
instance = comp, \auxFuncaoMUX~1\, auxFuncaoMUX~1, Relogio, 1
instance = comp, \auxFuncaoMUX[1]\, auxFuncaoMUX[1], Relogio, 1
instance = comp, \FD|MuxRelogio|Mux0~0\, FD|MuxRelogio|Mux0~0, Relogio, 1
instance = comp, \FD|registradorB|DOUT[3]~feeder\, FD|registradorB|DOUT[3]~feeder, Relogio, 1
instance = comp, \FD|registradorB|DOUT[3]\, FD|registradorB|DOUT[3], Relogio, 1
instance = comp, \FD|MuxRelogio|Mux0~1\, FD|MuxRelogio|Mux0~1, Relogio, 1
instance = comp, \FD|MuxRelogio|Mux0~2\, FD|MuxRelogio|Mux0~2, Relogio, 1
instance = comp, \FD|MuxRelogio|Mux0~3\, FD|MuxRelogio|Mux0~3, Relogio, 1
instance = comp, \FD|MuxRelogio|Mux2~1\, FD|MuxRelogio|Mux2~1, Relogio, 1
instance = comp, \FD|MuxRelogio|Mux2~2\, FD|MuxRelogio|Mux2~2, Relogio, 1
instance = comp, \FD|ULA|Add0~0\, FD|ULA|Add0~0, Relogio, 1
instance = comp, \FD|ULA|Add0~1\, FD|ULA|Add0~1, Relogio, 1
instance = comp, \FD|ULA|Mux0~0\, FD|ULA|Mux0~0, Relogio, 1
instance = comp, \FD|registradorE|DOUT[3]\, FD|registradorE|DOUT[3], Relogio, 1
instance = comp, \auxFuncaoMUX~3\, auxFuncaoMUX~3, Relogio, 1
instance = comp, \auxFuncaoMUX~7\, auxFuncaoMUX~7, Relogio, 1
instance = comp, \FD|registradorE|DOUT[1]\, FD|registradorE|DOUT[1], Relogio, 1
instance = comp, \FD|registradorF|DOUT[1]\, FD|registradorF|DOUT[1], Relogio, 1
instance = comp, \FD|MuxRelogio|Mux2~0\, FD|MuxRelogio|Mux2~0, Relogio, 1
instance = comp, \FD|MuxRelogio|Mux2~3\, FD|MuxRelogio|Mux2~3, Relogio, 1
instance = comp, \FD|ULA|Mux2~0\, FD|ULA|Mux2~0, Relogio, 1
instance = comp, \FD|registradorB|DOUT[1]~feeder\, FD|registradorB|DOUT[1]~feeder, Relogio, 1
instance = comp, \FD|registradorB|DOUT[1]\, FD|registradorB|DOUT[1], Relogio, 1
instance = comp, \Equal2~0\, Equal2~0, Relogio, 1
instance = comp, \auxResetD~0\, auxResetD~0, Relogio, 1
instance = comp, \auxResetD~feeder\, auxResetD~feeder, Relogio, 1
instance = comp, \FD|ULA|Mux3~0\, FD|ULA|Mux3~0, Relogio, 1
instance = comp, \FD|registradorA|DOUT[0]\, FD|registradorA|DOUT[0], Relogio, 1
