Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Tue Nov  4 10:45:39 2025

Top Model           : top_dual_udp
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 97.38%
Constraint File     : C:/Users/Lenovo/Desktop/11_3/10_29_class/q3q4/top.sdc;
Confidence          : Synthesized
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -7.291ns, STNS: -1415.708ns
	HWNS: 0.471ns, HTNS: 0.000ns
	Period Check WNS: 4.586ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         4752   u_clk_gen/u_pll_0/pll_inst.clkc[1]
           clk1:      125.000          957   u_video_mem_pll/pll_inst.clkc[0]
           clk2:      100.000          439   sd_card_clk
           clk3:      125.000          370   u_rx_pll/pll_inst.clkc[1]
           clk4:       25.000          301   u_video_mem_pll/pll_inst.clkc[2]
           clk5:      125.000          282   u_clk_gen/u_pll_0/pll_inst.clkc[0]
           clk6:      125.000           58   u_video_mem_pll/pll_inst.clkc[3]
           clk7:       50.000            4   u_video_mem_pll/pll_inst.refclk
           clk8:       50.000            3   u_clk_gen/u_pll_0/pll_inst.refclk
           clk9:      125.000            3   u_rx_pll/pll_inst.refclk
          clk10:       50.000            1   sys_pll_m0/pll_inst.refclk
          clk11:      125.000            1   u_clk_gen/u_pll_0/pll_inst.clkc[4]
          clk12:      125.000            1   u_video_mem_pll/pll_inst.clkc[1]
          clk13:       50.000            0   clk
          clk14:      125.000            0   u_rx_pll/pll_inst.clkc[0]
          clk15:      250.000            0   u_rx_pll/pll_inst.clkc[2]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                10.532          94.949           -2.532   -237.129            0.471      0.000            0.000             4752                8            yes      yes
       clk1           local            0.000      4.000                 8.000         125.000                 8.393         119.147           -0.393    -13.566            0.659      0.000            0.000              957                8            yes      yes
       clk2           local            0.000      5.000                10.000         100.000                 9.006         111.037           -3.298   -880.293            0.679      0.000            0.000              439                8            yes      yes
       clk3           local            0.000      4.000                 8.000         125.000                 6.602         151.469            1.398      0.000            0.606      0.000            0.000              370                5            yes      yes
       clk4           local            0.000     20.000                40.000          25.000                10.600          94.340            0.679      0.000            0.659      0.000            0.000              301                8            yes       no
       clk5           local            0.000      4.000                 8.000         125.000                 6.464         154.703            1.536      0.000            0.661      0.000            0.000              282                5             no       no
       clk6           local            0.000      4.000                 8.000         125.000                 2.448         408.497            5.552      0.000            0.674      0.000            0.000               58                1             no       no
       clk7           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                4                0             no       no
       clk8           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                3                0             no       no
       clk9           local            0.000      4.000                 8.000         125.000                 8.000         125.000            0.000      0.000            0.000      0.000            0.000                3                0             no       no
      clk10           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                1                0             no       no
      clk11           local            2.000      6.000                 8.000         125.000                 3.764         265.675            1.059      0.000            6.661      0.000            0.000                1                0             no       no
      clk12           local            2.000      6.000                 8.000         125.000                37.164          26.908           -7.291   -284.720            9.364      0.000            0.000                1                1             no       no
      clk13           local            0.000     10.000                20.000          50.000                20.000          50.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no
      clk14           local            0.000      4.000                 8.000         125.000                 8.000         125.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no
      clk15           local            0.000      2.000                 4.000         250.000                 4.000         250.000            0.000      0.000            0.000      0.000            0.000                0                0             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     10.532ns
Fmax           :     94.949MHz

Statistics:
Max            : SWNS     -2.532ns, STNS   -237.129ns,       561 Viol Endpoints,     13008 Total Endpoints,    106244 Paths Analyzed
Min            : HWNS      0.471ns, HTNS      0.000ns,         0 Viol Endpoints,     13008 Total Endpoints,    106244 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.532ns
Begin Point         : u_udp_cam_ctrl_cam/mult11_syn_2.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/V_s1_reg[7].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 10.416ns (cell 7.530ns (72%), net 2.886ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( ADDER=5  LUT1=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult11_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)                          3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult11_syn_2.p[1]
net (fo=2)                              0.600          4.033          net: u_udp_cam_ctrl_cam/skin_b_d2_s2_b1[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_187.a[1]
ADDER                                   0.881    r     4.914       1  pin: u_udp_cam_ctrl_cam/sub1_syn_187.fco
net (fo=1)                              0.000          4.914          net: u_udp_cam_ctrl_cam/sub1_syn_85,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_188.fci
ADDER                                   0.387    f     5.301       2  pin: u_udp_cam_ctrl_cam/sub1_syn_188.fx[0]
net (fo=1)                              0.562          5.863          net: u_udp_cam_ctrl_cam/sub1_syn_5[4],  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_183.e[0]
ADDER                                   1.102    f     6.965       3  pin: u_udp_cam_ctrl_cam/sub1_syn_183.fx[1]
net (fo=1)                              0.562          7.527          net: u_udp_cam_ctrl_cam/V_s1_b4[7],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add13_syn_69.a[1]
ADDER                                   0.627    f     8.154       4  pin: u_udp_cam_ctrl_cam/add13_syn_69.fco
net (fo=1)                              0.000          8.154          net: u_udp_cam_ctrl_cam/add13_syn_53,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[1]_syn_4.fci
ADDER                                   0.073    f     8.227          pin: u_udp_cam_ctrl_cam/V_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          8.227          net: u_udp_cam_ctrl_cam/add13_syn_55,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[3]_syn_4.fci
ADDER                                   0.073    f     8.300          pin: u_udp_cam_ctrl_cam/V_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          8.300          net: u_udp_cam_ctrl_cam/add13_syn_57,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[5]_syn_4.fci
ADDER                                   0.073    f     8.373          pin: u_udp_cam_ctrl_cam/V_s1_reg[5]_syn_4.fco
net (fo=1)                              0.000          8.373          net: u_udp_cam_ctrl_cam/add13_syn_59,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/add13_syn_71.fci
ADDER                                   0.355    f     8.728       5  pin: u_udp_cam_ctrl_cam/add13_syn_71.f[1]
net (fo=2)                              0.600          9.328          net: u_udp_cam_ctrl_cam/V_s1_b3[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_b1[7]_syn_1.a
LUT1                                    0.408    f     9.736       6  pin: u_udp_cam_ctrl_cam/V_s1_b1[7]_syn_1.o
net (fo=1)                              0.562         10.298          net: u_udp_cam_ctrl_cam/V_s1_b1[7],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[7].d
SEQ (reg)                               0.118    f    10.416          net: u_udp_cam_ctrl_cam/V_s1[7],  ../../import/udp_cam_ctrl.v(106)
--------------------------------------------------------------------  ---------------
Arrival                                               10.416               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.532               

Slack               : -2.532ns
Begin Point         : u_udp_cam_ctrl_cam/mult11_syn_2.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/V_s1_reg[8].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 10.416ns (cell 7.530ns (72%), net 2.886ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( ADDER=5  LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult11_syn_2.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)                          3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult11_syn_2.p[1]
net (fo=2)                              0.600          4.033          net: u_udp_cam_ctrl_cam/skin_b_d2_s2_b1[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_187.a[1]
ADDER                                   0.881    r     4.914       1  pin: u_udp_cam_ctrl_cam/sub1_syn_187.fco
net (fo=1)                              0.000          4.914          net: u_udp_cam_ctrl_cam/sub1_syn_85,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_188.fci
ADDER                                   0.387    f     5.301       2  pin: u_udp_cam_ctrl_cam/sub1_syn_188.fx[0]
net (fo=1)                              0.562          5.863          net: u_udp_cam_ctrl_cam/sub1_syn_5[4],  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/sub1_syn_183.e[0]
ADDER                                   1.102    f     6.965       3  pin: u_udp_cam_ctrl_cam/sub1_syn_183.fx[1]
net (fo=1)                              0.562          7.527          net: u_udp_cam_ctrl_cam/V_s1_b4[7],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add13_syn_69.a[1]
ADDER                                   0.627    f     8.154       4  pin: u_udp_cam_ctrl_cam/add13_syn_69.fco
net (fo=1)                              0.000          8.154          net: u_udp_cam_ctrl_cam/add13_syn_53,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[1]_syn_4.fci
ADDER                                   0.073    f     8.227          pin: u_udp_cam_ctrl_cam/V_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          8.227          net: u_udp_cam_ctrl_cam/add13_syn_55,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[3]_syn_4.fci
ADDER                                   0.073    f     8.300          pin: u_udp_cam_ctrl_cam/V_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          8.300          net: u_udp_cam_ctrl_cam/add13_syn_57,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[5]_syn_4.fci
ADDER                                   0.073    f     8.373          pin: u_udp_cam_ctrl_cam/V_s1_reg[5]_syn_4.fco
net (fo=1)                              0.000          8.373          net: u_udp_cam_ctrl_cam/add13_syn_59,  ../../import/udp_cam_ctrl.v(413)
                                                                      pin: u_udp_cam_ctrl_cam/add13_syn_71.fci
ADDER                                   0.355    f     8.728       5  pin: u_udp_cam_ctrl_cam/add13_syn_71.f[1]
net (fo=2)                              0.600          9.328          net: u_udp_cam_ctrl_cam/V_s1_b3[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_b1[8]_syn_1.b
LUT2                                    0.408    f     9.736       6  pin: u_udp_cam_ctrl_cam/V_s1_b1[8]_syn_1.o
net (fo=1)                              0.562         10.298          net: u_udp_cam_ctrl_cam/V_s1_b1[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[8].d
SEQ (reg)                               0.118    f    10.416          net: u_udp_cam_ctrl_cam/V_s1[8],  ../../import/udp_cam_ctrl.v(106)
--------------------------------------------------------------------  ---------------
Arrival                                               10.416               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/V_s1_reg[8].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.532               

Slack               : -2.478ns
Begin Point         : u_udp_cam_ctrl_cam/mult5_syn_1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/Y_s1_reg[5].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 10.362ns (cell 7.463ns (72%), net 2.899ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=6  LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult5_syn_1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)                          3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult5_syn_1.p[2]
net (fo=1)                              0.562          3.995          net: u_udp_cam_ctrl_cam/Y_s1_b6[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_185.a[1]
ADDER                                   0.881    r     4.876       1  pin: u_udp_cam_ctrl_cam/add6_syn_185.fco
net (fo=1)                              0.000          4.876          net: u_udp_cam_ctrl_cam/add6_syn_84,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_186.fci
ADDER                                   0.387    f     5.263       2  pin: u_udp_cam_ctrl_cam/add6_syn_186.fx[0]
net (fo=1)                              0.562          5.825          net: u_udp_cam_ctrl_cam/add6_syn_4[4],  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_181.d[1]
ADDER                                   0.715    f     6.540       3  pin: u_udp_cam_ctrl_cam/add6_syn_181.fco
net (fo=1)                              0.000          6.540          net: u_udp_cam_ctrl_cam/add6_syn_170,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_182.fci
ADDER                                   0.387    f     6.927       4  pin: u_udp_cam_ctrl_cam/add6_syn_182.fx[0]
net (fo=1)                              0.562          7.489          net: u_udp_cam_ctrl_cam/Y_s1_b4[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[1]_syn_4.a[0]
ADDER                                   0.706    f     8.195       5  pin: u_udp_cam_ctrl_cam/Y_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          8.195          net: u_udp_cam_ctrl_cam/add8_syn_50,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.fci
ADDER                                   0.073    f     8.268          pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          8.268          net: u_udp_cam_ctrl_cam/add8_syn_52,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add8_syn_68.fci
ADDER                                   0.355    f     8.623       6  pin: u_udp_cam_ctrl_cam/add8_syn_68.f[1]
net (fo=3)                              0.651          9.274          net: u_udp_cam_ctrl_cam/Y_s1_b3[6],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_b1[5]_syn_1.a
LUT2                                    0.408    f     9.682       7  pin: u_udp_cam_ctrl_cam/Y_s1_b1[5]_syn_1.o
net (fo=1)                              0.562         10.244          net: u_udp_cam_ctrl_cam/Y_s1_b1[5],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[5].d
SEQ (reg)                               0.118    f    10.362          net: u_udp_cam_ctrl_cam/Y_s1[5],  ../../import/udp_cam_ctrl.v(105)
--------------------------------------------------------------------  ---------------
Arrival                                               10.362               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.478               

Slack               : -2.478ns
Begin Point         : u_udp_cam_ctrl_cam/mult5_syn_1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/Y_s1_reg[6].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 10.362ns (cell 7.463ns (72%), net 2.899ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=6  LUT3=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult5_syn_1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)                          3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult5_syn_1.p[2]
net (fo=1)                              0.562          3.995          net: u_udp_cam_ctrl_cam/Y_s1_b6[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_185.a[1]
ADDER                                   0.881    r     4.876       1  pin: u_udp_cam_ctrl_cam/add6_syn_185.fco
net (fo=1)                              0.000          4.876          net: u_udp_cam_ctrl_cam/add6_syn_84,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_186.fci
ADDER                                   0.387    f     5.263       2  pin: u_udp_cam_ctrl_cam/add6_syn_186.fx[0]
net (fo=1)                              0.562          5.825          net: u_udp_cam_ctrl_cam/add6_syn_4[4],  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_181.d[1]
ADDER                                   0.715    f     6.540       3  pin: u_udp_cam_ctrl_cam/add6_syn_181.fco
net (fo=1)                              0.000          6.540          net: u_udp_cam_ctrl_cam/add6_syn_170,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_182.fci
ADDER                                   0.387    f     6.927       4  pin: u_udp_cam_ctrl_cam/add6_syn_182.fx[0]
net (fo=1)                              0.562          7.489          net: u_udp_cam_ctrl_cam/Y_s1_b4[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[1]_syn_4.a[0]
ADDER                                   0.706    f     8.195       5  pin: u_udp_cam_ctrl_cam/Y_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          8.195          net: u_udp_cam_ctrl_cam/add8_syn_50,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.fci
ADDER                                   0.073    f     8.268          pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          8.268          net: u_udp_cam_ctrl_cam/add8_syn_52,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add8_syn_68.fci
ADDER                                   0.355    f     8.623       6  pin: u_udp_cam_ctrl_cam/add8_syn_68.f[1]
net (fo=3)                              0.651          9.274          net: u_udp_cam_ctrl_cam/Y_s1_b3[6],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_b1[6]_syn_1.b
LUT3                                    0.408    f     9.682       7  pin: u_udp_cam_ctrl_cam/Y_s1_b1[6]_syn_1.o
net (fo=1)                              0.562         10.244          net: u_udp_cam_ctrl_cam/Y_s1_b1[6],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[6].d
SEQ (reg)                               0.118    f    10.362          net: u_udp_cam_ctrl_cam/Y_s1[6],  ../../import/udp_cam_ctrl.v(105)
--------------------------------------------------------------------  ---------------
Arrival                                               10.362               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.478               

Slack               : -2.478ns
Begin Point         : u_udp_cam_ctrl_cam/mult5_syn_1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/Y_s1_reg[7].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 10.362ns (cell 7.463ns (72%), net 2.899ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=6  LUT4=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult5_syn_1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)                          3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult5_syn_1.p[2]
net (fo=1)                              0.562          3.995          net: u_udp_cam_ctrl_cam/Y_s1_b6[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_185.a[1]
ADDER                                   0.881    r     4.876       1  pin: u_udp_cam_ctrl_cam/add6_syn_185.fco
net (fo=1)                              0.000          4.876          net: u_udp_cam_ctrl_cam/add6_syn_84,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_186.fci
ADDER                                   0.387    f     5.263       2  pin: u_udp_cam_ctrl_cam/add6_syn_186.fx[0]
net (fo=1)                              0.562          5.825          net: u_udp_cam_ctrl_cam/add6_syn_4[4],  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_181.d[1]
ADDER                                   0.715    f     6.540       3  pin: u_udp_cam_ctrl_cam/add6_syn_181.fco
net (fo=1)                              0.000          6.540          net: u_udp_cam_ctrl_cam/add6_syn_170,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_182.fci
ADDER                                   0.387    f     6.927       4  pin: u_udp_cam_ctrl_cam/add6_syn_182.fx[0]
net (fo=1)                              0.562          7.489          net: u_udp_cam_ctrl_cam/Y_s1_b4[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[1]_syn_4.a[0]
ADDER                                   0.706    f     8.195       5  pin: u_udp_cam_ctrl_cam/Y_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          8.195          net: u_udp_cam_ctrl_cam/add8_syn_50,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.fci
ADDER                                   0.073    f     8.268          pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          8.268          net: u_udp_cam_ctrl_cam/add8_syn_52,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add8_syn_68.fci
ADDER                                   0.355    f     8.623       6  pin: u_udp_cam_ctrl_cam/add8_syn_68.f[1]
net (fo=3)                              0.651          9.274          net: u_udp_cam_ctrl_cam/Y_s1_b3[6],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_b1[7]_syn_1.c
LUT4                                    0.408    f     9.682       7  pin: u_udp_cam_ctrl_cam/Y_s1_b1[7]_syn_1.o
net (fo=1)                              0.562         10.244          net: u_udp_cam_ctrl_cam/Y_s1_b1[7],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[7].d
SEQ (reg)                               0.118    f    10.362          net: u_udp_cam_ctrl_cam/Y_s1[7],  ../../import/udp_cam_ctrl.v(105)
--------------------------------------------------------------------  ---------------
Arrival                                               10.362               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.478               

Slack               : -2.459ns
Begin Point         : u_udp_cam_ctrl_cam/mult17_syn_1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/U_s1_reg[7].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 10.343ns (cell 7.457ns (72%), net 2.886ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( ADDER=5  LUT1=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult17_syn_1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)                          3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult17_syn_1.p[18]
net (fo=2)                              0.600          4.033          net: u_udp_cam_ctrl_cam/skin_b_d1_s2_b1[4],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_190.a[0]
ADDER                                   1.268    r     5.301       1  pin: u_udp_cam_ctrl_cam/add10_syn_190.fx[1]
net (fo=1)                              0.562          5.863          net: u_udp_cam_ctrl_cam/add10_syn_5[6],  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_185.e[1]
ADDER                                   0.715    f     6.578       2  pin: u_udp_cam_ctrl_cam/add10_syn_185.fco
net (fo=1)                              0.000          6.578          net: u_udp_cam_ctrl_cam/add10_syn_174,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_186.fci
ADDER                                   0.387    f     6.965       3  pin: u_udp_cam_ctrl_cam/add10_syn_186.fx[0]
net (fo=1)                              0.562          7.527          net: u_udp_cam_ctrl_cam/U_s1_b4[9],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.a[1]
ADDER                                   0.627    f     8.154       4  pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          8.154          net: u_udp_cam_ctrl_cam/add11_syn_55,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fci
ADDER                                   0.073    f     8.227          pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          8.227          net: u_udp_cam_ctrl_cam/add11_syn_57,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.fci
ADDER                                   0.073    f     8.300          pin: u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.fco
net (fo=1)                              0.000          8.300          net: u_udp_cam_ctrl_cam/add11_syn_59,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add11_syn_71.fci
ADDER                                   0.355    f     8.655       5  pin: u_udp_cam_ctrl_cam/add11_syn_71.f[1]
net (fo=2)                              0.600          9.255          net: u_udp_cam_ctrl_cam/U_s1_b3[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_b1[7]_syn_1.a
LUT1                                    0.408    f     9.663       6  pin: u_udp_cam_ctrl_cam/U_s1_b1[7]_syn_1.o
net (fo=1)                              0.562         10.225          net: u_udp_cam_ctrl_cam/U_s1_b1[7],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[7].d
SEQ (reg)                               0.118    f    10.343          net: u_udp_cam_ctrl_cam/U_s1[7],  ../../import/udp_cam_ctrl.v(106)
--------------------------------------------------------------------  ---------------
Arrival                                               10.343               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.459               

Slack               : -2.459ns
Begin Point         : u_udp_cam_ctrl_cam/mult17_syn_1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/U_s1_reg[8].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 10.343ns (cell 7.457ns (72%), net 2.886ns (28%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( ADDER=5  LUT2=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult17_syn_1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)                          3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult17_syn_1.p[18]
net (fo=2)                              0.600          4.033          net: u_udp_cam_ctrl_cam/skin_b_d1_s2_b1[4],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_190.a[0]
ADDER                                   1.268    r     5.301       1  pin: u_udp_cam_ctrl_cam/add10_syn_190.fx[1]
net (fo=1)                              0.562          5.863          net: u_udp_cam_ctrl_cam/add10_syn_5[6],  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_185.e[1]
ADDER                                   0.715    f     6.578       2  pin: u_udp_cam_ctrl_cam/add10_syn_185.fco
net (fo=1)                              0.000          6.578          net: u_udp_cam_ctrl_cam/add10_syn_174,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add10_syn_186.fci
ADDER                                   0.387    f     6.965       3  pin: u_udp_cam_ctrl_cam/add10_syn_186.fx[0]
net (fo=1)                              0.562          7.527          net: u_udp_cam_ctrl_cam/U_s1_b4[9],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.a[1]
ADDER                                   0.627    f     8.154       4  pin: u_udp_cam_ctrl_cam/U_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          8.154          net: u_udp_cam_ctrl_cam/add11_syn_55,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fci
ADDER                                   0.073    f     8.227          pin: u_udp_cam_ctrl_cam/U_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          8.227          net: u_udp_cam_ctrl_cam/add11_syn_57,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.fci
ADDER                                   0.073    f     8.300          pin: u_udp_cam_ctrl_cam/U_s1_reg[5]_syn_4.fco
net (fo=1)                              0.000          8.300          net: u_udp_cam_ctrl_cam/add11_syn_59,  ../../import/udp_cam_ctrl.v(412)
                                                                      pin: u_udp_cam_ctrl_cam/add11_syn_71.fci
ADDER                                   0.355    f     8.655       5  pin: u_udp_cam_ctrl_cam/add11_syn_71.f[1]
net (fo=2)                              0.600          9.255          net: u_udp_cam_ctrl_cam/U_s1_b3[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_b1[8]_syn_1.b
LUT2                                    0.408    f     9.663       6  pin: u_udp_cam_ctrl_cam/U_s1_b1[8]_syn_1.o
net (fo=1)                              0.562         10.225          net: u_udp_cam_ctrl_cam/U_s1_b1[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[8].d
SEQ (reg)                               0.118    f    10.343          net: u_udp_cam_ctrl_cam/U_s1[8],  ../../import/udp_cam_ctrl.v(106)
--------------------------------------------------------------------  ---------------
Arrival                                               10.343               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/U_s1_reg[8].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.459               

Slack               : -2.313ns
Begin Point         : u_udp_cam_ctrl_cam/mult5_syn_1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/Y_s1_reg[4].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 10.197ns (cell 7.252ns (71%), net 2.945ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( ADDER=6  LUT1=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/mult5_syn_1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
MULT18 (clk2q)                          3.433    r     3.433          pin: u_udp_cam_ctrl_cam/mult5_syn_1.p[2]
net (fo=1)                              0.562          3.995          net: u_udp_cam_ctrl_cam/Y_s1_b6[2],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_185.a[1]
ADDER                                   0.881    r     4.876       1  pin: u_udp_cam_ctrl_cam/add6_syn_185.fco
net (fo=1)                              0.000          4.876          net: u_udp_cam_ctrl_cam/add6_syn_84,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_186.fci
ADDER                                   0.387    f     5.263       2  pin: u_udp_cam_ctrl_cam/add6_syn_186.fx[0]
net (fo=1)                              0.562          5.825          net: u_udp_cam_ctrl_cam/add6_syn_4[4],  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_181.d[1]
ADDER                                   0.715    f     6.540       3  pin: u_udp_cam_ctrl_cam/add6_syn_181.fco
net (fo=1)                              0.000          6.540          net: u_udp_cam_ctrl_cam/add6_syn_170,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add6_syn_182.fci
ADDER                                   0.387    f     6.927       4  pin: u_udp_cam_ctrl_cam/add6_syn_182.fx[0]
net (fo=1)                              0.562          7.489          net: u_udp_cam_ctrl_cam/Y_s1_b4[8],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[1]_syn_4.a[0]
ADDER                                   0.706    f     8.195       5  pin: u_udp_cam_ctrl_cam/Y_s1_reg[1]_syn_4.fco
net (fo=1)                              0.000          8.195          net: u_udp_cam_ctrl_cam/add8_syn_50,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.fci
ADDER                                   0.073    f     8.268          pin: u_udp_cam_ctrl_cam/Y_s1_reg[3]_syn_4.fco
net (fo=1)                              0.000          8.268          net: u_udp_cam_ctrl_cam/add8_syn_52,  ../../import/udp_cam_ctrl.v(411)
                                                                      pin: u_udp_cam_ctrl_cam/add8_syn_68.fci
ADDER                                   0.144    f     8.412       6  pin: u_udp_cam_ctrl_cam/add8_syn_68.f[0]
net (fo=4)                              0.697          9.109          net: u_udp_cam_ctrl_cam/Y_s1_b3[5],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_b1[4]_syn_1.a
LUT1                                    0.408    f     9.517       7  pin: u_udp_cam_ctrl_cam/Y_s1_b1[4]_syn_1.o
net (fo=1)                              0.562         10.079          net: u_udp_cam_ctrl_cam/Y_s1_b1[4],  NOFILE(0)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[4].d
SEQ (reg)                               0.118    f    10.197          net: u_udp_cam_ctrl_cam/Y_s1[4],  ../../import/udp_cam_ctrl.v(105)
--------------------------------------------------------------------  ---------------
Arrival                                               10.197               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/Y_s1_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.313               

Slack               : -1.513ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/bright_b_reg[0].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.326ns (cell 2.272ns (24%), net 7.054ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT2=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_46.b
LUT4                                    0.408    f     4.528       3  pin: u_udp_cam_ctrl_cam/mux250_syn_46.o
net (fo=1111)                           1.702          6.230          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_47.a
LUT2                                    0.408    f     6.638       4  pin: u_udp_cam_ctrl_cam/mux250_syn_47.o
net (fo=152)                            1.369          8.007          net: u_udp_cam_ctrl_cam/mux242_syn_36,  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_48.a
LUT2                                    0.408    f     8.415       5  pin: u_udp_cam_ctrl_cam/mux250_syn_48.o
net (fo=8)                              0.825          9.240          net: u_udp_cam_ctrl_cam/mux250_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[0].sr
SEQ (reg)                               0.086    r     9.326               
--------------------------------------------------------------------  ---------------
Arrival                                                9.326               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.513               

Slack               : -1.513ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/bright_b_reg[1].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 9.326ns (cell 2.272ns (24%), net 7.054ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT2=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_46.b
LUT4                                    0.408    f     4.528       3  pin: u_udp_cam_ctrl_cam/mux250_syn_46.o
net (fo=1111)                           1.702          6.230          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_47.a
LUT2                                    0.408    f     6.638       4  pin: u_udp_cam_ctrl_cam/mux250_syn_47.o
net (fo=152)                            1.369          8.007          net: u_udp_cam_ctrl_cam/mux242_syn_36,  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_48.a
LUT2                                    0.408    f     8.415       5  pin: u_udp_cam_ctrl_cam/mux250_syn_48.o
net (fo=8)                              0.825          9.240          net: u_udp_cam_ctrl_cam/mux250_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[1].sr
SEQ (reg)                               0.086    r     9.326               
--------------------------------------------------------------------  ---------------
Arrival                                                9.326               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.513               


Period Check
----------------------------------------------------------------------------------------------------
    Type       Setting(ns)      Required(ns)         Slack(ns)   Point
--------------------------------------------------------------------------------
    ERAM             8.000             3.414             4.586   u_udp_cam_ctrl_cam/mult23_syn_2.clk
    ERAM             8.000             3.414             4.586   u_udp_cam_ctrl_cam/mult24_syn_2.clk
    ERAM             8.000             3.414             4.586   u_udp_cam_ctrl_cam/mult25_syn_3.clk
    ERAM             8.000             3.400             4.600   u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_12.clkb
    ERAM             8.000             3.400             4.600   u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_2.clkb

Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].q
net (fo=1)                              0.562          0.671          net: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data[0],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[0]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.dia[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].q
net (fo=1)                              0.562          0.671          net: u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data[4],  ../../import/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.dia[0]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/wr_data_0_reg[7].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_2.dia[7] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/wr_data_0_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/wr_data_0_reg[7].q
net (fo=1)                              0.562          0.671          net: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/dia[7],  ../../import/line_ram_640x8.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_2.dia[7]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_2.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_reg[8].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.dia[8] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_udp_writer/write_data_reg[8].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_udp_writer/write_data[8],  ../../import/app.v(21)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.dia[8]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_reg[17].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.dib[8] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_reg[17].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_udp_writer/write_data_reg[17].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_udp_writer/write_data[17],  ../../import/app.v(21)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.dib[8]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : u_video_subsystem/u_udp_writer/write_data_reg[18].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.dia[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/u_udp_writer/write_data_reg[18].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_udp_writer/write_data_reg[18].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_udp_writer/write_data[18],  ../../import/app.v(21)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.dia[0]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.509ns
Begin Point         : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/wr_addr_d1_reg[9].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_2.addra[12] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.709ns (cell 0.109ns (15%), net 0.600ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/wr_addr_d1_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/wr_addr_d1_reg[9].q
net (fo=2)                              0.600          0.709          net: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/wr_addr_d1[9],  ../../import/line_buffer.v(76)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_2.addra[12]
EMB (reg)                               0.000    f     0.709       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.709               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_2.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.509               

Slack               : 0.509ns
Begin Point         : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/rd_addr_reg[9].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_2.addrb[12] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.709ns (cell 0.109ns (15%), net 0.600ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/rd_addr_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/rd_addr_reg[9].q
net (fo=2)                              0.600          0.709          net: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/rd_addr[9],  ../../import/line_buffer.v(31)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_2.addrb[12]
EMB (reg)                               0.000    f     0.709       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.709               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_2.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.509               

Slack               : 0.509ns
Begin Point         : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/wr_addr_d1_reg[9].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_12.addra[12] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.709ns (cell 0.109ns (15%), net 0.600ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/wr_addr_d1_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/wr_addr_d1_reg[9].q
net (fo=2)                              0.600          0.709          net: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/wr_addr_d1[9],  ../../import/line_buffer.v(76)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_12.addra[12]
EMB (reg)                               0.000    f     0.709       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.709               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_12.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.509               

Slack               : 0.509ns
Begin Point         : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/rd_addr_reg[9].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_12.addrb[12] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.709ns (cell 0.109ns (15%), net 0.600ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/rd_addr_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/rd_addr_reg[9].q
net (fo=2)                              0.600          0.709          net: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/rd_addr[9],  ../../import/line_buffer.v(31)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_12.addrb[12]
EMB (reg)                               0.000    f     0.709       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.709               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/u_emboss_process/u_bram_line_buffer/u_line_ram_0/inst_syn_12.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.509               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]
Min Period     :     8.393ns
Fmax           :     119.147MHz

Statistics:
Max            : SWNS     -0.393ns, STNS     -4.190ns,        12 Viol Endpoints,      1541 Total Endpoints,      5908 Paths Analyzed
Min            : HWNS      0.659ns, HTNS      0.000ns,         0 Viol Endpoints,      1541 Total Endpoints,      5908 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.393ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.277ns (cell 4.430ns (53%), net 3.847ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.a
LUT5                                    0.424    f     6.522       7  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.o
net (fo=3)                              0.651          7.173          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_4.a
LUT5                                    0.424    f     7.597       8  pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_4.o
net (fo=1)                              0.562          8.159          net: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_3,  ../../src/frame_fifo_read.v(159)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.d
SEQ (reg)                               0.118    f     8.277          net: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r,  ../../src/frame_fifo_read.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                                8.277               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.393               

Slack               : -0.393ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.277ns (cell 4.430ns (53%), net 3.847ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(54)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_158.a
LUT5                                    0.424    f     6.522       7  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_158.o
net (fo=3)                              0.651          7.173          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_159,  ../../src/frame_fifo_read.v(174)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_7.a
LUT5                                    0.424    f     7.597       8  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_7.o
net (fo=1)                              0.562          8.159          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_3,  ../../src/frame_fifo_read.v(159)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.d
SEQ (reg)                               0.118    f     8.277          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r,  ../../src/frame_fifo_read.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                                8.277               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.393               

Slack               : -0.393ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.277ns (cell 4.430ns (53%), net 3.847ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.a
LUT5                                    0.424    f     6.522       7  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.o
net (fo=3)                              0.651          7.173          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_163.a
LUT5                                    0.424    f     7.597       8  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_163.o
net (fo=1)                              0.562          8.159          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_130,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[3].d
SEQ (reg)                               0.118    f     8.277          net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[3],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                8.277               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.393               

Slack               : -0.393ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.277ns (cell 4.430ns (53%), net 3.847ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(54)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_158.a
LUT5                                    0.424    f     6.522       7  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_158.o
net (fo=3)                              0.651          7.173          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_159,  ../../src/frame_fifo_read.v(174)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_163.a
LUT5                                    0.424    f     7.597       8  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_163.o
net (fo=1)                              0.562          8.159          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_106,  ../../src/frame_fifo_read.v(174)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[2].d
SEQ (reg)                               0.118    f     8.277          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[2],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                8.277               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.393               

Slack               : -0.393ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.277ns (cell 4.430ns (53%), net 3.847ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(54)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_158.a
LUT5                                    0.424    f     6.522       7  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_158.o
net (fo=3)                              0.651          7.173          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_159,  ../../src/frame_fifo_read.v(174)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_160.a
LUT5                                    0.424    f     7.597       8  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_160.o
net (fo=1)                              0.562          8.159          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/sel2_syn_130,  ../../src/frame_fifo_read.v(174)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[3].d
SEQ (reg)                               0.118    f     8.277          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[3],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                8.277               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/state_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.393               

Slack               : -0.377ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.261ns (cell 4.414ns (53%), net 3.847ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.a
LUT5                                    0.424    f     6.522       7  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.o
net (fo=3)                              0.651          7.173          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_166.a
LUT4                                    0.408    f     7.581       8  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_166.o
net (fo=1)                              0.562          8.143          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_106,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2].d
SEQ (reg)                               0.118    f     8.261          net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[2],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                8.261               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.377               

Slack               : -0.326ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.210ns (cell 4.414ns (53%), net 3.796ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_156.a
LUT5                                    0.424    f     6.522       7  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_156.o
net (fo=2)                              0.600          7.122          net: frame_read_write_m0/frame_fifo_write_m0/sel1_syn_9,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_5.a
LUT4                                    0.408    f     7.530       8  pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_5.o
net (fo=1)                              0.562          8.092          net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_3,  ../../src/frame_fifo_write.v(146)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.d
SEQ (reg)                               0.118    f     8.210          net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r,  ../../src/frame_fifo_write.v(66)
--------------------------------------------------------------------  ---------------
Arrival                                                8.210               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.326               

Slack               : -0.326ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.210ns (cell 4.414ns (53%), net 3.796ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT3=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_156.a
LUT5                                    0.424    f     6.522       7  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_156.o
net (fo=2)                              0.600          7.122          net: frame_read_write_m0/frame_fifo_write_m0/sel1_syn_9,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_157.a
LUT3                                    0.408    f     7.530       8  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_157.o
net (fo=1)                              0.562          8.092          net: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_131,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[3].d
SEQ (reg)                               0.118    f     8.210          net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[3],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                8.210               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.326               

Slack               : -0.310ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.194ns (cell 4.398ns (53%), net 3.796ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT4=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(54)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_5.a
LUT4                                    0.408    f     6.506       7  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_5.o
net (fo=2)                              0.600          7.106          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/mux8_syn_25,  ../../src/frame_fifo_write.v(209)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_6.a
LUT4                                    0.408    f     7.514       8  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_6.o
net (fo=1)                              0.562          8.076          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_3,  ../../src/frame_fifo_write.v(146)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.d
SEQ (reg)                               0.118    f     8.194          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r,  ../../src/frame_fifo_write.v(66)
--------------------------------------------------------------------  ---------------
Arrival                                                8.194               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.310               

Slack               : -0.310ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.194ns (cell 4.398ns (53%), net 3.796ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT4=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_addr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(54)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_40,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(149)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: u_video_subsystem/frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_5.a
LUT4                                    0.408    f     6.506       7  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_5.o
net (fo=2)                              0.600          7.106          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/mux8_syn_25,  ../../src/frame_fifo_write.v(209)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/sel2_syn_156.a
LUT4                                    0.408    f     7.514       8  pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/sel2_syn_156.o
net (fo=1)                              0.562          8.076          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/sel2_syn_131,  ../../src/frame_fifo_write.v(163)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[3].d
SEQ (reg)                               0.118    f     8.194          net: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[3],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                8.194               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/state_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.310               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.659ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/asy_w_rst0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.189ns (19%), net 0.770ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.898          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_w_rst0_reg.sr
SEQ (reg)                               0.061    f     0.959               
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_w_rst0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               

Slack               : 0.659ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/asy_w_rst1_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.189ns (19%), net 0.770ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.898          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_w_rst1_reg.sr
SEQ (reg)                               0.061    f     0.959               
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_w_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               

Slack               : 0.674ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_1.do[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[0].q
net (fo=1)                              0.562          0.671          net: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d[0],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_1.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[0],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_1.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[6].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_2.do[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[6].q
net (fo=1)                              0.562          0.671          net: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d[6],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[6],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[7].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_3.do[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[7].q
net (fo=1)                              0.562          0.671          net: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d[7],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_3.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[7],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_3.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_7.do[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[1].q
net (fo=1)                              0.562          0.671          net: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d[1],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_7.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[1],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_7.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/addr_reg[7].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_13.do[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/addr_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_sdram_ip/u2_ram/u2_wrrd/addr_reg[7].q
net (fo=1)                              0.562          0.671          net: u_sdram_ip/u2_ram/u2_wrrd/addr[7],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_13.do[0]
PAD (reg)                               0.000    f     0.671          net: addr[7],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_13.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/addr_reg[6].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_14.do[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/addr_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_sdram_ip/u2_ram/u2_wrrd/addr_reg[6].q
net (fo=1)                              0.562          0.671          net: u_sdram_ip/u2_ram/u2_wrrd/addr[6],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_14.do[0]
PAD (reg)                               0.000    f     0.671          net: addr[6],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_14.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[23].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_18.do[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[23].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[23].q
net (fo=1)                              0.562          0.671          net: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d[23],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_18.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[23],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_18.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[22].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_19.do[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[22].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d_reg[22].q
net (fo=1)                              0.562          0.671          net: u_sdram_ip/u2_ram/u2_wrrd/app_wr_din_6d[22],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_19.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[22],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_19.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               


----------------------------------------------------------------------------------------------------
Path Group     :     u_rx_pll/pll_inst.clkc[1] -> u_rx_pll/pll_inst.clkc[1]
Type           :     Self
From Clock     :     u_rx_pll/pll_inst.clkc[1]
To Clock       :     u_rx_pll/pll_inst.clkc[1]
Min Period     :     6.602ns
Fmax           :     151.469MHz

Statistics:
Max            : SWNS      1.398ns, STNS      0.000ns,         0 Viol Endpoints,       855 Total Endpoints,      1576 Paths Analyzed
Min            : HWNS      0.606ns, HTNS      0.000ns,         0 Viol Endpoints,       855 Total Endpoints,      1576 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.398ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0].sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.415ns (cell 2.272ns (35%), net 4.143ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.a
LUT3                                    0.408    f     4.500       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.o
net (fo=3)                              0.651          5.151          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     5.559       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=6)                              0.770          6.329          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0].sr
SEQ (reg)                               0.086    r     6.415               
--------------------------------------------------------------------  ---------------
Arrival                                                6.415               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.398               

Slack               : 1.398ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.415ns (cell 2.272ns (35%), net 4.143ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.a
LUT3                                    0.408    f     4.500       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.o
net (fo=3)                              0.651          5.151          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     5.559       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=6)                              0.770          6.329          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.sr
ADDER (reg)                             0.086    r     6.415               
--------------------------------------------------------------------  ---------------
Arrival                                                6.415               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.398               

Slack               : 1.398ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.415ns (cell 2.272ns (35%), net 4.143ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.a
LUT3                                    0.408    f     4.500       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.o
net (fo=3)                              0.651          5.151          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     5.559       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=6)                              0.770          6.329          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.sr
ADDER (reg)                             0.086    r     6.415               
--------------------------------------------------------------------  ---------------
Arrival                                                6.415               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.398               

Slack               : 1.398ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.415ns (cell 2.272ns (35%), net 4.143ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.a
LUT3                                    0.408    f     4.500       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.o
net (fo=3)                              0.651          5.151          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     5.559       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=6)                              0.770          6.329          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.sr
ADDER (reg)                             0.086    r     6.415               
--------------------------------------------------------------------  ---------------
Arrival                                                6.415               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.398               

Slack               : 1.398ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.415ns (cell 2.272ns (35%), net 4.143ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.a
LUT3                                    0.408    f     4.500       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.o
net (fo=3)                              0.651          5.151          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     5.559       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=6)                              0.770          6.329          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.sr
ADDER (reg)                             0.086    r     6.415               
--------------------------------------------------------------------  ---------------
Arrival                                                6.415               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.398               

Slack               : 1.398ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.415ns (cell 2.272ns (35%), net 4.143ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.a
LUT3                                    0.408    f     4.500       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.o
net (fo=3)                              0.651          5.151          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     5.559       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=6)                              0.770          6.329          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.sr
ADDER (reg)                             0.086    r     6.415               
--------------------------------------------------------------------  ---------------
Arrival                                                6.415               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.398               

Slack               : 1.645ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg.d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.239ns (cell 2.304ns (36%), net 3.935ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.a
LUT3                                    0.408    f     4.500       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.o
net (fo=3)                              0.651          5.151          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_10.a
LUT4                                    0.408    f     5.559       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_10.o
net (fo=1)                              0.562          6.121          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg.d
SEQ (reg)                               0.118    f     6.239          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.239               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.645               

Slack               : 1.645ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg.d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.239ns (cell 2.304ns (36%), net 3.935ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.a
LUT3                                    0.408    f     4.500       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.o
net (fo=3)                              0.651          5.151          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_14.a
LUT4                                    0.408    f     5.559       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_14.o
net (fo=1)                              0.562          6.121          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg.d
SEQ (reg)                               0.118    f     6.239          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.239               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.645               

Slack               : 1.946ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2].clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg.d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.938ns (cell 2.304ns (38%), net 3.634ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=5 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2].q
net (fo=4)                              0.697          0.843          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R[2],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_1.c
LUT4                                    0.408    f     1.251       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_1.o
net (fo=1)                              0.562          1.813          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_2,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_3.a
LUT4                                    0.408    f     2.221       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_3.o
net (fo=2)                              0.600          2.821          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_4,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_6.a
LUT4                                    0.408    f     3.229       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_6.o
net (fo=3)                              0.651          3.880          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_hTRAnbrn,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_9.b
LUT4                                    0.408    f     4.288       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_9.o
net (fo=1)                              0.562          4.850          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_10,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_11.a
LUT4                                    0.408    f     5.258       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_11.o
net (fo=1)                              0.562          5.820          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5,  NOFILE(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg.d
SEQ (reg)                               0.118    f     5.938          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_CWOYsM5J,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.938               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.946               

Slack               : 2.005ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_1jUStvGI_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg.d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.879ns (cell 1.896ns (32%), net 3.983ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 36
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_1jUStvGI_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_1jUStvGI_reg.q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_g1ATwMJP,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_6.b
LUT2                                    0.408    f     1.379       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_6.o
net (fo=36)                             1.114          2.493          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_At79pO36,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_7.a
LUT3                                    0.408    f     2.901       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_7.o
net (fo=13)                             0.920          3.821          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_BPr5qYlU_i_syn_2,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_12.a
LUT4                                    0.408    f     4.229       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_12.o
net (fo=1)                              0.562          4.791          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_13,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_16.b
LUT4                                    0.408    f     5.199       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_16.o
net (fo=1)                              0.562          5.761          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg.d
SEQ (reg)                               0.118    f     5.879          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_5pG3Fxfg,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.879               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.005               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.606ns
Begin Point         : u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_l/inst_syn_1.dia[7] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u7_rx_fifo/wr_data_bram[7],  ../../import/rx_client_fifo.v(81)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_1.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_l/inst_syn_11.dia[7] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u7_rx_fifo/wr_data_bram[7],  ../../import/rx_client_fifo.v(81)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_11.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_1.dia[7] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u7_rx_fifo/wr_data_bram[7],  ../../import/rx_client_fifo.v(81)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/ramgen_u/inst_syn_11.dia[7] (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: u7_rx_fifo/wr_data_bram[7],  ../../import/rx_client_fifo.v(81)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg.d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg.d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_rMF3txoO_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102__aZ9R_sM_reg.d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_rMF3txoO_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_rMF3txoO_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_3J80Reqk_aead6cd6dadd/al102_BmCJCz9w,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102__aZ9R_sM_reg.d
SEQ (reg)                               0.084    r     0.755          net: rx_error_frame,  ../../top_dual_udp.v(341)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102__aZ9R_sM_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102__7dkwJRC_reg.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_ckfXIT_d_reg.d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102__7dkwJRC_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102__7dkwJRC_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_sDbIJ3II,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_ckfXIT_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: rx_valid,  ../../top_dual_udp.v(346)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_ckfXIT_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> sd_card_clk
Type           :     Self
From Clock     :     sd_card_clk
To Clock       :     sd_card_clk
Min Period     :     9.006ns
Fmax           :     111.037MHz

Statistics:
Max            : SWNS      0.994ns, STNS      0.000ns,         0 Viol Endpoints,       779 Total Endpoints,      2345 Paths Analyzed
Min            : HWNS      0.679ns, HTNS      0.000ns,         0 Viol Endpoints,       779 Total Endpoints,      2345 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.994ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[8].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.890ns (cell 3.528ns (39%), net 5.362ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT2=8 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[8].q
net (fo=2)                              0.600          0.746          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(265)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_1.b
LUT2                                    0.408    f     1.154       1  pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_1.o
net (fo=2)                              0.600          1.754          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[7],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_2.a
LUT2                                    0.408    f     2.162       2  pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_2.o
net (fo=2)                              0.600          2.762          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_3.a
LUT2                                    0.408    f     3.170       3  pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_3.o
net (fo=2)                              0.600          3.770          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[5],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_4.a
LUT2                                    0.408    f     4.178       4  pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_4.o
net (fo=2)                              0.600          4.778          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_5.a
LUT2                                    0.408    f     5.186       5  pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_5.o
net (fo=2)                              0.600          5.786          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[3],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_6.a
LUT2                                    0.408    f     6.194       6  pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_6.o
net (fo=2)                              0.600          6.794          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[2],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_7.a
LUT2                                    0.408    f     7.202       7  pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_7.o
net (fo=2)                              0.600          7.802          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_8.a
LUT2                                    0.408    f     8.210       8  pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_8.o
net (fo=1)                              0.562          8.772          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0].d
SEQ (reg)                               0.118    f     8.890          net: frame_read_write_m0/write_buf/shift_rdaddr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(57)
--------------------------------------------------------------------  ---------------
Arrival                                                8.890               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.994               

Slack               : 1.018ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.866ns (cell 3.120ns (35%), net 5.746ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=5  LUT4=1  LUT3=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].q
net (fo=24)                             1.038          1.184          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT2                                    0.408    f     1.592       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=3)                              0.651          2.243          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.a
LUT3                                    0.408    f     2.651       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.o
net (fo=1)                              0.562          3.213          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     3.621       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=4)                              0.697          4.318          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.a
LUT2                                    0.408    f     4.726       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.o
net (fo=3)                              0.651          5.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     5.785       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          6.436          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     6.844       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=14)                             0.934          7.778          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[0]_syn_1.a
LUT2                                    0.408    f     8.186       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[0]_syn_1.o
net (fo=1)                              0.562          8.748          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[0],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].d
SEQ (reg)                               0.118    f     8.866          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.866               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.018               

Slack               : 1.018ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[2].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.866ns (cell 3.120ns (35%), net 5.746ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=4  LUT3=2  LUT4=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].q
net (fo=24)                             1.038          1.184          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT2                                    0.408    f     1.592       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=3)                              0.651          2.243          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.a
LUT3                                    0.408    f     2.651       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.o
net (fo=1)                              0.562          3.213          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     3.621       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=4)                              0.697          4.318          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.a
LUT2                                    0.408    f     4.726       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.o
net (fo=3)                              0.651          5.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     5.785       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          6.436          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     6.844       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=14)                             0.934          7.778          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_7.a
LUT3                                    0.408    f     8.186       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2]_syn_7.o
net (fo=1)                              0.562          8.748          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[2],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[2].d
SEQ (reg)                               0.118    f     8.866          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[2],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.866               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.018               

Slack               : 1.018ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.866ns (cell 3.120ns (35%), net 5.746ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=5  LUT4=1  LUT3=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].q
net (fo=24)                             1.038          1.184          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT2                                    0.408    f     1.592       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=3)                              0.651          2.243          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.a
LUT3                                    0.408    f     2.651       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.o
net (fo=1)                              0.562          3.213          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     3.621       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=4)                              0.697          4.318          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.a
LUT2                                    0.408    f     4.726       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.o
net (fo=3)                              0.651          5.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     5.785       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          6.436          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     6.844       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=14)                             0.934          7.778          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[3]_syn_1.a
LUT2                                    0.408    f     8.186       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[3]_syn_1.o
net (fo=1)                              0.562          8.748          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[3],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3].d
SEQ (reg)                               0.118    f     8.866          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[3],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.866               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.018               

Slack               : 1.018ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[4].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.866ns (cell 3.120ns (35%), net 5.746ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=5  LUT4=1  LUT3=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].q
net (fo=24)                             1.038          1.184          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT2                                    0.408    f     1.592       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=3)                              0.651          2.243          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.a
LUT3                                    0.408    f     2.651       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.o
net (fo=1)                              0.562          3.213          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     3.621       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=4)                              0.697          4.318          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.a
LUT2                                    0.408    f     4.726       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.o
net (fo=3)                              0.651          5.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     5.785       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          6.436          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     6.844       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=14)                             0.934          7.778          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[4]_syn_1.a
LUT2                                    0.408    f     8.186       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[4]_syn_1.o
net (fo=1)                              0.562          8.748          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[4],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[4].d
SEQ (reg)                               0.118    f     8.866          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[4],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.866               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[4].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.018               

Slack               : 1.018ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.866ns (cell 3.120ns (35%), net 5.746ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=5  LUT4=1  LUT3=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].q
net (fo=24)                             1.038          1.184          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT2                                    0.408    f     1.592       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=3)                              0.651          2.243          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.a
LUT3                                    0.408    f     2.651       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.o
net (fo=1)                              0.562          3.213          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     3.621       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=4)                              0.697          4.318          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.a
LUT2                                    0.408    f     4.726       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.o
net (fo=3)                              0.651          5.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     5.785       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          6.436          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     6.844       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=14)                             0.934          7.778          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[5]_syn_1.a
LUT2                                    0.408    f     8.186       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[5]_syn_1.o
net (fo=1)                              0.562          8.748          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[5],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5].d
SEQ (reg)                               0.118    f     8.866          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[5],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.866               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.018               

Slack               : 1.018ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[6].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.866ns (cell 3.120ns (35%), net 5.746ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=5  LUT4=1  LUT3=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].q
net (fo=24)                             1.038          1.184          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT2                                    0.408    f     1.592       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=3)                              0.651          2.243          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.a
LUT3                                    0.408    f     2.651       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.o
net (fo=1)                              0.562          3.213          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     3.621       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=4)                              0.697          4.318          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.a
LUT2                                    0.408    f     4.726       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.o
net (fo=3)                              0.651          5.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     5.785       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          6.436          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     6.844       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=14)                             0.934          7.778          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[6]_syn_1.a
LUT2                                    0.408    f     8.186       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[6]_syn_1.o
net (fo=1)                              0.562          8.748          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[6],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[6].d
SEQ (reg)                               0.118    f     8.866          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[6],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.866               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[6].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.018               

Slack               : 1.018ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.866ns (cell 3.120ns (35%), net 5.746ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=5  LUT4=1  LUT3=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].q
net (fo=24)                             1.038          1.184          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT2                                    0.408    f     1.592       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=3)                              0.651          2.243          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.a
LUT3                                    0.408    f     2.651       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.o
net (fo=1)                              0.562          3.213          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     3.621       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=4)                              0.697          4.318          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.a
LUT2                                    0.408    f     4.726       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.o
net (fo=3)                              0.651          5.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     5.785       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          6.436          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     6.844       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=14)                             0.934          7.778          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[7]_syn_1.a
LUT2                                    0.408    f     8.186       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[7]_syn_1.o
net (fo=1)                              0.562          8.748          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[7],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7].d
SEQ (reg)                               0.118    f     8.866          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[7],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.866               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[7].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.018               

Slack               : 1.018ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[8].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.866ns (cell 3.120ns (35%), net 5.746ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=5  LUT4=1  LUT3=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].q
net (fo=24)                             1.038          1.184          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT2                                    0.408    f     1.592       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=3)                              0.651          2.243          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.a
LUT3                                    0.408    f     2.651       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.o
net (fo=1)                              0.562          3.213          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     3.621       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=4)                              0.697          4.318          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.a
LUT2                                    0.408    f     4.726       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.o
net (fo=3)                              0.651          5.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     5.785       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          6.436          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     6.844       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=14)                             0.934          7.778          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[8]_syn_1.a
LUT2                                    0.408    f     8.186       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[8]_syn_1.o
net (fo=1)                              0.562          8.748          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[8],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[8].d
SEQ (reg)                               0.118    f     8.866          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[8],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.866               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[8].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.018               

Slack               : 1.018ns
Begin Point         : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[10].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 10.000ns { sd_card_clk rising@10.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 8.866ns (cell 3.120ns (35%), net 5.746ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=5  LUT4=1  LUT3=1 )
Max Fanout          : 24
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0].q
net (fo=24)                             1.038          1.184          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[0],  ../../import/sd_card_cmd.v(48)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.a
LUT2                                    0.408    f     1.592       1  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_3.o
net (fo=3)                              0.651          2.243          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_4,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.a
LUT3                                    0.408    f     2.651       2  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_5.o
net (fo=1)                              0.562          3.213          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_6,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.a
LUT4                                    0.408    f     3.621       3  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_11.o
net (fo=4)                              0.697          4.318          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b13_n1,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.a
LUT2                                    0.408    f     4.726       4  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_14.o
net (fo=3)                              0.651          5.377          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_i15_syn_4,  ../../import/sd_card_cmd.v(135)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.a
LUT2                                    0.408    f     5.785       5  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_15.o
net (fo=3)                              0.651          6.436          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_16,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.a
LUT2                                    0.408    f     6.844       6  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_17.o
net (fo=14)                             0.934          7.778          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[15]_syn_18,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[10]_syn_1.a
LUT2                                    0.408    f     8.186       7  pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[10]_syn_1.o
net (fo=1)                              0.562          8.748          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_b[10],  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[10].d
SEQ (reg)                               0.118    f     8.866          net: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt[10],  ../../import/sd_card_cmd.v(48)
--------------------------------------------------------------------  ---------------
Arrival                                                8.866               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[10].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.018               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.679ns
Begin Point         : frame_read_write_m0/write_buf/wr_addr_reg[8]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addra[12] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_addr_reg[8]_syn_4.q[1]
net (fo=6)                              0.770          0.879          net: frame_read_write_m0/write_buf/wr_addr[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(53)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addra[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.679ns
Begin Point         : frame_read_write_m0/write_buf/wr_addr_reg[8]_syn_4.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addra[12] (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_addr_reg[8]_syn_4.q[1]
net (fo=6)                              0.770          0.879          net: frame_read_write_m0/write_buf/wr_addr[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(53)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addra[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/asy_w_rst0_reg.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg.d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/asy_w_rst0_reg.q
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/asy_w_rst0,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(45)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg.d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/ram_inst/rsta,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(376)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(265)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     6.464ns
Fmax           :     154.703MHz

Statistics:
Max            : SWNS      1.536ns, STNS      0.000ns,         0 Viol Endpoints,       621 Total Endpoints,      1265 Paths Analyzed
Min            : HWNS      0.661ns, HTNS      0.000ns,         0 Viol Endpoints,       621 Total Endpoints,      1265 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.536ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.348ns (cell 2.320ns (36%), net 4.028ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.q
net (fo=12)                             0.904          1.050          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_5.a
LUT2                                    0.408    f     1.458       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_5.o
net (fo=7)                              0.800          2.258          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102__7dkwJRC,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_6.a
LUT4                                    0.408    f     2.666       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_6.o
net (fo=2)                              0.600          3.266          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_BQ0kt7e1,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_9.a
LUT3                                    0.408    f     3.674       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_9.o
net (fo=2)                              0.600          4.274          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_10,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_5.a
LUT5                                    0.424    f     4.698       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_5.o
net (fo=1)                              0.562          5.260          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_6,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_7.a
LUT4                                    0.408    f     5.668       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_7.o
net (fo=1)                              0.562          6.230          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0].d
SEQ (reg)                               0.118    f     6.348          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_JjCyqwSS,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.348               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.536               

Slack               : 1.552ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.332ns (cell 2.304ns (36%), net 4.028ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT3=1  LUT2=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.q
net (fo=12)                             0.904          1.050          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_5.a
LUT2                                    0.408    f     1.458       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_5.o
net (fo=7)                              0.800          2.258          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102__7dkwJRC,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_6.a
LUT4                                    0.408    f     2.666       2  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_6.o
net (fo=2)                              0.600          3.266          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_BQ0kt7e1,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_9.a
LUT3                                    0.408    f     3.674       3  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_9.o
net (fo=2)                              0.600          4.274          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_10,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_11.a
LUT4                                    0.408    f     4.682       4  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_11.o
net (fo=1)                              0.562          5.244          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_12,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_13.a
LUT4                                    0.408    f     5.652       5  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_13.o
net (fo=1)                              0.562          6.214          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2].d
SEQ (reg)                               0.118    f     6.332          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd[2],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.332               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.552               

Slack               : 1.869ns
Begin Point         : u6_tx_fifo/tx_data_valid_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[0].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.973ns (cell 1.865ns (31%), net 4.108ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 46
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/tx_data_valid_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/tx_data_valid_reg.q
net (fo=3)                              0.651          0.797          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.b
LUT2                                    0.408    f     1.205       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.o
net (fo=4)                              0.697          1.902          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_19.a
LUT4                                    0.408    f     2.310       2  pin: u6_tx_fifo/rd_addr[10]_syn_19.o
net (fo=4)                              0.697          3.007          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_20.a
LUT4                                    0.408    f     3.415       3  pin: u6_tx_fifo/rd_addr[10]_syn_20.o
net (fo=46)                             1.159          4.574          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/mux18_syn_34.a
LUT3                                    0.408    f     4.982       4  pin: u6_tx_fifo/mux18_syn_34.o
net (fo=12)                             0.904          5.886          net: u6_tx_fifo/mux18_syn_2[0],  ../../import/tx_client_fifo.v(834)
                                                                      pin: u6_tx_fifo/rd_addr_reg[0].ce
SEQ (reg)                               0.087    r     5.973               
--------------------------------------------------------------------  ---------------
Arrival                                                5.973               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  1.869               

Slack               : 1.869ns
Begin Point         : u6_tx_fifo/tx_data_valid_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[1].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.973ns (cell 1.865ns (31%), net 4.108ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 46
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/tx_data_valid_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/tx_data_valid_reg.q
net (fo=3)                              0.651          0.797          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.b
LUT2                                    0.408    f     1.205       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.o
net (fo=4)                              0.697          1.902          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_19.a
LUT4                                    0.408    f     2.310       2  pin: u6_tx_fifo/rd_addr[10]_syn_19.o
net (fo=4)                              0.697          3.007          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_20.a
LUT4                                    0.408    f     3.415       3  pin: u6_tx_fifo/rd_addr[10]_syn_20.o
net (fo=46)                             1.159          4.574          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/mux18_syn_34.a
LUT3                                    0.408    f     4.982       4  pin: u6_tx_fifo/mux18_syn_34.o
net (fo=12)                             0.904          5.886          net: u6_tx_fifo/mux18_syn_2[0],  ../../import/tx_client_fifo.v(834)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1].ce
SEQ (reg)                               0.087    r     5.973               
--------------------------------------------------------------------  ---------------
Arrival                                                5.973               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  1.869               

Slack               : 1.869ns
Begin Point         : u6_tx_fifo/tx_data_valid_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[2].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.973ns (cell 1.865ns (31%), net 4.108ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 46
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/tx_data_valid_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/tx_data_valid_reg.q
net (fo=3)                              0.651          0.797          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.b
LUT2                                    0.408    f     1.205       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.o
net (fo=4)                              0.697          1.902          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_19.a
LUT4                                    0.408    f     2.310       2  pin: u6_tx_fifo/rd_addr[10]_syn_19.o
net (fo=4)                              0.697          3.007          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_20.a
LUT4                                    0.408    f     3.415       3  pin: u6_tx_fifo/rd_addr[10]_syn_20.o
net (fo=46)                             1.159          4.574          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/mux18_syn_34.a
LUT3                                    0.408    f     4.982       4  pin: u6_tx_fifo/mux18_syn_34.o
net (fo=12)                             0.904          5.886          net: u6_tx_fifo/mux18_syn_2[0],  ../../import/tx_client_fifo.v(834)
                                                                      pin: u6_tx_fifo/rd_addr_reg[2].ce
SEQ (reg)                               0.087    r     5.973               
--------------------------------------------------------------------  ---------------
Arrival                                                5.973               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  1.869               

Slack               : 1.869ns
Begin Point         : u6_tx_fifo/tx_data_valid_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[3].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.973ns (cell 1.865ns (31%), net 4.108ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 46
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/tx_data_valid_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/tx_data_valid_reg.q
net (fo=3)                              0.651          0.797          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.b
LUT2                                    0.408    f     1.205       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.o
net (fo=4)                              0.697          1.902          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_19.a
LUT4                                    0.408    f     2.310       2  pin: u6_tx_fifo/rd_addr[10]_syn_19.o
net (fo=4)                              0.697          3.007          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_20.a
LUT4                                    0.408    f     3.415       3  pin: u6_tx_fifo/rd_addr[10]_syn_20.o
net (fo=46)                             1.159          4.574          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/mux18_syn_34.a
LUT3                                    0.408    f     4.982       4  pin: u6_tx_fifo/mux18_syn_34.o
net (fo=12)                             0.904          5.886          net: u6_tx_fifo/mux18_syn_2[0],  ../../import/tx_client_fifo.v(834)
                                                                      pin: u6_tx_fifo/rd_addr_reg[3].ce
SEQ (reg)                               0.087    r     5.973               
--------------------------------------------------------------------  ---------------
Arrival                                                5.973               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  1.869               

Slack               : 1.869ns
Begin Point         : u6_tx_fifo/tx_data_valid_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[4].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.973ns (cell 1.865ns (31%), net 4.108ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 46
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/tx_data_valid_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/tx_data_valid_reg.q
net (fo=3)                              0.651          0.797          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.b
LUT2                                    0.408    f     1.205       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.o
net (fo=4)                              0.697          1.902          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_19.a
LUT4                                    0.408    f     2.310       2  pin: u6_tx_fifo/rd_addr[10]_syn_19.o
net (fo=4)                              0.697          3.007          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_20.a
LUT4                                    0.408    f     3.415       3  pin: u6_tx_fifo/rd_addr[10]_syn_20.o
net (fo=46)                             1.159          4.574          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/mux18_syn_34.a
LUT3                                    0.408    f     4.982       4  pin: u6_tx_fifo/mux18_syn_34.o
net (fo=12)                             0.904          5.886          net: u6_tx_fifo/mux18_syn_2[0],  ../../import/tx_client_fifo.v(834)
                                                                      pin: u6_tx_fifo/rd_addr_reg[4].ce
SEQ (reg)                               0.087    r     5.973               
--------------------------------------------------------------------  ---------------
Arrival                                                5.973               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  1.869               

Slack               : 1.869ns
Begin Point         : u6_tx_fifo/tx_data_valid_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[5].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.973ns (cell 1.865ns (31%), net 4.108ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 46
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/tx_data_valid_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/tx_data_valid_reg.q
net (fo=3)                              0.651          0.797          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.b
LUT2                                    0.408    f     1.205       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.o
net (fo=4)                              0.697          1.902          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_19.a
LUT4                                    0.408    f     2.310       2  pin: u6_tx_fifo/rd_addr[10]_syn_19.o
net (fo=4)                              0.697          3.007          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_20.a
LUT4                                    0.408    f     3.415       3  pin: u6_tx_fifo/rd_addr[10]_syn_20.o
net (fo=46)                             1.159          4.574          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/mux18_syn_34.a
LUT3                                    0.408    f     4.982       4  pin: u6_tx_fifo/mux18_syn_34.o
net (fo=12)                             0.904          5.886          net: u6_tx_fifo/mux18_syn_2[0],  ../../import/tx_client_fifo.v(834)
                                                                      pin: u6_tx_fifo/rd_addr_reg[5].ce
SEQ (reg)                               0.087    r     5.973               
--------------------------------------------------------------------  ---------------
Arrival                                                5.973               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  1.869               

Slack               : 1.869ns
Begin Point         : u6_tx_fifo/tx_data_valid_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[6].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.973ns (cell 1.865ns (31%), net 4.108ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 46
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/tx_data_valid_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/tx_data_valid_reg.q
net (fo=3)                              0.651          0.797          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.b
LUT2                                    0.408    f     1.205       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.o
net (fo=4)                              0.697          1.902          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_19.a
LUT4                                    0.408    f     2.310       2  pin: u6_tx_fifo/rd_addr[10]_syn_19.o
net (fo=4)                              0.697          3.007          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_20.a
LUT4                                    0.408    f     3.415       3  pin: u6_tx_fifo/rd_addr[10]_syn_20.o
net (fo=46)                             1.159          4.574          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/mux18_syn_34.a
LUT3                                    0.408    f     4.982       4  pin: u6_tx_fifo/mux18_syn_34.o
net (fo=12)                             0.904          5.886          net: u6_tx_fifo/mux18_syn_2[0],  ../../import/tx_client_fifo.v(834)
                                                                      pin: u6_tx_fifo/rd_addr_reg[6].ce
SEQ (reg)                               0.087    r     5.973               
--------------------------------------------------------------------  ---------------
Arrival                                                5.973               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  1.869               

Slack               : 1.869ns
Begin Point         : u6_tx_fifo/tx_data_valid_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[7].ce (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.973ns (cell 1.865ns (31%), net 4.108ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 46
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/tx_data_valid_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/tx_data_valid_reg.q
net (fo=3)                              0.651          0.797          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/tx_data_en,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(23)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.b
LUT2                                    0.408    f     1.205       1  pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_4.o
net (fo=4)                              0.697          1.902          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_6BknlmWX_reg_syn_5,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_19.a
LUT4                                    0.408    f     2.310       2  pin: u6_tx_fifo/rd_addr[10]_syn_19.o
net (fo=4)                              0.697          3.007          net: u6_tx_fifo/sel1_syn_219,  ../../import/tx_client_fifo.v(330)
                                                                      pin: u6_tx_fifo/rd_addr[10]_syn_20.a
LUT4                                    0.408    f     3.415       3  pin: u6_tx_fifo/rd_addr[10]_syn_20.o
net (fo=46)                             1.159          4.574          net: u6_tx_fifo/rd_en_bram,  ../../import/tx_client_fifo.v(109)
                                                                      pin: u6_tx_fifo/mux18_syn_34.a
LUT3                                    0.408    f     4.982       4  pin: u6_tx_fifo/mux18_syn_34.o
net (fo=12)                             0.904          5.886          net: u6_tx_fifo/mux18_syn_2[0],  ../../import/tx_client_fifo.v(834)
                                                                      pin: u6_tx_fifo/rd_addr_reg[7].ce
SEQ (reg)                               0.087    r     5.973               
--------------------------------------------------------------------  ---------------
Arrival                                                5.973               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  1.869               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_ctl_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_ctl_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_ctl_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[3]_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[2]_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[1]_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[0]_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.674ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[3]_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3].q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[3],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[3]phy1_rgmii_tx_data[3],  ../../top_dual_udp.v(42)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[2]_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2].q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[2],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[2]phy1_rgmii_tx_data[2],  ../../top_dual_udp.v(42)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[1]_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1].q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[1],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[1]phy1_rgmii_tx_data[1],  ../../top_dual_udp.v(42)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[0]_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0].q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[0],  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[0]phy1_rgmii_tx_data[0],  ../../top_dual_udp.v(42)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.694ns
Begin Point         : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop_reg.d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop_reg.d
SEQ (reg)                               0.084    r     0.755          net: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[2] -> u_video_mem_pll/pll_inst.clkc[2]
Type           :     Self
From Clock     :     u_video_mem_pll/pll_inst.clkc[2]
To Clock       :     u_video_mem_pll/pll_inst.clkc[2]
Min Period     :     9.488ns
Fmax           :     105.396MHz

Statistics:
Max            : SWNS     30.512ns, STNS      0.000ns,         0 Viol Endpoints,       390 Total Endpoints,       960 Paths Analyzed
Min            : HWNS      0.679ns, HTNS      0.000ns,         0 Viol Endpoints,       390 Total Endpoints,       960 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 30.512ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 9.372ns (cell 3.544ns (37%), net 5.828ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT4=3  LUT3=3  LUT5=1  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1].q
net (fo=6)                              0.770          0.916          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_1.b
LUT3                                    0.408    f     1.324       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_1.o
net (fo=3)                              0.651          1.975          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.383       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_2.o
net (fo=4)                              0.697          3.080          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11.a
LUT4                                    0.408    f     3.488       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11.o
net (fo=2)                              0.600          4.088          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_14.a
LUT3                                    0.408    f     4.496       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_14.o
net (fo=2)                              0.600          5.096          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_16.a
LUT4                                    0.408    f     5.504       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_16.o
net (fo=4)                              0.697          6.201          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_23.a
LUT4                                    0.408    f     6.609       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_23.o
net (fo=3)                              0.651          7.260          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24.a
LUT3                                    0.408    f     7.668       7  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24.o
net (fo=2)                              0.600          8.268          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_25.a
LUT5                                    0.424    f     8.692       8  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_25.o
net (fo=1)                              0.562          9.254          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3].d
SEQ (reg)                               0.118    f     9.372          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.372               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 30.512               

Slack               : 30.512ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 9.372ns (cell 3.544ns (37%), net 5.828ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT4=3  LUT3=3  LUT5=1  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1].q
net (fo=6)                              0.770          0.916          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.b
LUT3                                    0.408    f     1.324       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.o
net (fo=3)                              0.651          1.975          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.383       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.o
net (fo=4)                              0.697          3.080          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_11.a
LUT4                                    0.408    f     3.488       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_11.o
net (fo=2)                              0.600          4.088          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.a
LUT3                                    0.408    f     4.496       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.o
net (fo=2)                              0.600          5.096          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_16.a
LUT4                                    0.408    f     5.504       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_16.o
net (fo=4)                              0.697          6.201          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_23.a
LUT4                                    0.408    f     6.609       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_23.o
net (fo=3)                              0.651          7.260          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_24.a
LUT3                                    0.408    f     7.668       7  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_24.o
net (fo=2)                              0.600          8.268          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_25.a
LUT5                                    0.424    f     8.692       8  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_25.o
net (fo=1)                              0.562          9.254          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3].d
SEQ (reg)                               0.118    f     9.372          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.372               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 30.512               

Slack               : 30.528ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 9.356ns (cell 3.528ns (37%), net 5.828ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT4=3  LUT3=3  LUT2=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1].q
net (fo=6)                              0.770          0.916          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_1.b
LUT3                                    0.408    f     1.324       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_1.o
net (fo=3)                              0.651          1.975          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.383       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_2.o
net (fo=4)                              0.697          3.080          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11.a
LUT4                                    0.408    f     3.488       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11.o
net (fo=2)                              0.600          4.088          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_14.a
LUT3                                    0.408    f     4.496       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_14.o
net (fo=2)                              0.600          5.096          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_16.a
LUT4                                    0.408    f     5.504       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_16.o
net (fo=4)                              0.697          6.201          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_23.a
LUT4                                    0.408    f     6.609       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_23.o
net (fo=3)                              0.651          7.260          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24.a
LUT3                                    0.408    f     7.668       7  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24.o
net (fo=2)                              0.600          8.268          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[2]_syn_2.a
LUT2                                    0.408    f     8.676       8  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[2]_syn_2.o
net (fo=1)                              0.562          9.238          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[2],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].d
SEQ (reg)                               0.118    f     9.356          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.356               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 30.528               

Slack               : 30.528ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 9.356ns (cell 3.528ns (37%), net 5.828ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT4=3  LUT3=3  LUT2=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1].q
net (fo=6)                              0.770          0.916          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.b
LUT3                                    0.408    f     1.324       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.o
net (fo=3)                              0.651          1.975          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.383       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.o
net (fo=4)                              0.697          3.080          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_11.a
LUT4                                    0.408    f     3.488       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_11.o
net (fo=2)                              0.600          4.088          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.a
LUT3                                    0.408    f     4.496       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.o
net (fo=2)                              0.600          5.096          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_16.a
LUT4                                    0.408    f     5.504       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_16.o
net (fo=4)                              0.697          6.201          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_23.a
LUT4                                    0.408    f     6.609       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_23.o
net (fo=3)                              0.651          7.260          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_24.a
LUT3                                    0.408    f     7.668       7  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_24.o
net (fo=2)                              0.600          8.268          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_2.a
LUT2                                    0.408    f     8.676       8  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_2.o
net (fo=1)                              0.562          9.238          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].d
SEQ (reg)                               0.118    f     9.356          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.356               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 30.528               

Slack               : 30.994ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 8.890ns (cell 3.528ns (39%), net 5.362ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT2=8 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].q
net (fo=2)                              0.600          0.746          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(265)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.b
LUT2                                    0.408    f     1.154       1  pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.o
net (fo=2)                              0.600          1.754          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[7],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.a
LUT2                                    0.408    f     2.162       2  pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.o
net (fo=2)                              0.600          2.762          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.a
LUT2                                    0.408    f     3.170       3  pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.o
net (fo=2)                              0.600          3.770          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[5],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.a
LUT2                                    0.408    f     4.178       4  pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.o
net (fo=2)                              0.600          4.778          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[4],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.a
LUT2                                    0.408    f     5.186       5  pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.o
net (fo=2)                              0.600          5.786          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[3],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.a
LUT2                                    0.408    f     6.194       6  pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.o
net (fo=2)                              0.600          6.794          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[2],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_7.a
LUT2                                    0.408    f     7.202       7  pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_7.o
net (fo=2)                              0.600          7.802          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_8.a
LUT2                                    0.408    f     8.210       8  pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_8.o
net (fo=1)                              0.562          8.772          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0],  NOFILE(0)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].d
SEQ (reg)                               0.118    f     8.890          net: u_video_subsystem/frame_read_write_m0/read_buf/shift_wraddr[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(58)
--------------------------------------------------------------------  ---------------
Arrival                                                8.890               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 30.994               

Slack               : 31.504ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 8.380ns (cell 3.152ns (37%), net 5.228ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  LUT4=2  LUT3=2  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.324       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.o
net (fo=3)                              0.651          1.975          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.383       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_2.o
net (fo=4)                              0.697          3.080          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_5.a
LUT4                                    0.408    f     3.488       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_5.o
net (fo=2)                              0.600          4.088          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[6],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_14.b
LUT5                                    0.424    f     4.512       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_14.o
net (fo=4)                              0.697          5.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_36,  E:\anlu\packages/std_logic_arith.vhd(911)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_20.a
LUT4                                    0.408    f     5.617       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_20.o
net (fo=3)                              0.651          6.268          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_21.a
LUT3                                    0.408    f     6.676       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_21.o
net (fo=2)                              0.600          7.276          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_22.a
LUT5                                    0.424    f     7.700       7  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_22.o
net (fo=1)                              0.562          8.262          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3].d
SEQ (reg)                               0.118    f     8.380          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.380               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 31.504               

Slack               : 31.520ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 8.364ns (cell 3.136ns (37%), net 5.228ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT4=2  LUT3=2  LUT2=2  LUT5=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.a
LUT3                                    0.408    f     1.324       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_1.o
net (fo=3)                              0.651          1.975          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.383       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_2.o
net (fo=4)                              0.697          3.080          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_5.a
LUT4                                    0.408    f     3.488       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_5.o
net (fo=2)                              0.600          4.088          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[6],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_14.b
LUT5                                    0.424    f     4.512       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_14.o
net (fo=4)                              0.697          5.209          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/add10_syn_36,  E:\anlu\packages/std_logic_arith.vhd(911)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_20.a
LUT4                                    0.408    f     5.617       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_20.o
net (fo=3)                              0.651          6.268          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_21.a
LUT3                                    0.408    f     6.676       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_21.o
net (fo=2)                              0.600          7.276          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/sub0_syn_28,  E:\anlu\packages/std_logic_arith.vhd(1071)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_2.a
LUT2                                    0.408    f     7.684       7  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_2.o
net (fo=1)                              0.562          8.246          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].d
SEQ (reg)                               0.118    f     8.364          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.364               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 31.520               

Slack               : 31.536ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 8.348ns (cell 3.120ns (37%), net 5.228ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT4=3  LUT3=3  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[1].q
net (fo=6)                              0.770          0.916          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_1.b
LUT3                                    0.408    f     1.324       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_1.o
net (fo=3)                              0.651          1.975          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.383       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_2.o
net (fo=4)                              0.697          3.080          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11.a
LUT4                                    0.408    f     3.488       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_11.o
net (fo=2)                              0.600          4.088          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_14.a
LUT3                                    0.408    f     4.496       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_14.o
net (fo=2)                              0.600          5.096          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_16.a
LUT4                                    0.408    f     5.504       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_16.o
net (fo=4)                              0.697          6.201          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_23.a
LUT4                                    0.408    f     6.609       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_23.o
net (fo=3)                              0.651          7.260          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[1]_syn_1.a
LUT3                                    0.408    f     7.668       7  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[1]_syn_1.o
net (fo=1)                              0.562          8.230          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[1],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].d
SEQ (reg)                               0.118    f     8.348          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.348               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[1].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 31.536               

Slack               : 31.536ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 8.348ns (cell 3.120ns (37%), net 5.228ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT4=3  LUT3=3  LUT2=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[1].q
net (fo=6)                              0.770          0.916          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.b
LUT3                                    0.408    f     1.324       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_1.o
net (fo=3)                              0.651          1.975          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.a
LUT2                                    0.408    f     2.383       2  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_2.o
net (fo=4)                              0.697          3.080          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_3,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_11.a
LUT4                                    0.408    f     3.488       3  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_11.o
net (fo=2)                              0.600          4.088          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.a
LUT3                                    0.408    f     4.496       4  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.o
net (fo=2)                              0.600          5.096          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_15,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_16.a
LUT4                                    0.408    f     5.504       5  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_16.o
net (fo=4)                              0.697          6.201          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_23.a
LUT4                                    0.408    f     6.609       6  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_23.o
net (fo=3)                              0.651          7.260          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[1]_syn_1.a
LUT3                                    0.408    f     7.668       7  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[1]_syn_1.o
net (fo=1)                              0.562          8.230          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[1],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1].d
SEQ (reg)                               0.118    f     8.348          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.348               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[1].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 31.536               

Slack               : 31.639ns
Begin Point         : u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 40.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 8.245ns (cell 3.136ns (38%), net 5.109ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT4=3  LUT3=3  LUT5=1 )
Max Fanout          : 14
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_cnt[0],  ../../src/color_bar.v(141)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_4.a
LUT5                                    0.424    f     1.221       1  pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_4.o
net (fo=2)                              0.600          1.821          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_5,  ../../src/color_bar.v(246)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_6.a
LUT3                                    0.408    f     2.229       2  pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_6.o
net (fo=2)                              0.600          2.829          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_7,  ../../src/color_bar.v(246)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_8.a
LUT3                                    0.408    f     3.237       3  pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_8.o
net (fo=2)                              0.600          3.837          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_9,  ../../src/color_bar.v(246)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_10.a
LUT4                                    0.408    f     4.245       4  pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_10.o
net (fo=14)                             0.934          5.179          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/hs_reg_n2,  NOFILE(0)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_20.a
LUT3                                    0.408    f     5.587       5  pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_20.o
net (fo=2)                              0.600          6.187          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_21,  ../../src/color_bar.v(246)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_22.a
LUT4                                    0.408    f     6.595       6  pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_22.o
net (fo=1)                              0.562          7.157          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_23,  ../../src/color_bar.v(246)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_24.a
LUT4                                    0.408    f     7.565       7  pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_24.o
net (fo=1)                              0.562          8.127          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg_syn_3,  ../../src/color_bar.v(246)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg.d
SEQ (reg)                               0.118    f     8.245          net: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active,  ../../src/color_bar.v(149)
--------------------------------------------------------------------  ---------------
Arrival                                                8.245               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                 31.639               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.679ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addrb[12] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.q[1]
net (fo=6)                              0.770          0.879          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_addr[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(54)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addrb[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.679ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[11] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.q[1]
net (fo=6)                              0.770          0.879          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_addr[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(54)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[11]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg.q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(47)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/ram_inst/rstb,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(383)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/video_delay_m0/hs_d_reg[20].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/hs_d_reg[20].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/video_delay_m0/hs_d_reg[20].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/HS_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(19)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/video_delay_m0/vs_d_reg[20].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/vs_d_reg[20].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/video_delay_m0/vs_d_reg[20].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/VS_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(20)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/video_delay_m0/de_d_reg[20].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_delay_m0/de_d_reg[20].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/video_delay_m0/de_d_reg[20].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/VDE_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(21)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/video_timing_data_m0/color_bar_m0/video_active_d0_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/video_de_d0_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/video_active_d0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/video_active_d0_reg.q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/video_timing_data_m0/video_de,  ../../src/video_timing_data.v(20)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_de_d0_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/video_timing_data_m0/video_de_d0,  ../../src/video_timing_data.v(24)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_de_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     4.393ns
Fmax           :     227.635MHz

Statistics:
Max            : SWNS      3.607ns, STNS      0.000ns,         0 Viol Endpoints,        63 Total Endpoints,       497 Paths Analyzed
Min            : HWNS      0.732ns, HTNS      0.000ns,         0 Viol Endpoints,        63 Total Endpoints,       497 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.607ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_bram_u_reg1.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.206ns (cell 1.048ns (24%), net 3.158ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg1.sr
SEQ (reg)                               0.086    r     4.206               
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg1.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.607               

Slack               : 3.607ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_bram_u_reg_reg.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.206ns (cell 1.048ns (24%), net 3.158ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg_reg.sr
SEQ (reg)                               0.086    r     4.206               
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.607               

Slack               : 3.607ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[0].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.206ns (cell 1.048ns (24%), net 3.158ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[0].sr
SEQ (reg)                               0.086    r     4.206               
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.607               

Slack               : 3.607ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[1].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.206ns (cell 1.048ns (24%), net 3.158ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[1].sr
SEQ (reg)                               0.086    r     4.206               
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.607               

Slack               : 3.607ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[2].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.206ns (cell 1.048ns (24%), net 3.158ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[2].sr
SEQ (reg)                               0.086    r     4.206               
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.607               

Slack               : 3.607ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[3].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.206ns (cell 1.048ns (24%), net 3.158ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3].sr
SEQ (reg)                               0.086    r     4.206               
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.607               

Slack               : 3.607ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[0].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.206ns (cell 1.048ns (24%), net 3.158ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[0].sr
SEQ (reg)                               0.086    r     4.206               
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.607               

Slack               : 3.607ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[1].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.206ns (cell 1.048ns (24%), net 3.158ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1].sr
SEQ (reg)                               0.086    r     4.206               
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.607               

Slack               : 3.607ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[2].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.206ns (cell 1.048ns (24%), net 3.158ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[2].sr
SEQ (reg)                               0.086    r     4.206               
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.607               

Slack               : 3.607ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[3].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.206ns (cell 1.048ns (24%), net 3.158ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[3].sr
SEQ (reg)                               0.086    r     4.206               
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.607               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.732ns
Begin Point         : u6_tx_fifo/wr_frame_in_fifo_reg1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_frame_in_fifo_reg_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/wr_frame_in_fifo_reg1.q
net (fo=2)                              0.600          0.709          net: u6_tx_fifo/wr_frame_in_fifo,  ../../import/tx_client_fifo.v(129)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg_reg[0].d
SEQ (reg)                               0.084    r     0.793          net: u6_tx_fifo/wr_frame_in_fifo_reg[0],  ../../import/tx_client_fifo.v(788)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/wr_frame_in_fifo_reg_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 3.803ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/reset_reg2_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.864ns (cell 0.757ns (19%), net 3.107ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0].d
SEQ (reg)                               0.084    r     3.864          net: u4_trimac_block/reset_reg2[0],  ../../import/temac_block.v(152)
--------------------------------------------------------------------  ---------------
Arrival                                                3.864               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  3.803               

Slack               : 3.824ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_bram_u_reg1.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.832ns (cell 0.725ns (18%), net 3.107ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg1.sr
SEQ (reg)                               0.052    f     3.832               
--------------------------------------------------------------------  ---------------
Arrival                                                3.832               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg1.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  3.824               

Slack               : 3.824ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_bram_u_reg_reg.sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.832ns (cell 0.725ns (18%), net 3.107ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg_reg.sr
SEQ (reg)                               0.052    f     3.832               
--------------------------------------------------------------------  ---------------
Arrival                                                3.832               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_bram_u_reg_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  3.824               

Slack               : 3.824ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[0].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.832ns (cell 0.725ns (18%), net 3.107ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[0].sr
SEQ (reg)                               0.052    f     3.832               
--------------------------------------------------------------------  ---------------
Arrival                                                3.832               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  3.824               

Slack               : 3.824ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[1].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.832ns (cell 0.725ns (18%), net 3.107ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[1].sr
SEQ (reg)                               0.052    f     3.832               
--------------------------------------------------------------------  ---------------
Arrival                                                3.832               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  3.824               

Slack               : 3.824ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[2].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.832ns (cell 0.725ns (18%), net 3.107ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[2].sr
SEQ (reg)                               0.052    f     3.832               
--------------------------------------------------------------------  ---------------
Arrival                                                3.832               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  3.824               

Slack               : 3.824ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_16_count_reg[3].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.832ns (cell 0.725ns (18%), net 3.107ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3].sr
SEQ (reg)                               0.052    f     3.832               
--------------------------------------------------------------------  ---------------
Arrival                                                3.832               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_16_count_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  3.824               

Slack               : 3.824ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[0].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.832ns (cell 0.725ns (18%), net 3.107ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[0].sr
SEQ (reg)                               0.052    f     3.832               
--------------------------------------------------------------------  ---------------
Arrival                                                3.832               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  3.824               

Slack               : 3.824ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_addr_reg[1].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 3.832ns (cell 0.725ns (18%), net 3.107ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1].sr
SEQ (reg)                               0.052    f     3.832               
--------------------------------------------------------------------  ---------------
Arrival                                                3.832               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  3.824               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[3] -> u_video_mem_pll/pll_inst.clkc[3]
Type           :     Self
From Clock     :     u_video_mem_pll/pll_inst.clkc[3]
To Clock       :     u_video_mem_pll/pll_inst.clkc[3]
Min Period     :     2.448ns
Fmax           :     408.497MHz

Statistics:
Max            : SWNS      5.552ns, STNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        88 Paths Analyzed
Min            : HWNS      0.674ns, HTNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        88 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.552ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     2.332          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     2.332          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.118    f     2.332          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d
SEQ (reg)                               0.118    f     2.332          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d
SEQ (reg)                               0.118    f     2.332          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d
SEQ (reg)                               0.118    f     2.332          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d
SEQ (reg)                               0.118    f     2.332          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d
SEQ (reg)                               0.118    f     2.332          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     2.332          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               

Slack               : 5.552ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          2.214          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     2.332          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.552               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.674ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_CLK_P_syn_2.do[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: HDMI_CLK_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_CLK_PHDMI_CLK_P,  ../../top_dual_udp.v(59)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_CLK_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D0_P_syn_2.do[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D0_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_D0_PHDMI_D0_P,  ../../top_dual_udp.v(62)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D0_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D1_P_syn_2.do[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_D1_PHDMI_D1_P,  ../../top_dual_udp.v(61)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : HDMI_D2_P_syn_2.do[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_D2_PHDMI_D2_P,  ../../top_dual_udp.v(60)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[2] -> u_video_mem_pll/pll_inst.clkc[3]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[2]
To Clock       :     u_video_mem_pll/pll_inst.clkc[3]
Min Period     :     1.912ns
Fmax           :     523.013MHz

Statistics:
Max            : SWNS      6.088ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.088ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].q
net (fo=1)                              0.562          0.708          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.678          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     1.796          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].q
net (fo=1)                              0.562          0.708          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.678          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     1.796          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].q
net (fo=1)                              0.562          0.708          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          1.678          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.118    f     1.796          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].q
net (fo=1)                              0.562          0.708          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.o
net (fo=1)                              0.562          1.678          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d
SEQ (reg)                               0.118    f     1.796          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].q
net (fo=1)                              0.562          0.708          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.o
net (fo=1)                              0.562          1.678          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d
SEQ (reg)                               0.118    f     1.796          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].q
net (fo=1)                              0.562          0.708          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.o
net (fo=1)                              0.562          1.678          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d
SEQ (reg)                               0.118    f     1.796          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].q
net (fo=1)                              0.562          0.708          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.o
net (fo=1)                              0.562          1.678          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d
SEQ (reg)                               0.118    f     1.796          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].q
net (fo=1)                              0.562          0.708          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.o
net (fo=1)                              0.562          1.678          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d
SEQ (reg)                               0.118    f     1.796          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].q
net (fo=1)                              0.562          0.708          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.678          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     1.796          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               

Slack               : 6.088ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[3] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].q
net (fo=1)                              0.562          0.708          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.678          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     1.796          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.088               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.732ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.q
net (fo=2)                              0.600          0.709          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.d
SEQ (reg)                               0.084    r     0.793          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 1.538ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.515          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.084    r     1.599          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               

Slack               : 1.538ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.515          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.084    r     1.599          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               

Slack               : 1.538ns
Begin Point         : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[3]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[3] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].q
net (fo=1)                              0.562          0.671          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          1.515          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.084    r     1.599          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[3]
net (fo=58)                             0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : SWNS      7.020ns, STNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.020ns
Begin Point         : u6_tx_fifo/rd_tran_frame_tog_reg1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_tran_frame_tog_reg_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_tran_frame_tog_reg1.q
net (fo=2)                              0.600          0.746          net: u6_tx_fifo/rd_tran_frame_tog,  ../../import/tx_client_fifo.v(114)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0].d
SEQ (reg)                               0.118    f     0.864          net: u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../import/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                0.864               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/rd_tran_frame_tog_reg_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.020               

Slack               : 7.020ns
Begin Point         : u6_tx_fifo/rd_txfer_tog_reg1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/rd_txfer_tog_reg_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_txfer_tog_reg1.q
net (fo=2)                              0.600          0.746          net: u6_tx_fifo/rd_txfer_tog,  ../../import/tx_client_fifo.v(135)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg_reg[0].d
SEQ (reg)                               0.118    f     0.864          net: u6_tx_fifo/rd_txfer_tog_reg[0],  ../../import/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                0.864               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/rd_txfer_tog_reg_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.020               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[0].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[0],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[0],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[1].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[1],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[1],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[2].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[2].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[2].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[2],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[2].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[2],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[3].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[3].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[3],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[3],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[4].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[4].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[4],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[4],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[5].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[5].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[5].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[5],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[5].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[5],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[6].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[6].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[6].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[6],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[6],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u6_tx_fifo/rd_addr_txfer_reg[7].q
net (fo=1)                              0.562          0.708          net: u6_tx_fifo/rd_addr_txfer[7],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7].d
SEQ (reg)                               0.118    f     0.826          net: u6_tx_fifo/wr_rd_addr[7],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[0].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[0],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[0],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[1].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[1].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[1],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[1],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[2].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[2].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[2].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[2],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[2],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[3].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[3].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[3].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[3],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[3],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[4].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[4].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[4].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[4],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[4],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[5].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[5].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[5].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[5],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[5],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[6].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[6].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[6].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[6],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[6],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[7].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[7].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[7].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[7],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[7],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[8].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[8].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[8].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[8],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[8],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u6_tx_fifo/rd_addr_txfer_reg[9].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u6_tx_fifo/wr_rd_addr_reg[9].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u6_tx_fifo/rd_addr_txfer_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u6_tx_fifo/rd_addr_txfer_reg[9].q
net (fo=1)                              0.562          0.671          net: u6_tx_fifo/rd_addr_txfer[9],  ../../import/tx_client_fifo.v(133)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[9].d
SEQ (reg)                               0.084    r     0.755          net: u6_tx_fifo/wr_rd_addr[9],  ../../import/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u6_tx_fifo/wr_rd_addr_reg[9].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> u_video_mem_pll/pll_inst.clkc[2]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     u_video_mem_pll/pll_inst.clkc[2]
Min Period     :     10.600ns
Fmax           :     94.340MHz

Statistics:
Max            : SWNS      5.880ns, STNS      0.000ns,         0 Viol Endpoints,        12 Total Endpoints,        12 Paths Analyzed
Min            : HWNS      0.659ns, HTNS      0.000ns,         0 Viol Endpoints,        12 Total Endpoints,        12 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.880ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/read_req_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 2.004ns (cell 0.672ns (33%), net 1.332ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770         32.916          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_4.a
LUT4                                    0.408    f    33.324       1  pin: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_4.o
net (fo=1)                              0.562         33.886          net: u_video_subsystem/video_timing_data_m0/read_req_reg_syn_3,  ../../src/video_timing_data.v(68)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg.d
SEQ (reg)                               0.118    f    34.004          net: u_video_subsystem/video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                               34.004               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.880               

Slack               : 6.698ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.002ns (cell 0.232ns (23%), net 0.770ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770         32.916          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg.sr
SEQ (reg)                               0.086    r    33.002               
--------------------------------------------------------------------  ---------------
Arrival                                               33.002               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  6.698               

Slack               : 6.698ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 1.002ns (cell 0.232ns (23%), net 0.770ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770         32.916          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg.sr
SEQ (reg)                               0.086    r    33.002               
--------------------------------------------------------------------  ---------------
Arrival                                               33.002               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  6.698               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000         32.146          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000         32.146          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562         32.708          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f    32.826          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000         32.146          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000         32.146          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562         32.708          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.118    f    32.826          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000         32.146          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000         32.146          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562         32.708          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.118    f    32.826          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000         32.146          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000         32.146          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562         32.708          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.118    f    32.826          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000         32.146          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000         32.146          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562         32.708          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.118    f    32.826          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000         32.146          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000         32.146          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562         32.708          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.118    f    32.826          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000         32.146          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000         32.146          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f    32.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562         32.708          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.118    f    32.826          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               32.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.659ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.189ns (19%), net 0.770ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.898          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg.sr
SEQ (reg)                               0.061    f     0.959               
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               

Slack               : 0.659ns
Begin Point         : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.189ns (19%), net 0.770ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.898          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg.sr
SEQ (reg)                               0.061    f     0.959               
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/asy_r_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[2] -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[2]
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : SWNS      7.020ns, STNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,        10 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.020ns
Begin Point         : u_video_subsystem/video_timing_data_m0/read_req_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/video_timing_data_m0/read_req_reg.q
net (fo=2)                              0.600          0.746          net: u_video_subsystem/video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.d
SEQ (reg)                               0.118    f     0.864          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                0.864               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.020               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f     0.826          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.118    f     0.826          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.118    f     0.826          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.118    f     0.826          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.118    f     0.826          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.118    f     0.826          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.118    f     0.826          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.118    f     0.826          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.146          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.708          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.118    f     0.826          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.732ns
Begin Point         : u_video_subsystem/video_timing_data_m0/read_req_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/video_timing_data_m0/read_req_reg.q
net (fo=2)                              0.600          0.709          net: u_video_subsystem/video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.d
SEQ (reg)                               0.084    r     0.793          net: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     3.764ns
Fmax           :     265.675MHz

Statistics:
Max            : SWNS      1.059ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      6.661ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.059ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.971ns (cell 0.146ns (15%), net 0.825ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.971          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)                               0.000    f     0.971               
--------------------------------------------------------------------  ---------------
Arrival                                                0.971               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../import/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
recovery                                0.030          2.030               
clock uncertainty                       0.000          2.030               
clock pessimism                         0.000          2.030               
--------------------------------------------------------------------  ---------------
Required                                               2.030               
--------------------------------------------------------------------  ---------------
Slack                                                  1.059               

Slack               : 1.231ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.708ns (cell 0.146ns (20%), net 0.562ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.q
net (fo=1)                              0.562          0.708          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../import/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)                               0.000    f     0.708          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../top_dual_udp.v(40)
--------------------------------------------------------------------  ---------------
Arrival                                                0.708               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../import/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          1.939               
clock uncertainty                       0.000          1.939               
clock pessimism                         0.000          1.939               
--------------------------------------------------------------------  ---------------
Required                                               1.939               
--------------------------------------------------------------------  ---------------
Slack                                                  1.231               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.661ns
Begin Point         : u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: u4_trimac_block/u_tx_clk_en_gen/reset,  ../../import/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../import/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292         -5.708               
clock uncertainty                       0.000         -5.708               
clock pessimism                         0.000         -5.708               
--------------------------------------------------------------------  ---------------
Required                                              -5.708               
--------------------------------------------------------------------  ---------------
Slack                                                  6.661               

Slack               : 6.674ns
Begin Point         : u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_clk_gen/u_pll_0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(46)
                                                                      pin: u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=283)                            0.000          0.000          net: u4_trimac_block/gtx_clk,  ../../import/temac_block.v(10)
                                                                      pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.q
net (fo=1)                              0.562          0.671          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../import/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../top_dual_udp.v(40)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../import/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -6.003               
clock uncertainty                       0.000         -6.003               
clock pessimism                         0.000         -6.003               
--------------------------------------------------------------------  ---------------
Required                                              -6.003               
--------------------------------------------------------------------  ---------------
Slack                                                  6.674               


Inter clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Cross Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]

Statistics:
Max            : SWNS      1.557ns, STNS      0.000ns,         0 Viol Endpoints,      1511 Total Endpoints,        25 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,      1511 Total Endpoints,        25 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.557ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/bright_b_reg[0].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.256ns (cell 1.456ns (23%), net 4.800ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 1111
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.q
net (fo=12)                             0.904          1.050          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_46.c
LUT4                                    0.408    f     1.458       1  pin: u_udp_cam_ctrl_cam/mux250_syn_46.o
net (fo=1111)                           1.702          3.160          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_47.a
LUT2                                    0.408    f     3.568       2  pin: u_udp_cam_ctrl_cam/mux250_syn_47.o
net (fo=152)                            1.369          4.937          net: u_udp_cam_ctrl_cam/mux242_syn_36,  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_48.a
LUT2                                    0.408    f     5.345       3  pin: u_udp_cam_ctrl_cam/mux250_syn_48.o
net (fo=8)                              0.825          6.170          net: u_udp_cam_ctrl_cam/mux250_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[0].sr
SEQ (reg)                               0.086    r     6.256               
--------------------------------------------------------------------  ---------------
Arrival                                                6.256               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.557               

Slack               : 1.557ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/bright_b_reg[1].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.256ns (cell 1.456ns (23%), net 4.800ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 1111
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.q
net (fo=12)                             0.904          1.050          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_46.c
LUT4                                    0.408    f     1.458       1  pin: u_udp_cam_ctrl_cam/mux250_syn_46.o
net (fo=1111)                           1.702          3.160          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_47.a
LUT2                                    0.408    f     3.568       2  pin: u_udp_cam_ctrl_cam/mux250_syn_47.o
net (fo=152)                            1.369          4.937          net: u_udp_cam_ctrl_cam/mux242_syn_36,  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_48.a
LUT2                                    0.408    f     5.345       3  pin: u_udp_cam_ctrl_cam/mux250_syn_48.o
net (fo=8)                              0.825          6.170          net: u_udp_cam_ctrl_cam/mux250_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[1].sr
SEQ (reg)                               0.086    r     6.256               
--------------------------------------------------------------------  ---------------
Arrival                                                6.256               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.557               

Slack               : 1.557ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/bright_b_reg[2].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.256ns (cell 1.456ns (23%), net 4.800ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 1111
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.q
net (fo=12)                             0.904          1.050          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_46.c
LUT4                                    0.408    f     1.458       1  pin: u_udp_cam_ctrl_cam/mux250_syn_46.o
net (fo=1111)                           1.702          3.160          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_47.a
LUT2                                    0.408    f     3.568       2  pin: u_udp_cam_ctrl_cam/mux250_syn_47.o
net (fo=152)                            1.369          4.937          net: u_udp_cam_ctrl_cam/mux242_syn_36,  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_48.a
LUT2                                    0.408    f     5.345       3  pin: u_udp_cam_ctrl_cam/mux250_syn_48.o
net (fo=8)                              0.825          6.170          net: u_udp_cam_ctrl_cam/mux250_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[2].sr
SEQ (reg)                               0.086    r     6.256               
--------------------------------------------------------------------  ---------------
Arrival                                                6.256               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.557               

Slack               : 1.557ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/bright_b_reg[3].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.256ns (cell 1.456ns (23%), net 4.800ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 1111
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.q
net (fo=12)                             0.904          1.050          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_46.c
LUT4                                    0.408    f     1.458       1  pin: u_udp_cam_ctrl_cam/mux250_syn_46.o
net (fo=1111)                           1.702          3.160          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_47.a
LUT2                                    0.408    f     3.568       2  pin: u_udp_cam_ctrl_cam/mux250_syn_47.o
net (fo=152)                            1.369          4.937          net: u_udp_cam_ctrl_cam/mux242_syn_36,  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_48.a
LUT2                                    0.408    f     5.345       3  pin: u_udp_cam_ctrl_cam/mux250_syn_48.o
net (fo=8)                              0.825          6.170          net: u_udp_cam_ctrl_cam/mux250_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[3].sr
SEQ (reg)                               0.086    r     6.256               
--------------------------------------------------------------------  ---------------
Arrival                                                6.256               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.557               

Slack               : 1.557ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/bright_b_reg[4].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.256ns (cell 1.456ns (23%), net 4.800ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 1111
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.q
net (fo=12)                             0.904          1.050          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_46.c
LUT4                                    0.408    f     1.458       1  pin: u_udp_cam_ctrl_cam/mux250_syn_46.o
net (fo=1111)                           1.702          3.160          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_47.a
LUT2                                    0.408    f     3.568       2  pin: u_udp_cam_ctrl_cam/mux250_syn_47.o
net (fo=152)                            1.369          4.937          net: u_udp_cam_ctrl_cam/mux242_syn_36,  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_48.a
LUT2                                    0.408    f     5.345       3  pin: u_udp_cam_ctrl_cam/mux250_syn_48.o
net (fo=8)                              0.825          6.170          net: u_udp_cam_ctrl_cam/mux250_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[4].sr
SEQ (reg)                               0.086    r     6.256               
--------------------------------------------------------------------  ---------------
Arrival                                                6.256               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.557               

Slack               : 1.557ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/bright_b_reg[5].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.256ns (cell 1.456ns (23%), net 4.800ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 1111
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.q
net (fo=12)                             0.904          1.050          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_46.c
LUT4                                    0.408    f     1.458       1  pin: u_udp_cam_ctrl_cam/mux250_syn_46.o
net (fo=1111)                           1.702          3.160          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_47.a
LUT2                                    0.408    f     3.568       2  pin: u_udp_cam_ctrl_cam/mux250_syn_47.o
net (fo=152)                            1.369          4.937          net: u_udp_cam_ctrl_cam/mux242_syn_36,  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_48.a
LUT2                                    0.408    f     5.345       3  pin: u_udp_cam_ctrl_cam/mux250_syn_48.o
net (fo=8)                              0.825          6.170          net: u_udp_cam_ctrl_cam/mux250_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[5].sr
SEQ (reg)                               0.086    r     6.256               
--------------------------------------------------------------------  ---------------
Arrival                                                6.256               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.557               

Slack               : 1.557ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/bright_b_reg[6].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.256ns (cell 1.456ns (23%), net 4.800ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 1111
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.q
net (fo=12)                             0.904          1.050          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_46.c
LUT4                                    0.408    f     1.458       1  pin: u_udp_cam_ctrl_cam/mux250_syn_46.o
net (fo=1111)                           1.702          3.160          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_47.a
LUT2                                    0.408    f     3.568       2  pin: u_udp_cam_ctrl_cam/mux250_syn_47.o
net (fo=152)                            1.369          4.937          net: u_udp_cam_ctrl_cam/mux242_syn_36,  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_48.a
LUT2                                    0.408    f     5.345       3  pin: u_udp_cam_ctrl_cam/mux250_syn_48.o
net (fo=8)                              0.825          6.170          net: u_udp_cam_ctrl_cam/mux250_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[6].sr
SEQ (reg)                               0.086    r     6.256               
--------------------------------------------------------------------  ---------------
Arrival                                                6.256               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.557               

Slack               : 1.557ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/bright_b_reg[7].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.256ns (cell 1.456ns (23%), net 4.800ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 1111
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.q
net (fo=12)                             0.904          1.050          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_46.c
LUT4                                    0.408    f     1.458       1  pin: u_udp_cam_ctrl_cam/mux250_syn_46.o
net (fo=1111)                           1.702          3.160          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_47.a
LUT2                                    0.408    f     3.568       2  pin: u_udp_cam_ctrl_cam/mux250_syn_47.o
net (fo=152)                            1.369          4.937          net: u_udp_cam_ctrl_cam/mux242_syn_36,  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_48.a
LUT2                                    0.408    f     5.345       3  pin: u_udp_cam_ctrl_cam/mux250_syn_48.o
net (fo=8)                              0.825          6.170          net: u_udp_cam_ctrl_cam/mux250_syn_2[0],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[7].sr
SEQ (reg)                               0.086    r     6.256               
--------------------------------------------------------------------  ---------------
Arrival                                                6.256               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/bright_b_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.557               

Slack               : 1.557ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/bright_g_reg[0].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.256ns (cell 1.456ns (23%), net 4.800ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 1111
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.q
net (fo=12)                             0.904          1.050          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_46.c
LUT4                                    0.408    f     1.458       1  pin: u_udp_cam_ctrl_cam/mux250_syn_46.o
net (fo=1111)                           1.702          3.160          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_47.a
LUT2                                    0.408    f     3.568       2  pin: u_udp_cam_ctrl_cam/mux250_syn_47.o
net (fo=152)                            1.369          4.937          net: u_udp_cam_ctrl_cam/mux242_syn_36,  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mux249_syn_38.a
LUT2                                    0.408    f     5.345       3  pin: u_udp_cam_ctrl_cam/mux249_syn_38.o
net (fo=8)                              0.825          6.170          net: u_udp_cam_ctrl_cam/mux249_syn_2[5],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/bright_g_reg[0].sr
SEQ (reg)                               0.086    r     6.256               
--------------------------------------------------------------------  ---------------
Arrival                                                6.256               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/bright_g_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.557               

Slack               : 1.557ns
Begin Point         : u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_udp_cam_ctrl_cam/bright_g_reg[1].sr (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.256ns (cell 1.456ns (23%), net 4.800ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT2=2  LUT4=1 )
Max Fanout          : 1111
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u1_init_ref/init_done_reg.q
net (fo=12)                             0.904          1.050          net: Sdr_init_done,  ../../top_dual_udp.v(300)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_46.c
LUT4                                    0.408    f     1.458       1  pin: u_udp_cam_ctrl_cam/mux250_syn_46.o
net (fo=1111)                           1.702          3.160          net: u_udp_cam_ctrl_cam/rst_n,  ../../import/udp_cam_ctrl.v(6)
                                                                      pin: u_udp_cam_ctrl_cam/mux250_syn_47.a
LUT2                                    0.408    f     3.568       2  pin: u_udp_cam_ctrl_cam/mux250_syn_47.o
net (fo=152)                            1.369          4.937          net: u_udp_cam_ctrl_cam/mux242_syn_36,  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/mux249_syn_38.a
LUT2                                    0.408    f     5.345       3  pin: u_udp_cam_ctrl_cam/mux249_syn_38.o
net (fo=8)                              0.825          6.170          net: u_udp_cam_ctrl_cam/mux249_syn_2[5],  ../../import/udp_cam_ctrl.v(313)
                                                                      pin: u_udp_cam_ctrl_cam/bright_g_reg[1].sr
SEQ (reg)                               0.086    r     6.256               
--------------------------------------------------------------------  ---------------
Arrival                                                6.256               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_udp_cam_ctrl_cam/bright_g_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.557               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[8]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> sd_card_clk
Type           :     Cross Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     sd_card_clk

Statistics:
Max            : SWNS     -3.298ns, STNS   -876.734ns,       393 Viol Endpoints,       393 Total Endpoints,         0 Paths Analyzed
Min            : HWNS      3.255ns, HTNS      0.000ns,         0 Viol Endpoints,       393 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -3.298ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[0].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.140ns (cell 1.489ns (28%), net 3.651ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          8.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     9.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          9.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.424    f    10.280       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524         11.804          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.a
LUT5                                    0.424    f    12.228       3  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.o
net (fo=8)                              0.825         13.053          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[0].ce
SEQ (reg)                               0.087    r    13.140               
--------------------------------------------------------------------  ---------------
Arrival                                               13.140               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[0].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.298               

Slack               : -3.298ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[1].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.140ns (cell 1.489ns (28%), net 3.651ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          8.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     9.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          9.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.424    f    10.280       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524         11.804          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.a
LUT5                                    0.424    f    12.228       3  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.o
net (fo=8)                              0.825         13.053          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[1].ce
SEQ (reg)                               0.087    r    13.140               
--------------------------------------------------------------------  ---------------
Arrival                                               13.140               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[1].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.298               

Slack               : -3.298ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[2].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.140ns (cell 1.489ns (28%), net 3.651ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          8.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     9.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          9.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.424    f    10.280       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524         11.804          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.a
LUT5                                    0.424    f    12.228       3  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.o
net (fo=8)                              0.825         13.053          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[2].ce
SEQ (reg)                               0.087    r    13.140               
--------------------------------------------------------------------  ---------------
Arrival                                               13.140               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.298               

Slack               : -3.298ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[3].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.140ns (cell 1.489ns (28%), net 3.651ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          8.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     9.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          9.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.424    f    10.280       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524         11.804          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.a
LUT5                                    0.424    f    12.228       3  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.o
net (fo=8)                              0.825         13.053          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[3].ce
SEQ (reg)                               0.087    r    13.140               
--------------------------------------------------------------------  ---------------
Arrival                                               13.140               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.298               

Slack               : -3.298ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[4].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.140ns (cell 1.489ns (28%), net 3.651ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          8.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     9.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          9.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.424    f    10.280       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524         11.804          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.a
LUT5                                    0.424    f    12.228       3  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.o
net (fo=8)                              0.825         13.053          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[4].ce
SEQ (reg)                               0.087    r    13.140               
--------------------------------------------------------------------  ---------------
Arrival                                               13.140               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[4].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.298               

Slack               : -3.298ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[5].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.140ns (cell 1.489ns (28%), net 3.651ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          8.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     9.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          9.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.424    f    10.280       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524         11.804          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.a
LUT5                                    0.424    f    12.228       3  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.o
net (fo=8)                              0.825         13.053          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[5].ce
SEQ (reg)                               0.087    r    13.140               
--------------------------------------------------------------------  ---------------
Arrival                                               13.140               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[5].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.298               

Slack               : -3.298ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[6].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.140ns (cell 1.489ns (28%), net 3.651ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          8.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     9.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          9.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.424    f    10.280       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524         11.804          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.a
LUT5                                    0.424    f    12.228       3  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.o
net (fo=8)                              0.825         13.053          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[6].ce
SEQ (reg)                               0.087    r    13.140               
--------------------------------------------------------------------  ---------------
Arrival                                               13.140               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[6].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.298               

Slack               : -3.298ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[7].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.140ns (cell 1.489ns (28%), net 3.651ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          8.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     9.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          9.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.424    f    10.280       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524         11.804          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.a
LUT5                                    0.424    f    12.228       3  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_77.o
net (fo=8)                              0.825         13.053          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[7].ce
SEQ (reg)                               0.087    r    13.140               
--------------------------------------------------------------------  ---------------
Arrival                                               13.140               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[7].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.298               

Slack               : -3.298ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[8].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.140ns (cell 1.489ns (28%), net 3.651ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          8.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     9.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          9.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.424    f    10.280       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524         11.804          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_78.a
LUT5                                    0.424    f    12.228       3  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_78.o
net (fo=8)                              0.825         13.053          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[8].ce
SEQ (reg)                               0.087    r    13.140               
--------------------------------------------------------------------  ---------------
Arrival                                               13.140               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[8].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.298               

Slack               : -3.298ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/width_reg[9].ce (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns }
Data Path Delay     : 5.140ns (cell 1.489ns (28%), net 3.651ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=2  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          8.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     9.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          9.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.424    f    10.280       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524         11.804          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_78.a
LUT5                                    0.424    f    12.228       3  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_78.o
net (fo=8)                              0.825         13.053          net: sd_card_bmp_m0/bmp_read_m0/mux4_syn_2[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(63)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[9].ce
SEQ (reg)                               0.087    r    13.140               
--------------------------------------------------------------------  ---------------
Arrival                                               13.140               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/width_reg[9].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          9.842               
clock uncertainty                       0.000          9.842               
clock pessimism                         0.000          9.842               
--------------------------------------------------------------------  ---------------
Required                                               9.842               
--------------------------------------------------------------------  ---------------
Slack                                                 -3.298               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.255ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : key2_syn_4.rst (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 3.482ns (cell 0.707ns (20%), net 2.775ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.316    r     1.958       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524          3.482          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: key2_syn_4.rst
PAD (reg)                               0.000    f     3.482               
--------------------------------------------------------------------  ---------------
Arrival                                                3.482               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: key2_syn_4.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.227          0.227               
clock uncertainty                       0.000          0.227               
clock pessimism                         0.000          0.227               
--------------------------------------------------------------------  ---------------
Required                                               0.227               
--------------------------------------------------------------------  ---------------
Slack                                                  3.255               

Slack               : 3.255ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_dclk_syn_4.rst (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 3.482ns (cell 0.707ns (20%), net 2.775ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.316    r     1.958       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524          3.482          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_dclk_syn_4.rst
PAD (reg)                               0.000    f     3.482               
--------------------------------------------------------------------  ---------------
Arrival                                                3.482               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_dclk_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.227          0.227               
clock uncertainty                       0.000          0.227               
clock pessimism                         0.000          0.227               
--------------------------------------------------------------------  ---------------
Required                                               0.227               
--------------------------------------------------------------------  ---------------
Slack                                                  3.255               

Slack               : 3.255ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_mosi_syn_4.rst (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 3.482ns (cell 0.707ns (20%), net 2.775ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.316    r     1.958       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524          3.482          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_mosi_syn_4.rst
PAD (reg)                               0.000    f     3.482               
--------------------------------------------------------------------  ---------------
Arrival                                                3.482               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_mosi_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.227          0.227               
clock uncertainty                       0.000          0.227               
clock pessimism                         0.000          0.227               
--------------------------------------------------------------------  ---------------
Required                                               0.227               
--------------------------------------------------------------------  ---------------
Slack                                                  3.255               

Slack               : 3.255ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_ncs_syn_4.rst (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 3.482ns (cell 0.707ns (20%), net 2.775ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.316    r     1.958       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524          3.482          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_ncs_syn_4.rst
PAD (reg)                               0.000    f     3.482               
--------------------------------------------------------------------  ---------------
Arrival                                                3.482               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_ncs_syn_4.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.227          0.227               
clock uncertainty                       0.000          0.227               
clock pessimism                         0.000          0.227               
--------------------------------------------------------------------  ---------------
Required                                               0.227               
--------------------------------------------------------------------  ---------------
Slack                                                  3.255               

Slack               : 3.281ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/ax_debounce_m0/DFF2_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 3.534ns (cell 0.759ns (21%), net 2.775ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.316    r     1.958       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524          3.482          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/ax_debounce_m0/DFF2_reg.sr
SEQ (reg)                               0.052    f     3.534               
--------------------------------------------------------------------  ---------------
Arrival                                                3.534               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/ax_debounce_m0/DFF2_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.281               

Slack               : 3.281ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/ax_debounce_m0/button_negedge_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 3.534ns (cell 0.759ns (21%), net 2.775ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.316    r     1.958       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524          3.482          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/ax_debounce_m0/button_negedge_reg.sr
SEQ (reg)                               0.052    f     3.534               
--------------------------------------------------------------------  ---------------
Arrival                                                3.534               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/ax_debounce_m0/button_negedge_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.281               

Slack               : 3.281ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/ax_debounce_m0/button_out_d0_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 3.534ns (cell 0.759ns (21%), net 2.775ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.316    r     1.958       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524          3.482          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/ax_debounce_m0/button_out_d0_reg.sr
SEQ (reg)                               0.052    f     3.534               
--------------------------------------------------------------------  ---------------
Arrival                                                3.534               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/ax_debounce_m0/button_out_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.281               

Slack               : 3.281ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/ax_debounce_m0/button_out_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 3.534ns (cell 0.759ns (21%), net 2.775ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.316    r     1.958       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524          3.482          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/ax_debounce_m0/button_out_reg.sr
SEQ (reg)                               0.052    f     3.534               
--------------------------------------------------------------------  ---------------
Arrival                                                3.534               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/ax_debounce_m0/button_out_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.281               

Slack               : 3.281ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 3.534ns (cell 0.759ns (21%), net 2.775ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.316    r     1.958       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524          3.482          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg.sr
SEQ (reg)                               0.052    f     3.534               
--------------------------------------------------------------------  ---------------
Arrival                                                3.534               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/bmp_data_wr_en_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.281               

Slack               : 3.281ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/found_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 3.534ns (cell 0.759ns (21%), net 2.775ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 380
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.a
LUT5                                    0.316    r     1.958       2  pin: sd_card_bmp_m0/bmp_read_m0/mux4_syn_72.o
net (fo=380)                            1.524          3.482          net: sd_card_bmp_m0/bmp_read_m0/rst,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(4)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/found_reg.sr
SEQ (reg)                               0.052    f     3.534               
--------------------------------------------------------------------  ---------------
Arrival                                                3.534               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/found_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  3.281               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Cross Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]

Statistics:
Max            : SWNS      1.497ns, STNS      0.000ns,         0 Viol Endpoints,       260 Total Endpoints,      1939 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,       260 Total Endpoints,      1939 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_d0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f     4.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          6.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_d0_reg.sr
SEQ (reg)                               0.086    r     6.203               
--------------------------------------------------------------------  ---------------
Arrival                                                6.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_d0_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f     4.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          6.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.sr
SEQ (reg)                               0.086    r     6.203               
--------------------------------------------------------------------  ---------------
Arrival                                                6.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f     4.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          6.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.sr
SEQ (reg)                               0.086    r     6.203               
--------------------------------------------------------------------  ---------------
Arrival                                                6.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f     4.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          6.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.sr
SEQ (reg)                               0.086    r     6.203               
--------------------------------------------------------------------  ---------------
Arrival                                                6.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d1_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f     4.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          6.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d1_reg.sr
SEQ (reg)                               0.086    r     6.203               
--------------------------------------------------------------------  ---------------
Arrival                                                6.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d1_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d2_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f     4.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          6.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d2_reg.sr
SEQ (reg)                               0.086    r     6.203               
--------------------------------------------------------------------  ---------------
Arrival                                                6.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_read_m0/read_req_d2_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f     4.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          6.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg.sr
SEQ (reg)                               0.086    r     6.203               
--------------------------------------------------------------------  ---------------
Arrival                                                6.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_d0_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f     4.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          6.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.sr
SEQ (reg)                               0.086    r     6.203               
--------------------------------------------------------------------  ---------------
Arrival                                                6.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f     4.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          6.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.sr
SEQ (reg)                               0.086    r     6.203               
--------------------------------------------------------------------  ---------------
Arrival                                                6.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f     4.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          6.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.sr
SEQ (reg)                               0.086    r     6.203               
--------------------------------------------------------------------  ---------------
Arrival                                                6.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          7.700               
clock uncertainty                       0.000          7.700               
clock pessimism                         0.000          7.700               
--------------------------------------------------------------------  ---------------
Required                                               7.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_video_subsystem/frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_video_mem_pll/pll_inst.clkc[2]
Type           :     Cross Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_video_mem_pll/pll_inst.clkc[2]

Statistics:
Max            : SWNS      0.679ns, STNS      0.000ns,         0 Viol Endpoints,       125 Total Endpoints,      1000 Paths Analyzed
Min            : HWNS      5.450ns, HTNS      0.000ns,         0 Viol Endpoints,       125 Total Endpoints,      1000 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.679ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/video_de_d1_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 7.205ns (cell 1.896ns (26%), net 5.309ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651         32.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f    33.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651         33.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f    34.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856         36.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f    36.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589         38.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_de_d1_reg_syn_4.a
LUT3                                    0.408    f    38.525       4  pin: u_video_subsystem/video_timing_data_m0/video_de_d1_reg_syn_4.o
net (fo=1)                              0.562         39.087          net: u_video_subsystem/video_timing_data_m0/video_de_d1_reg_syn_3,  ../../src/video_timing_data.v(38)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_de_d1_reg.d
SEQ (reg)                               0.118    f    39.205          net: u_video_subsystem/video_timing_data_m0/de,  ../../src/video_timing_data.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                               39.205               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_de_d1_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.679ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/video_hs_d1_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 7.205ns (cell 1.896ns (26%), net 5.309ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651         32.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f    33.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651         33.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f    34.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856         36.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f    36.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589         38.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_hs_d1_reg_syn_4.a
LUT3                                    0.408    f    38.525       4  pin: u_video_subsystem/video_timing_data_m0/video_hs_d1_reg_syn_4.o
net (fo=1)                              0.562         39.087          net: u_video_subsystem/video_timing_data_m0/video_hs_d1_reg_syn_3,  ../../src/video_timing_data.v(38)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_hs_d1_reg.d
SEQ (reg)                               0.118    f    39.205          net: u_video_subsystem/video_timing_data_m0/hs,  ../../src/video_timing_data.v(12)
--------------------------------------------------------------------  ---------------
Arrival                                               39.205               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_hs_d1_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.679ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/video_vs_d1_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 7.205ns (cell 1.896ns (26%), net 5.309ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651         32.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f    33.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651         33.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f    34.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856         36.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f    36.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589         38.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_vs_d1_reg_syn_4.a
LUT3                                    0.408    f    38.525       4  pin: u_video_subsystem/video_timing_data_m0/video_vs_d1_reg_syn_4.o
net (fo=1)                              0.562         39.087          net: u_video_subsystem/video_timing_data_m0/video_vs_d1_reg_syn_3,  ../../src/video_timing_data.v(38)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_vs_d1_reg.d
SEQ (reg)                               0.118    f    39.205          net: u_video_subsystem/video_timing_data_m0/vs,  ../../src/video_timing_data.v(13)
--------------------------------------------------------------------  ---------------
Arrival                                               39.205               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_vs_d1_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         39.884               
clock uncertainty                       0.000         39.884               
clock pessimism                         0.000         39.884               
--------------------------------------------------------------------  ---------------
Required                                              39.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/read_req_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651         32.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f    33.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651         33.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f    34.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856         36.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f    36.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589         38.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg.sr
SEQ (reg)                               0.086    r    38.203               
--------------------------------------------------------------------  ---------------
Arrival                                               38.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/video_de_d0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651         32.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f    33.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651         33.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f    34.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856         36.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f    36.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589         38.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_de_d0_reg.sr
SEQ (reg)                               0.086    r    38.203               
--------------------------------------------------------------------  ---------------
Arrival                                               38.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_de_d0_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/video_hs_d0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651         32.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f    33.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651         33.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f    34.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856         36.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f    36.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589         38.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_hs_d0_reg.sr
SEQ (reg)                               0.086    r    38.203               
--------------------------------------------------------------------  ---------------
Arrival                                               38.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_hs_d0_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/video_vs_d0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651         32.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f    33.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651         33.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f    34.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856         36.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f    36.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589         38.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_vs_d0_reg.sr
SEQ (reg)                               0.086    r    38.203               
--------------------------------------------------------------------  ---------------
Arrival                                               38.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_vs_d0_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/color_bar_m0/h_active_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651         32.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f    33.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651         33.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f    34.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856         36.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f    36.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589         38.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_active_reg.sr
SEQ (reg)                               0.086    r    38.203               
--------------------------------------------------------------------  ---------------
Arrival                                               38.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_active_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/color_bar_m0/hs_reg_d0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651         32.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f    33.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651         33.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f    34.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856         36.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f    36.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589         38.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/hs_reg_d0_reg.sr
SEQ (reg)                               0.086    r    38.203               
--------------------------------------------------------------------  ---------------
Arrival                                               38.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/hs_reg_d0_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               

Slack               : 1.497ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/color_bar_m0/hs_reg_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : recovery
Process             : slow
Budget              : 8.000ns { u_video_mem_pll/pll_inst.clkc[2] rising@40.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@32.000ns }
Data Path Delay     : 6.203ns (cell 1.456ns (23%), net 4.747ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                            32.000    r    32.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    32.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651         32.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f    33.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651         33.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f    34.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856         36.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.408    f    36.528       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589         38.117          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/hs_reg_reg.sr
SEQ (reg)                               0.086    r    38.203               
--------------------------------------------------------------------  ---------------
Arrival                                               38.203               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/hs_reg_reg.clk
capture edge                           40.000    r    40.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300         39.700               
clock uncertainty                       0.000         39.700               
clock pessimism                         0.000         39.700               
--------------------------------------------------------------------  ---------------
Required                                              39.700               
--------------------------------------------------------------------  ---------------
Slack                                                  1.497               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.450ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/read_req_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 5.703ns (cell 1.007ns (17%), net 4.696ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.282    r     4.062       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          5.651          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg.sr
SEQ (reg)                               0.052    f     5.703               
--------------------------------------------------------------------  ---------------
Arrival                                                5.703               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/read_req_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  5.450               

Slack               : 5.450ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/video_de_d0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 5.703ns (cell 1.007ns (17%), net 4.696ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.282    r     4.062       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          5.651          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_de_d0_reg.sr
SEQ (reg)                               0.052    f     5.703               
--------------------------------------------------------------------  ---------------
Arrival                                                5.703               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_de_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  5.450               

Slack               : 5.450ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/video_hs_d0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 5.703ns (cell 1.007ns (17%), net 4.696ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.282    r     4.062       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          5.651          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_hs_d0_reg.sr
SEQ (reg)                               0.052    f     5.703               
--------------------------------------------------------------------  ---------------
Arrival                                                5.703               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_hs_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  5.450               

Slack               : 5.450ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/video_vs_d0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 5.703ns (cell 1.007ns (17%), net 4.696ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.282    r     4.062       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          5.651          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_vs_d0_reg.sr
SEQ (reg)                               0.052    f     5.703               
--------------------------------------------------------------------  ---------------
Arrival                                                5.703               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/video_vs_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  5.450               

Slack               : 5.450ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/color_bar_m0/h_active_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 5.703ns (cell 1.007ns (17%), net 4.696ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.282    r     4.062       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          5.651          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_active_reg.sr
SEQ (reg)                               0.052    f     5.703               
--------------------------------------------------------------------  ---------------
Arrival                                                5.703               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/h_active_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  5.450               

Slack               : 5.450ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/color_bar_m0/hs_reg_d0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 5.703ns (cell 1.007ns (17%), net 4.696ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.282    r     4.062       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          5.651          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/hs_reg_d0_reg.sr
SEQ (reg)                               0.052    f     5.703               
--------------------------------------------------------------------  ---------------
Arrival                                                5.703               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/hs_reg_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  5.450               

Slack               : 5.450ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/color_bar_m0/hs_reg_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 5.703ns (cell 1.007ns (17%), net 4.696ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.282    r     4.062       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          5.651          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/hs_reg_reg.sr
SEQ (reg)                               0.052    f     5.703               
--------------------------------------------------------------------  ---------------
Arrival                                                5.703               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/hs_reg_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  5.450               

Slack               : 5.450ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 5.703ns (cell 1.007ns (17%), net 4.696ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.282    r     4.062       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          5.651          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg.sr
SEQ (reg)                               0.052    f     5.703               
--------------------------------------------------------------------  ---------------
Arrival                                                5.703               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/v_active_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  5.450               

Slack               : 5.450ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/color_bar_m0/video_active_d0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 5.703ns (cell 1.007ns (17%), net 4.696ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.282    r     4.062       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          5.651          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/video_active_d0_reg.sr
SEQ (reg)                               0.052    f     5.703               
--------------------------------------------------------------------  ---------------
Arrival                                                5.703               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/video_active_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  5.450               

Slack               : 5.450ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_video_subsystem/video_timing_data_m0/color_bar_m0/vs_reg_d0_reg.sr (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[2]  { rise@0.000000ns  fall@20.000000ns  period=40.000000 })
Check Type          : removal
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[2] rising@0.000ns }
Data Path Delay     : 5.703ns (cell 1.007ns (17%), net 4.696ns (83%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.a
LUT2                                    0.282    r     4.062       3  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_68.o
net (fo=560)                            1.589          5.651          net: u2_udp_loopback/reset,  ../../import/udp_loopback.v(27)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/vs_reg_d0_reg.sr
SEQ (reg)                               0.052    f     5.703               
--------------------------------------------------------------------  ---------------
Arrival                                                5.703               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[2]
net (fo=301)                            0.000          0.000          net: u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u_video_subsystem/video_timing_data_m0/color_bar_m0/vs_reg_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.253          0.253               
clock uncertainty                       0.000          0.253               
clock pessimism                         0.000          0.253               
--------------------------------------------------------------------  ---------------
Required                                               0.253               
--------------------------------------------------------------------  ---------------
Slack                                                  5.450               


----------------------------------------------------------------------------------------------------
Path Group     :     u_clk_gen/u_pll_0/pll_inst.clkc[1] -> u_rx_pll/pll_inst.clkc[1]
Type           :     Cross Domain
From Clock     :     u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     u_rx_pll/pll_inst.clkc[1]

Statistics:
Max            : SWNS      2.676ns, STNS      0.000ns,         0 Viol Endpoints,        53 Total Endpoints,       417 Paths Analyzed
Min            : HWNS      0.732ns, HTNS      0.000ns,         0 Viol Endpoints,        53 Total Endpoints,       417 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.676ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[6].d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.208ns (cell 1.488ns (28%), net 3.720ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6]_syn_5.a
LUT4                                    0.408    f     4.528       3  pin: u7_rx_fifo/wr_rd_addr_reg[6]_syn_5.o
net (fo=1)                              0.562          5.090          net: u7_rx_fifo/wr_rd_addr_reg[6]_syn_4,  ../../import/rx_client_fifo.v(782)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6].d
SEQ (reg)                               0.118    f     5.208          net: u7_rx_fifo/wr_rd_addr[6],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                5.208               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.676               

Slack               : 2.676ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[7].d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.208ns (cell 1.488ns (28%), net 3.720ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_7.a
LUT4                                    0.408    f     4.528       3  pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_7.o
net (fo=1)                              0.562          5.090          net: u7_rx_fifo/wr_rd_addr_reg[7]_syn_4,  ../../import/rx_client_fifo.v(782)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7].d
SEQ (reg)                               0.118    f     5.208          net: u7_rx_fifo/wr_rd_addr[7],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                5.208               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.676               

Slack               : 2.676ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[8].d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.208ns (cell 1.488ns (28%), net 3.720ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[8]_syn_5.a
LUT4                                    0.408    f     4.528       3  pin: u7_rx_fifo/wr_rd_addr_reg[8]_syn_5.o
net (fo=1)                              0.562          5.090          net: u7_rx_fifo/wr_rd_addr_reg[8]_syn_4,  ../../import/rx_client_fifo.v(782)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[8].d
SEQ (reg)                               0.118    f     5.208          net: u7_rx_fifo/wr_rd_addr[8],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                5.208               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[8].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.676               

Slack               : 2.676ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[9].d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.208ns (cell 1.488ns (28%), net 3.720ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_5.a
LUT4                                    0.408    f     4.528       3  pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_5.o
net (fo=1)                              0.562          5.090          net: u7_rx_fifo/wr_rd_addr_reg[9]_syn_4,  ../../import/rx_client_fifo.v(782)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9].d
SEQ (reg)                               0.118    f     5.208          net: u7_rx_fifo/wr_rd_addr[9],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                5.208               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.676               

Slack               : 2.676ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[10].d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.208ns (cell 1.488ns (28%), net 3.720ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[10]_syn_5.a
LUT4                                    0.408    f     4.528       3  pin: u7_rx_fifo/wr_rd_addr_reg[10]_syn_5.o
net (fo=1)                              0.562          5.090          net: u7_rx_fifo/wr_rd_addr_reg[10]_syn_4,  ../../import/rx_client_fifo.v(782)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[10].d
SEQ (reg)                               0.118    f     5.208          net: u7_rx_fifo/wr_rd_addr[10],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                5.208               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[10].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.676               

Slack               : 2.676ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[11].d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.208ns (cell 1.488ns (28%), net 3.720ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=3 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[11]_syn_5.a
LUT4                                    0.408    f     4.528       3  pin: u7_rx_fifo/wr_rd_addr_reg[11]_syn_5.o
net (fo=1)                              0.562          5.090          net: u7_rx_fifo/wr_rd_addr_reg[11]_syn_4,  ../../import/rx_client_fifo.v(782)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[11].d
SEQ (reg)                               0.118    f     5.208          net: u7_rx_fifo/wr_rd_addr[11],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                5.208               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[11].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.676               

Slack               : 3.607ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/update_addr_tog_sync_reg_reg.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.206ns (cell 1.048ns (24%), net 3.158ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/update_addr_tog_sync_reg_reg.sr
SEQ (reg)                               0.086    r     4.206               
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/update_addr_tog_sync_reg_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.607               

Slack               : 3.607ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_eof_bram_reg[0].sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.206ns (cell 1.048ns (24%), net 3.158ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_eof_bram_reg[0].sr
SEQ (reg)                               0.086    r     4.206               
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_eof_bram_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.607               

Slack               : 3.607ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_fifo_full_reg.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.206ns (cell 1.048ns (24%), net 3.158ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_fifo_full_reg.sr
SEQ (reg)                               0.086    r     4.206               
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_fifo_full_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.607               

Slack               : 3.607ns
Begin Point         : soft_reset_cnt_reg[0].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_addr_diff_reg[2].sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_rx_pll/pll_inst.clkc[1] rising@8.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 4.206ns (cell 1.048ns (24%), net 3.158ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: soft_reset_cnt[0],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.a
LUT4                                    0.408    f     1.205       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.856          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.408    f     2.264       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          4.120          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_addr_diff_reg[2].sr
SEQ (reg)                               0.086    r     4.206               
--------------------------------------------------------------------  ---------------
Arrival                                                4.206               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_addr_diff_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  3.607               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.732ns
Begin Point         : u7_rx_fifo/update_addr_tog_reg1.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/update_addr_tog_reg_reg[0].d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/update_addr_tog_reg1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/update_addr_tog_reg1.q
net (fo=2)                              0.600          0.709          net: u7_rx_fifo/update_addr_tog,  ../../import/rx_client_fifo.v(116)
                                                                      pin: u7_rx_fifo/update_addr_tog_reg_reg[0].d
SEQ (reg)                               0.084    r     0.793          net: u7_rx_fifo/update_addr_tog_reg[0],  ../../import/rx_client_fifo.v(774)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/update_addr_tog_reg_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 1.673ns
Begin Point         : u7_rx_fifo/rd_addr_reg[11].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[11].d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.734ns (cell 0.475ns (27%), net 1.259ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[11].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/rd_addr_reg[11].q
net (fo=4)                              0.697          0.806          net: u7_rx_fifo/rd_addr[11],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[11]_syn_5.c
LUT4                                    0.282    r     1.088       1  pin: u7_rx_fifo/wr_rd_addr_reg[11]_syn_5.o
net (fo=1)                              0.562          1.650          net: u7_rx_fifo/wr_rd_addr_reg[11]_syn_4,  ../../import/rx_client_fifo.v(782)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[11].d
SEQ (reg)                               0.084    r     1.734          net: u7_rx_fifo/wr_rd_addr[11],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                1.734               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[11].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.673               

Slack               : 1.776ns
Begin Point         : u7_rx_fifo/rd_addr_reg[6].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[6].d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.837ns (cell 0.475ns (25%), net 1.362ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/rd_addr_reg[6].q
net (fo=7)                              0.800          0.909          net: u7_rx_fifo/rd_addr[6],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6]_syn_5.c
LUT4                                    0.282    r     1.191       1  pin: u7_rx_fifo/wr_rd_addr_reg[6]_syn_5.o
net (fo=1)                              0.562          1.753          net: u7_rx_fifo/wr_rd_addr_reg[6]_syn_4,  ../../import/rx_client_fifo.v(782)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6].d
SEQ (reg)                               0.084    r     1.837          net: u7_rx_fifo/wr_rd_addr[6],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                1.837               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.776               

Slack               : 1.776ns
Begin Point         : u7_rx_fifo/rd_addr_reg[7].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[7].d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.837ns (cell 0.475ns (25%), net 1.362ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/rd_addr_reg[7].q
net (fo=7)                              0.800          0.909          net: u7_rx_fifo/rd_addr[7],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_7.c
LUT4                                    0.282    r     1.191       1  pin: u7_rx_fifo/wr_rd_addr_reg[7]_syn_7.o
net (fo=1)                              0.562          1.753          net: u7_rx_fifo/wr_rd_addr_reg[7]_syn_4,  ../../import/rx_client_fifo.v(782)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7].d
SEQ (reg)                               0.084    r     1.837          net: u7_rx_fifo/wr_rd_addr[7],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                1.837               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.776               

Slack               : 1.776ns
Begin Point         : u7_rx_fifo/rd_addr_reg[8].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[8].d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.837ns (cell 0.475ns (25%), net 1.362ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/rd_addr_reg[8].q
net (fo=7)                              0.800          0.909          net: u7_rx_fifo/rd_addr[8],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[8]_syn_5.c
LUT4                                    0.282    r     1.191       1  pin: u7_rx_fifo/wr_rd_addr_reg[8]_syn_5.o
net (fo=1)                              0.562          1.753          net: u7_rx_fifo/wr_rd_addr_reg[8]_syn_4,  ../../import/rx_client_fifo.v(782)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[8].d
SEQ (reg)                               0.084    r     1.837          net: u7_rx_fifo/wr_rd_addr[8],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                1.837               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.776               

Slack               : 1.776ns
Begin Point         : u7_rx_fifo/rd_addr_reg[9].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[9].d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.837ns (cell 0.475ns (25%), net 1.362ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/rd_addr_reg[9].q
net (fo=7)                              0.800          0.909          net: u7_rx_fifo/rd_addr[9],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_5.c
LUT4                                    0.282    r     1.191       1  pin: u7_rx_fifo/wr_rd_addr_reg[9]_syn_5.o
net (fo=1)                              0.562          1.753          net: u7_rx_fifo/wr_rd_addr_reg[9]_syn_4,  ../../import/rx_client_fifo.v(782)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9].d
SEQ (reg)                               0.084    r     1.837          net: u7_rx_fifo/wr_rd_addr[9],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                1.837               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[9].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.776               

Slack               : 1.801ns
Begin Point         : u7_rx_fifo/rd_addr_reg[10].clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_rd_addr_reg[10].d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.862ns (cell 0.475ns (25%), net 1.387ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/rd_addr_reg[10].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/rd_addr_reg[10].q
net (fo=8)                              0.825          0.934          net: u7_rx_fifo/rd_addr[10],  ../../import/rx_client_fifo.v(89)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[10]_syn_5.c
LUT4                                    0.282    r     1.216       1  pin: u7_rx_fifo/wr_rd_addr_reg[10]_syn_5.o
net (fo=1)                              0.562          1.778          net: u7_rx_fifo/wr_rd_addr_reg[10]_syn_4,  ../../import/rx_client_fifo.v(782)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[10].d
SEQ (reg)                               0.084    r     1.862          net: u7_rx_fifo/wr_rd_addr[10],  ../../import/rx_client_fifo.v(120)
--------------------------------------------------------------------  ---------------
Arrival                                                1.862               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_rd_addr_reg[10].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.801               

Slack               : 3.803ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u4_trimac_block/reset_reg1_reg[0].d (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.864ns (cell 0.757ns (19%), net 3.107ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0].d
SEQ (reg)                               0.084    r     3.864          net: u4_trimac_block/reset_reg1[0],  ../../import/temac_block.v(151)
--------------------------------------------------------------------  ---------------
Arrival                                                3.864               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u4_trimac_block/reset_reg1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  3.803               

Slack               : 3.824ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/update_addr_tog_sync_reg_reg.sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.832ns (cell 0.725ns (18%), net 3.107ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/update_addr_tog_sync_reg_reg.sr
SEQ (reg)                               0.052    f     3.832               
--------------------------------------------------------------------  ---------------
Arrival                                                3.832               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/update_addr_tog_sync_reg_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  3.824               

Slack               : 3.824ns
Begin Point         : soft_reset_cnt_reg[4]_syn_4.clk (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_eof_bram_reg[0].sr (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 3.832ns (cell 0.725ns (18%), net 3.107ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 2834
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: soft_reset_cnt_reg[4]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: soft_reset_cnt_reg[4]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: soft_reset_cnt[3],  ../../top_dual_udp.v(141)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.d
LUT4                                    0.282    r     0.991       1  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_61.o
net (fo=3)                              0.651          1.642          net: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_62,  NOFILE(0)
                                                                      pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.a
LUT4                                    0.282    r     1.924       2  pin: u_video_subsystem/u_udp_writer/pixel_fifo_n_syn_67.o
net (fo=2834)                           1.856          3.780          net: u7_rx_fifo/wr_sreset,  ../../import/rx_client_fifo.v(30)
                                                                      pin: u7_rx_fifo/wr_eof_bram_reg[0].sr
SEQ (reg)                               0.052    f     3.832               
--------------------------------------------------------------------  ---------------
Arrival                                                3.832               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_eof_bram_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.008          0.008               
clock uncertainty                       0.000          0.008               
clock pessimism                         0.000          0.008               
--------------------------------------------------------------------  ---------------
Required                                               0.008               
--------------------------------------------------------------------  ---------------
Slack                                                  3.824               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> sd_card_clk
Type           :     Cross Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     sd_card_clk

Statistics:
Max            : SWNS     -1.199ns, STNS     -3.559ns,         3 Viol Endpoints,        14 Total Endpoints,        11 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        11 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.199ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/write_req_reg.d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 3.083ns (cell 1.096ns (35%), net 1.987ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          8.971          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_7.a
LUT4                                    0.408    f     9.379       1  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_7.o
net (fo=2)                              0.600          9.979          net: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_8,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(165)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_9.a
LUT5                                    0.424    f    10.403       2  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_9.o
net (fo=1)                              0.562         10.965          net: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(165)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg.d
SEQ (reg)                               0.118    f    11.083          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(14)
--------------------------------------------------------------------  ---------------
Arrival                                               11.083               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.199               

Slack               : -1.199ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/state_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 3.083ns (cell 1.096ns (35%), net 1.987ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          8.971          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_7.a
LUT4                                    0.408    f     9.379       1  pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_7.o
net (fo=2)                              0.600          9.979          net: sd_card_bmp_m0/bmp_read_m0/write_req_reg_syn_8,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(165)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux23_syn_43.b
LUT5                                    0.424    f    10.403       2  pin: sd_card_bmp_m0/bmp_read_m0/mux23_syn_43.o
net (fo=1)                              0.562         10.965          net: sd_card_bmp_m0/bmp_read_m0/mux23_syn_1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(173)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[3].d
SEQ (reg)                               0.118    f    11.083          net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                               11.083               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.199               

Slack               : -1.161ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : sd_card_bmp_m0/bmp_read_m0/state_reg[2].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 3.045ns (cell 1.096ns (35%), net 1.949ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT5=1  LUT3=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          8.971          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux23_syn_44.a
LUT3                                    0.408    f     9.379       1  pin: sd_card_bmp_m0/bmp_read_m0/mux23_syn_44.o
net (fo=1)                              0.562          9.941          net: sd_card_bmp_m0/bmp_read_m0/sel3_syn_88,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(178)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/mux23_syn_45.a
LUT5                                    0.424    f    10.365       2  pin: sd_card_bmp_m0/bmp_read_m0/mux23_syn_45.o
net (fo=1)                              0.562         10.927          net: sd_card_bmp_m0/bmp_read_m0/mux23_syn_1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(173)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[2].d
SEQ (reg)                               0.118    f    11.045          net: sd_card_bmp_m0/bmp_read_m0/state_reg_syn_1[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(165)
--------------------------------------------------------------------  ---------------
Arrival                                               11.045               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/state_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.161               

Slack               : 0.643ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst0_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 1.057ns (cell 0.232ns (21%), net 0.825ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          8.971          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst0_reg.sr
SEQ (reg)                               0.086    r     9.057               
--------------------------------------------------------------------  ---------------
Arrival                                                9.057               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst0_reg.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          9.700               
clock uncertainty                       0.000          9.700               
clock pessimism                         0.000          9.700               
--------------------------------------------------------------------  ---------------
Required                                               9.700               
--------------------------------------------------------------------  ---------------
Slack                                                  0.643               

Slack               : 0.643ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst1_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 1.057ns (cell 0.232ns (21%), net 0.825ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          8.971          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg.sr
SEQ (reg)                               0.086    r     9.057               
--------------------------------------------------------------------  ---------------
Arrival                                                9.057               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst1_reg.clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300          9.700               
clock uncertainty                       0.000          9.700               
clock pessimism                         0.000          9.700               
--------------------------------------------------------------------  ---------------
Required                                               9.700               
--------------------------------------------------------------------  ---------------
Slack                                                  0.643               

Slack               : 1.058ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          8.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          8.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          8.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f     8.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          8.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          8.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          8.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.118    f     8.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          8.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          8.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          8.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.118    f     8.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          8.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          8.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          8.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.118    f     8.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { sd_card_clk rising@10.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             8.000    r     8.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          8.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          8.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     8.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          8.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.118    f     8.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                8.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
capture edge                           10.000    r    10.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          9.884               
clock uncertainty                       0.000          9.884               
clock pessimism                         0.000          9.884               
--------------------------------------------------------------------  ---------------
Required                                               9.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[8]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.714ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_w_rst0_reg.sr (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - sd_card_clk rising@0.000ns }
Data Path Delay     : 1.014ns (cell 0.189ns (18%), net 0.825ns (82%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=8)                              0.825          0.953          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst0_reg.sr
SEQ (reg)                               0.061    f     1.014               
--------------------------------------------------------------------  ---------------
Arrival                                                1.014               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/asy_w_rst0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.714               


----------------------------------------------------------------------------------------------------
Path Group     :     sd_card_clk -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Cross Domain
From Clock     :     sd_card_clk
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]

Statistics:
Max            : SWNS      0.050ns, STNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,         9 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        10 Total Endpoints,         9 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.050ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/write_req_reg.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 1.834ns (cell 0.672ns (36%), net 1.162ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg.clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg.q
net (fo=2)                              0.600         30.746          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(14)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_syn_1.a
LUT3                                    0.408    f    31.154       1  pin: frame_read_write_m0/frame_fifo_write_m0/write_req_syn_1.o
net (fo=1)                              0.562         31.716          net: frame_read_write_m0/frame_fifo_write_m0/write_req,  ../../src/frame_fifo_write.v(28)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.d
SEQ (reg)                               0.118    f    31.834          net: frame_read_write_m0/frame_fifo_write_m0/write_req_d0,  ../../src/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                               31.834               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.050               

Slack               : 1.058ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562         30.708          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f    30.826          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562         30.708          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.118    f    30.826          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562         30.708          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.118    f    30.826          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562         30.708          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.118    f    30.826          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562         30.708          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.118    f    30.826          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562         30.708          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.118    f    30.826          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562         30.708          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.118    f    30.826          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562         30.708          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.118    f    30.826          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[7].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               

Slack               : 1.058ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@32.000ns - sd_card_clk rising@30.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].clk
launch edge                            30.000    r    30.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000         30.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f    30.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562         30.708          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.118    f    30.826          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[8]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                               30.826               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8].clk
capture edge                           32.000    r    32.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         31.884               
clock uncertainty                       0.000         31.884               
clock pessimism                         0.000         31.884               
--------------------------------------------------------------------  ---------------
Required                                              31.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.058               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[1]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[2]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[3]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[4]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[5]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[6]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[7]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: frame_read_write_m0/write_clk_syn_2.c
LUT3                                    0.000          0.000          pin: frame_read_write_m0/write_clk_syn_2.o
net (fo=46)                             0.000          0.000          net: frame_read_write_m0/write_clk,  ../../src/frame_read_write.v(58)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.109          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8],  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.109          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[8]_syn_3,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 1.576ns
Begin Point         : sd_card_bmp_m0/bmp_read_m0/write_req_reg.clk (rising edge triggered by clock sd_card_clk  { rise@0.000000ns  fall@5.000000ns  period=10.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.d (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sd_card_clk rising@0.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.637ns (cell 0.475ns (29%), net 1.162ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(38)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=395)                            0.000          0.000          net: sd_card_bmp_m0/bmp_read_m0/clk,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(3)
                                                                      pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: sd_card_bmp_m0/bmp_read_m0/write_req_reg.q
net (fo=2)                              0.600          0.709          net: sd_card_bmp_m0/bmp_read_m0/write_req,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v(14)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_syn_1.a
LUT3                                    0.282    r     0.991       1  pin: frame_read_write_m0/frame_fifo_write_m0/write_req_syn_1.o
net (fo=1)                              0.562          1.553          net: frame_read_write_m0/frame_fifo_write_m0/write_req,  ../../src/frame_fifo_write.v(28)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.d
SEQ (reg)                               0.084    r     1.637          net: frame_read_write_m0/frame_fifo_write_m0/write_req_d0,  ../../src/frame_fifo_write.v(51)
--------------------------------------------------------------------  ---------------
Arrival                                                1.637               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/write_req_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.576               


----------------------------------------------------------------------------------------------------
Path Group     :     u_rx_pll/pll_inst.clkc[1] -> u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Cross Domain
From Clock     :     u_rx_pll/pll_inst.clkc[1]
To Clock       :     u_clk_gen/u_pll_0/pll_inst.clkc[1]

Statistics:
Max            : SWNS      7.020ns, STNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.732ns, HTNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.020ns
Begin Point         : u7_rx_fifo/wr_store_frame_tog_reg1.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_store_frame_tog_reg_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - u_rx_pll/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_store_frame_tog_reg1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u7_rx_fifo/wr_store_frame_tog_reg1.q
net (fo=2)                              0.600          0.746          net: u7_rx_fifo/wr_store_frame_tog,  ../../import/rx_client_fifo.v(106)
                                                                      pin: u7_rx_fifo/wr_store_frame_tog_reg_reg[0].d
SEQ (reg)                               0.118    f     0.864          net: u7_rx_fifo/wr_store_frame_tog_reg[0],  ../../import/rx_client_fifo.v(401)
--------------------------------------------------------------------  ---------------
Arrival                                                0.864               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/wr_store_frame_tog_reg_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.020               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.732ns
Begin Point         : u7_rx_fifo/wr_store_frame_tog_reg1.clk (rising edge triggered by clock u_rx_pll/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u7_rx_fifo/wr_store_frame_tog_reg_reg[0].d (rising edge triggered by clock u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { u_rx_pll/pll_inst.clkc[1] rising@0.000ns - u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_rx_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u4_trimac_block/u1_rgmii_interface/rgmii_rxc,  ../../import/rgmii_interface.v(29)
                                                                      pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=370)                            0.000          0.000          net: u4_trimac_block/rx_clk,  ../../import/temac_block.v(14)
                                                                      pin: u7_rx_fifo/wr_store_frame_tog_reg1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u7_rx_fifo/wr_store_frame_tog_reg1.q
net (fo=2)                              0.600          0.709          net: u7_rx_fifo/wr_store_frame_tog,  ../../import/rx_client_fifo.v(106)
                                                                      pin: u7_rx_fifo/wr_store_frame_tog_reg_reg[0].d
SEQ (reg)                               0.084    r     0.793          net: u7_rx_fifo/wr_store_frame_tog_reg[0],  ../../import/rx_client_fifo.v(401)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=4752)                           0.000          0.000          net: u_udp_clk_gen/clk_125_in,  ../../import/temac_clk_gen.v(34)
                                                                      pin: u7_rx_fifo/wr_store_frame_tog_reg_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               


IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for u_sdram_ip/sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[0] -> u_video_mem_pll/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[0]
To Clock       :     u_video_mem_pll/pll_inst.clkc[1]
Min Period     :     37.164ns
Fmax           :     26.908MHz

Statistics:
Max            : SWNS     -7.291ns, STNS   -284.720ns,        48 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      9.364ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -7.291ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_1.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram_ip/sdram_syn_1.bpad
net (fo=0)                              0.000          4.291          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[6] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_2.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram_ip/sdram_syn_2.bpad
net (fo=0)                              0.000          4.291          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[7] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_3.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram_ip/sdram_syn_3.bpad
net (fo=0)                              0.000          4.291          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_7.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram_ip/sdram_syn_7.bpad
net (fo=0)                              0.000          4.291          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[23] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_18.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram_ip/sdram_syn_18.bpad
net (fo=0)                              0.000          4.291          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[23]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[22] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_19.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram_ip/sdram_syn_19.bpad
net (fo=0)                              0.000          4.291          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[22]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[21] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_20.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram_ip/sdram_syn_20.bpad
net (fo=0)                              0.000          4.291          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[21]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[20] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_21.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram_ip/sdram_syn_21.bpad
net (fo=0)                              0.000          4.291          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[20]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[19] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_22.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram_ip/sdram_syn_22.bpad
net (fo=0)                              0.000          4.291          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[19]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               

Slack               : -7.291ns
Begin Point         : u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[18] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_sdram_ip/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: u_sdram_ip/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: u_sdram_ip/sdram_syn_23.ts
PAD                                     3.047    f     4.291       1  pin: u_sdram_ip/sdram_syn_23.bpad
net (fo=0)                              0.000          4.291          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[18]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -3.000               
clock uncertainty                       0.000         -3.000               
clock pessimism                         0.000         -3.000               
--------------------------------------------------------------------  ---------------
Required                                              -3.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -7.291               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_1.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_1.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram_ip/sdram_syn_1.bpad
net (fo=0)                              0.000          2.364          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_2.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[6] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_2.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram_ip/sdram_syn_2.bpad
net (fo=0)                              0.000          2.364          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_3.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[7] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_3.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram_ip/sdram_syn_3.bpad
net (fo=0)                              0.000          2.364          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_6.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.we_n (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_6.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram_ip/sdram_syn_6.opad
net (fo=1)                              0.000          2.364          net: we_n,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_7.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.dq[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_7.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram_ip/sdram_syn_7.bpad
net (fo=0)                              0.000          2.364          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_8.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.cas_n (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_8.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram_ip/sdram_syn_8.opad
net (fo=1)                              0.000          2.364          net: cas_n,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_9.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.ras_n (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_9.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram_ip/sdram_syn_9.opad
net (fo=1)                              0.000          2.364          net: ras_n,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_11.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.addr[9] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_11.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram_ip/sdram_syn_11.opad
net (fo=1)                              0.000          2.364          net: addr[9],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_12.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.addr[8] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_12.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram_ip/sdram_syn_12.opad
net (fo=1)                              0.000          2.364          net: addr[8],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               

Slack               : 9.364ns
Begin Point         : u_sdram_ip/sdram_syn_13.osclk (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram.addr[7] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@-6.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_13.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: u_sdram_ip/sdram_syn_13.opad
net (fo=1)                              0.000          2.364          net: addr[7],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -7.000               
clock uncertainty                       0.000         -7.000               
clock pessimism                         0.000         -7.000               
--------------------------------------------------------------------  ---------------
Required                                              -7.000               
--------------------------------------------------------------------  ---------------
Slack                                                  9.364               


----------------------------------------------------------------------------------------------------
Path Group     :     u_video_mem_pll/pll_inst.clkc[1] -> u_video_mem_pll/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     u_video_mem_pll/pll_inst.clkc[1]
To Clock       :     u_video_mem_pll/pll_inst.clkc[0]
Min Period     :     8.390ns
Fmax           :     119.190MHz

Statistics:
Max            : SWNS     -0.293ns, STNS     -9.376ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      3.817ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_1.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram_ip/sdram.dq[0]
net (fo=0)                              0.000          7.000          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_1.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[0]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_1.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[6] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_2.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram_ip/sdram.dq[6]
net (fo=0)                              0.000          7.000          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_2.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[6]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_2.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[7] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_3.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram_ip/sdram.dq[7]
net (fo=0)                              0.000          7.000          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_3.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[7]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_3.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_7.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram_ip/sdram.dq[1]
net (fo=0)                              0.000          7.000          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_7.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[1]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_7.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[23] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_18.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram_ip/sdram.dq[23]
net (fo=0)                              0.000          7.000          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_18.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[23]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_18.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[22] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_19.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram_ip/sdram.dq[22]
net (fo=0)                              0.000          7.000          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_19.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[22]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_19.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[21] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_20.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram_ip/sdram.dq[21]
net (fo=0)                              0.000          7.000          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_20.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[21]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_20.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[20] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_21.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram_ip/sdram.dq[20]
net (fo=0)                              0.000          7.000          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_21.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[20]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_21.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[19] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_22.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram_ip/sdram.dq[19]
net (fo=0)                              0.000          7.000          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_22.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[19]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_22.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               

Slack               : -0.293ns
Begin Point         : u_sdram_ip/sdram.dq[18] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_23.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 6.000ns { u_video_mem_pll/pll_inst.clkc[0] rising@8.000ns - u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          7.000          pin: u_sdram_ip/sdram.dq[18]
net (fo=0)                              0.000          7.000          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_23.bpad
PAD (reg)                               1.453    f     8.453          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[18]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.453               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_23.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.293               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[0] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_1.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram_ip/sdram.dq[0]
net (fo=0)                              0.000          3.000          net: dq[0],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_1.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[0]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_1.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[6] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_2.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram_ip/sdram.dq[6]
net (fo=0)                              0.000          3.000          net: dq[6],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_2.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[6]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_2.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[7] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_3.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram_ip/sdram.dq[7]
net (fo=0)                              0.000          3.000          net: dq[7],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_3.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[7]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_3.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[1] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_7.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram_ip/sdram.dq[1]
net (fo=0)                              0.000          3.000          net: dq[1],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_7.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[1]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_7.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[23] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_18.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram_ip/sdram.dq[23]
net (fo=0)                              0.000          3.000          net: dq[23],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_18.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[23]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_18.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[22] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_19.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram_ip/sdram.dq[22]
net (fo=0)                              0.000          3.000          net: dq[22],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_19.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[22]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_19.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[21] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_20.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram_ip/sdram.dq[21]
net (fo=0)                              0.000          3.000          net: dq[21],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_20.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[21]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_20.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[20] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_21.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram_ip/sdram.dq[20]
net (fo=0)                              0.000          3.000          net: dq[20],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_21.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[20]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_21.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[19] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_22.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram_ip/sdram.dq[19]
net (fo=0)                              0.000          3.000          net: dq[19],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_22.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[19]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_22.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               

Slack               : 3.817ns
Begin Point         : u_sdram_ip/sdram.dq[18] (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[1]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
End Point           : u_sdram_ip/sdram_syn_23.bpad (rising edge triggered by clock u_video_mem_pll/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 2.000ns { u_video_mem_pll/pll_inst.clkc[1] rising@2.000ns - u_video_mem_pll/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: u_sdram_ip/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: u_sdram_ip/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: u_sdram_ip/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: u_sdram_ip/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk,  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram.clk
launch edge                             2.000    r     2.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          3.000          pin: u_sdram_ip/sdram.dq[18]
net (fo=0)                              0.000          3.000          net: dq[18],  NOFILE(0)
                                                                      pin: u_sdram_ip/sdram_syn_23.bpad
PAD (reg)                               0.978    r     3.978          net: u_sdram_ip/u2_ram/u2_wrrd/Sdr_rd_dout[18]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                3.978               

source latency                          0.000          0.000               
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.refclk
PLL                                     0.000          0.000          pin: u_video_mem_pll/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: u_video_mem_pll/clk0_buf,  ../../import/video_pll.v(43)
                                                                      pin: u_video_mem_pll/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: u_video_mem_pll/bufg_feedback.clko
net (fo=958)                            0.000          0.000          net: frame_read_write_m0/read_buf/clkw,  ../../../../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(25)
                                                                      pin: u_sdram_ip/sdram_syn_23.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  3.817               




