/**
 * Copyright (c) 2017 - 2017, Nordic Semiconductor ASA
 * 
 * All rights reserved.
 * 
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 * 
 * 1. Redistributions of source code must retain the above copyright notice, this
 *    list of conditions and the following disclaimer.
 * 
 * 2. Redistributions in binary form, except as embedded into a Nordic
 *    Semiconductor ASA integrated circuit in a product or a software update for
 *    such product, must reproduce the above copyright notice, this list of
 *    conditions and the following disclaimer in the documentation and/or other
 *    materials provided with the distribution.
 * 
 * 3. Neither the name of Nordic Semiconductor ASA nor the names of its
 *    contributors may be used to endorse or promote products derived from this
 *    software without specific prior written permission.
 * 
 * 4. This software, with or without modification, must only be used with a
 *    Nordic Semiconductor ASA integrated circuit.
 * 
 * 5. Any software provided in binary form under this license must not be reverse
 *    engineered, decompiled, modified and/or disassembled.
 * 
 * THIS SOFTWARE IS PROVIDED BY NORDIC SEMICONDUCTOR ASA "AS IS" AND ANY EXPRESS
 * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE
 * GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 * 
 */

 /**@file
 *
 * @defgroup ble_sdk_srv_ots_obj Object Transfer Service, Object characteristics
 * @{
 * @ingroup  ble_ots
 * @brief    Object Transfer Service module
 *
 * @details  This module is responsible for the object properties characteristics.
 */

#ifndef BLE_OTS_OBJECT_H__
#define BLE_OTS_OBJECT_H__

#include <stdint.h>
#include "ble_ots.h"

/**@brief Function for initializing the Object Transfer Object representation characteristics.
 *
 * @param[out]  p_ots_object_chars Object Transfer Service object characteristics representation structure. *                                        This structure will have to be supplied by the application. It *                                        will be initialized by this function, and will later be used to *                                        identify this particular instance.
 * @param[in]   p_ots_object_chars_init   Information needed to initialize the module.
 *
 * @return      NRF_SUCCESS on successful initialization, otherwise an error code.
 */
uint32_t ble_ots_object_representation_init(ble_ots_object_chars_t      * p_ots_object_chars,
                                            ble_ots_object_chars_init_t * p_ots_object_chars_init);

/**@brief Refresh the characteristics of the current object.
 * @param[in] p_ots_object_chars Pointer the the object characteristics.
 * @return NRF_SUCCESS if everything was refreshed.
 */
uint32_t ble_ots_object_refresh_current(ble_ots_object_chars_t * p_ots_object_chars);


/**@brief Function for handling the Application's BLE Stack events.
 *
 * @details Handles all events from the BLE stack of interest to the list filter module.
 *
 * @param[in]  p_ots_object_chars   Pointer the the object characteristics.
 * @param[in]  p_ble_evt            Event received from the BLE stack.
 */
void ble_ots_object_on_ble_evt(ble_ots_object_chars_t * p_ots_object_chars,
                               ble_evt_t const * p_ble_evt);

#endif // BLE_OTS_OBJECT_H__<?xml version="1.0" encoding="iso-8859-1"?>


<project>
  <fileVersion>2</fileVersion>  <configuration>
    <name>nrf52832_xxaa</name>
    <toolchain>
      <name>ARM</name>
    </toolchain>
    <debug>0</debug>
    <settings>
      <name>General</name>
      <archiveVersion>3</archiveVersion>
      <data>
        <version>22</version>
        <wantNonLocal>1</wantNonLocal>
        <debug>0</debug>
        <option>
          <name>ExePath</name>
          <state>_build</state>
        </option>
        <option>
          <name>ObjPath</name>
          <state>_build</state>
        </option>
        <option>
          <name>ListPath</name>
          <state>_build</state>
        </option>
        <option>
          <name>Variant</name>
          <version>20</version>
          <state>34</state>
        </option>
        <option>
          <name>GEndianMode</name>
          <state>0</state>
        </option>
        <option>
          <name>Input variant</name>
          <version>3</version>
          <state>1</state>
        </option>
        <option>
          <name>Input description</name>
          <state>Full formatting.</state>
        </option>
        <option>
          <name>Output variant</name>
          <version>2</version>
          <state>1</state>
        </option>
        <option>
          <name>Output description</name>
          <state>Full formatting.</state>
        </option>
        <option>
          <name>GOutputBinary</name>
          <state>0</state>
        </option>
        <option>
          <name>FPU</name>
          <version>2</version>
          <state>5</state>
        </option>
        <option>
          <name>OGCoreOrChip</name>
          <state>1</state>
        </option>
        <option>
          <name>GRuntimeLibSelect</name>
          <version>0</version>
          <state>2</state>
        </option>
        <option>
          <name>GRuntimeLibSelectSlave</name>
          <version>0</version>
          <state>2</state>
        </option>
        <option>
          <name>RTDescription</name>
          <state>Use the full configuration of the C/C++ runtime library. Full locale interface, C locale, file descriptor support, multibytes in printf and scanf, and hex floats in strtod.</state>
        </option>
        <option>
          <name>OGProductVersion</name>
          <state>6.10.3.52260</state>
        </option>
        <option>
          <name>OGLastSavedByProductVersion</name>
          <state>7.20.2.7418</state>
        </option>
        <option>
          <name>GeneralEnableMisra</name>
          <state>0</state>
        </option>
        <option>
          <name>GeneralMisraVerbose</name>
          <state>0</state>
        </option>
        <option>
          <name>OGChipSelectEditMenu</name>
          <state>nrf52832_xxaa	nRF52832_xxAA</state>
        </option>
        <option>
          <name>GenLowLevelInterface</name>
          <state>0</state>
        </option>
        <option>
          <name>GEndianModeBE</name>
          <state>1</state>
        </option>
        <option>
          <name>OGBufferedTerminalOutput</name>
          <state>0</state>
        </option>
        <option>
          <name>GenStdoutInterface</name>
          <state>0</state>
        </option>
        <option>
          <name>GeneralMisraRules98</name>
          <version>0</version>
          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
        </option>
        <option>
          <name>GeneralMisraVer</name>
          <state>0</state>
        </option>
        <option>
          <name>GeneralMisraRules04</name>
          <version>0</version>
          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
        </option>
        <option>
          <name>RTConfigPath2</name>
          <state>$TOOLKIT_DIR$\INC\c\DLib_Config_Full.h</state>
        </option>
        <option>
          <name>GFPUCoreSlave</name>
          <version>20</version>
          <state>39</state>
        </option>
        <option>
          <name>GBECoreSlave</name>
          <version>20</version>
          <state>39</state>
        </option>
        <option>
          <name>OGUseCmsis</name>
          <state>0</state>
        </option>
        <option>
          <name>OGUseCmsisDspLib</name>
          <state>0</state>
        </option>
        <option>
          <name>GRuntimeLibThreads</name>
          <state>0</state>
        </option>
      </data>
    </settings>
    <settings>
      <name>ICCARM</name>
      <archiveVersion>2</archiveVersion>
      <data>
        <version>31</version>
        <wantNonLocal>1</wantNonLocal>
        <debug>0</debug>
        <option>
          <name>CCGuardCalls</name>
          <state>1</state>
        </option>
        <option>
          <name>CCOptimizationNoSizeConstraints</name>
          <state>0</state>
        </option>
        <option>
          <name>CCDefines</name>
          <state>BOARD_PCA10040</state>
          <state>CONFIG_GPIO_AS_PINRESET</state>
          <state>FLOAT_ABI_HARD</state>
          <state>NRF52</state>
          <state>NRF52832_XXAA</state>
          <state>NRF52_PAN_74</state>
          <state>S212</state>
          <state>SOFTDEVICE_PRESENT</state>
          <state>SWI_DISABLE0</state>
        </option>
        <option>
          <name>CCPreprocFile</name>
          <state>0</state>
        </option>
        <option>
          <name>CCPreprocComments</name>
          <state>0</state>
        </option>
        <option>
          <name>CCPreprocLine</name>
          <state>0</state>
        </option>
        <option>
          <name>CCListCFile</name>
          <state>0</state>
        </option>
        <option>
          <name>CCListCMnemonics</name>
          <state>0</state>
        </option>
        <option>
          <name>CCListCMessages</name>
          <state>0</state>
        </option>
        <option>
          <name>CCListAssFile</name>
          <state>0</state>
        </option>
        <option>
          <name>CCListAssSource</name>
          <state>0</state>
        </option>
        <option>
          <name>CCEnableRemarks</name>
          <state>0</state>
        </option>
        <option>
          <name>CCDiagSuppress</name>
          <state></state>
        </option>
        <option>
          <name>CCDiagRemark</name>
          <state></state>
        </option>
        <option>
          <name>CCDiagWarning</name>
          <state></state>
        </option>
        <option>
          <name>CCDiagError</name>
          <state></state>
        </option>
        <option>
          <name>CCObjPrefix</name>
          <state>1</state>
        </option>
        <option>
          <name>CCAllowList</name>
          <version>1</version>
          <state>11111110</state>
        </option>
        <option>
          <name>CCDebugInfo</name>
          <state>1</state>
        </option>
        <option>
          <name>IEndianMode</name>
          <state>1</state>
        </option>
        <option>
          <name>IProcessor</name>
          <state>1</state>
        </option>
        <option>
          <name>IExtraOptionsCheck</name>
          <state>0</state>
        </option>
        <option>
          <name>IExtraOptions</name>
          <state></state>
        </option>
        <option>
          <name>CCLangConformance</name>
          <state>0</state>
        </option>
        <option>
          <name>CCSignedPlainChar</name>
          <state>1</state>
        </option>
        <option>
          <name>CCRequirePrototypes</name>
          <state>0</state>
        </option>
        <option>
          <name>CCMultibyteSupport</name>
          <state>0</state>
        </option>
        <option>
          <name>CCDiagWarnAreErr</name>
          <state>1</state>
        </option>
        <option>
          <name>CCCompilerRuntimeInfo</name>
          <state>0</state>
        </option>
        <option>
          <name>IFpuProcessor</name>
          <state>1</state>
        </option>
        <option>
          <name>OutputFile</name>
          <state>$FILE_BNAME$.o</state>
        </option>
        <option>
          <name>CCLibConfigHeader</name>
          <state>1</state>
        </option>
        <option>
          <name>PreInclude</name>
          <state></state>
        </option>
        <option>
          <name>CompilerMisraOverride</name>
          <state>0</state>
        </option>
        <option>
          <name>CCIncludePath2</name>
          <state>$PROJ_DIR$\..\..\..\config</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\ant\ant_channel_config</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\ant\ant_search_config</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\ant\ant_stack_config</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\boards</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\device</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\common</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\delay</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\gpiote</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\hal</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\atomic</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\balloc</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\bsp</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\button</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_log</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_log\src</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_memobj</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_section_vars</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\hardfault</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\hardfault\nrf52</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\mutex</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\pwr_mgmt</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\scheduler</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\strerror</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\timer</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\util</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\common</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\s212\headers</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\s212\headers\nrf52</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\toolchain</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\toolchain\cmsis\include</state>
          <state>$PROJ_DIR$\..\config</state>
        </option>
        <option>
          <name>CCStdIncCheck</name>
          <state>0</state>
        </option>
        <option>
          <name>CCCodeSection</name>
          <state>.text</state>
        </option>
        <option>
          <name>IInterwork2</name>
          <state>0</state>
        </option>
        <option>
          <name>IProcessorMode2</name>
          <state>1</state>
        </option>
        <option>
          <name>CCOptLevel</name>
          <state>3</state>
        </option>
        <option>
          <name>CCOptStrategy</name>
          <version>0</version>
          <state>1</state>
        </option>
        <option>
          <name>CCOptLevelSlave</name>
          <state>3</state>
        </option>
        <option>
          <name>CompilerMisraRules98</name>
          <version>0</version>
          <state>1000111110110101101110011100111111101110011011000101110111101101100111111111111100110011111001110111001111111111111111111111111</state>
        </option>
        <option>
          <name>CompilerMisraRules04</name>
          <version>0</version>
          <state>111101110010111111111000110111111111111111111111111110010111101111010101111111111111111111111111101111111011111001111011111011111111111111111</state>
        </option>
        <option>
          <name>CCPosIndRopi</name>
          <state>0</state>
        </option>
        <option>
          <name>CCPosIndRwpi</name>
          <state>0</state>
        </option>
        <option>
          <name>CCPosIndNoDynInit</name>
          <state>0</state>
        </option>
        <option>
          <name>IccLang</name>
          <state>0</state>
        </option>
        <option>
          <name>IccCDialect</name>
          <state>1</state>
        </option>
        <option>
          <name>IccAllowVLA</name>
          <state>0</state>
        </option>
        <option>
          <name>IccCppDialect</name>
          <state>1</state>
        </option>
        <option>
          <name>IccExceptions</name>
          <state>1</state>
        </option>
        <option>
          <name>IccRTTI</name>
          <state>1</state>
        </option>
        <option>
          <name>IccStaticDestr</name>
          <state>1</state>
        </option>
        <option>
          <name>IccCppInlineSemantics</name>
          <state>0</state>
        </option>
        <option>
          <name>IccCmsis</name>
          <state>1</state>
        </option>
        <option>
          <name>IccFloatSemantics</name>
          <state>0</state>
        </option>
        <option>
          <name>CCNoLiteralPool</name>
          <state>0</state>
        </option>
        <option>
          <name>CCOptStrategySlave</name>
          <version>0</version>
          <state>1</state>
        </option>
      </data>
    </settings>
    <settings>
      <name>AARM</name>
      <archiveVersion>2</archiveVersion>
      <data>
        <version>9</version>
        <wantNonLocal>1</wantNonLocal>
        <debug>0</debug>
        <option>
          <name>AObjPrefix</name>
          <state>1</state>
        </option>
        <option>
          <name>AEndian</name>
          <state>1</state>
        </option>
        <option>
          <name>ACaseSensitivity</name>
          <state>1</state>
        </option>
        <option>
          <name>MacroChars</name>
          <version>0</version>
          <state>0</state>
        </option>
        <option>
          <name>AWarnEnable</name>
          <state>0</state>
        </option>
        <option>
          <name>AWarnWhat</name>
          <state>0</state>
        </option>
        <option>
          <name>AWarnOne</name>
          <state></state>
        </option>
        <option>
          <name>AWarnRange1</name>
          <state></state>
        </option>
        <option>
          <name>AWarnRange2</name>
          <state></state>
        </option>
        <option>
          <name>ADebug</name>
          <state></state>
        </option>
        <option>
          <name>AltRegisterNames</name>
          <state>0</state>
        </option>
        <option>
      <name>ADefines</name>
          <state>BOARD_PCA10040</state>
          <state>CONFIG_GPIO_AS_PINRESET</state>
          <state>FLOAT_ABI_HARD</state>
          <state>NRF52</state>
          <state>NRF52832_XXAA</state>
          <state>NRF52_PAN_74</state>
          <state>S212</state>
          <state>SOFTDEVICE_PRESENT</state>
          <state>SWI_DISABLE0</state>
        </option>
        <option>
          <name>AList</name>
          <state>0</state>
        </option>
        <option>
          <name>AListHeader</name>
          <state>1</state>
        </option>
        <option>
          <name>AListing</name>
          <state>1</state>
        </option>
        <option>
          <name>Includes</name>
          <state>0</state>
        </option>
        <option>
          <name>MacDefs</name>
          <state>0</state>
        </option>
        <option>
          <name>MacExps</name>
          <state>1</state>
        </option>
        <option>
          <name>MacExec</name>
          <state>0</state>
        </option>
        <option>
          <name>OnlyAssed</name>
          <state>0</state>
        </option>
        <option>
          <name>MultiLine</name>
          <state>0</state>
        </option>
        <option>
          <name>PageLengthCheck</name>
          <state>0</state>
        </option>
        <option>
          <name>PageLength</name>
          <state>80</state>
        </option>
        <option>
          <name>TabSpacing</name>
          <state>8</state>
        </option>
        <option>
          <name>AXRef</name>
          <state>0</state>
        </option>
        <option>
          <name>AXRefDefines</name>
          <state>0</state>
        </option>
        <option>
          <name>AXRefInternal</name>
          <state>0</state>
        </option>
        <option>
          <name>AXRefDual</name>
          <state>0</state>
        </option>
        <option>
          <name>AProcessor</name>
          <state>1</state>
        </option>
        <option>
          <name>AFpuProcessor</name>
          <state>1</state>
        </option>
        <option>
          <name>AOutputFile</name>
          <state>$FILE_BNAME$.o</state>
        </option>
        <option>
          <name>AMultibyteSupport</name>
          <state>0</state>
        </option>
        <option>
          <name>ALimitErrorsCheck</name>
          <state>0</state>
        </option>
        <option>
          <name>ALimitErrorsEdit</name>
          <state>100</state>
        </option>
        <option>
          <name>AIgnoreStdInclude</name>
          <state>0</state>
        </option>
        <option>
          <name>AUserIncludes</name>
          <state>$PROJ_DIR$\..\..\..\config</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\ant\ant_channel_config</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\ant\ant_search_config</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\ant\ant_stack_config</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\boards</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\device</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\common</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\delay</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\gpiote</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\hal</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\atomic</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\balloc</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\bsp</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\button</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_log</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_log\src</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_memobj</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_section_vars</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\hardfault</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\hardfault\nrf52</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\mutex</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\pwr_mgmt</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\scheduler</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\strerror</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\timer</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\util</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\common</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\s212\headers</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\s212\headers\nrf52</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\toolchain</state>
          <state>$PROJ_DIR$\..\..\..\..\..\..\..\components\toolchain\cmsis\include</state>
          <state>$PROJ_DIR$\..\config</state>
        </option>
        <option>
          <name>AExtraOptionsCheckV2</name>
          <state>0</state>
        </option>
        <option>
          <name>AExtraOptionsV2</name>
          <state></state>
        </option>
        <option>
          <name>AsmNoLiteralPool</name>
          <state>0</state>
        </option>
      </data>
    </settings>
    <settings>
      <name>OBJCOPY</name>
      <archiveVersion>0</archiveVersion>
      <data>
        <version>1</version>
        <wantNonLocal>1</wantNonLocal>
        <debug>0</debug>
        <option>
          <name>OOCOutputFormat</name>
          <version>2</version>
          <state>1</state>
        </option>
        <option>
          <name>OCOutputOverride</name>
          <state>1</state>
        </option>
        <option>
          <name>OOCOutputFile</name>
          <state>ant_multi_channels_rx_pca10040_s212.hex</state>
        </option>
        <option>
          <name>OOCCommandLineProducer</name>
          <state>1</state>
        </option>
        <option>
          <name>OOCObjCopyEnable</name>
          <state>1</state>
        </option>
      </data>
    </settings>
    <settings>
      <name>CUSTOM</name>
      <archiveVersion>3</archiveVersion>
      <data>
        <extensions></extensions>
        <cmdline></cmdline>
      </data>
    </settings>
    <settings>
      <name>BICOMP</name>
      <archiveVersion>0</archiveVersion>
      <data/>
    </settings>
    <settings>
      <name>BUILDACTION</name>
      <archiveVersion>1</archiveVersion>
      <data>
        <prebuild></prebuild>
        <postbuild></postbuild>
      </data>
    </settings>
    <settings>
      <name>ILINK</name>
      <archiveVersion>0</archiveVersion>
      <data>
        <version>16</version>
        <wantNonLocal>1</wantNonLocal>
        <debug>0</debug>
        <option>
          <name>IlinkLibIOConfig</name>
          <state>1</state>
        </option>
        <option>
          <name>XLinkMisraHandler</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkInputFileSlave</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkOutputFile</name>
          <state>ant_multi_channels_rx_pca10040_s212.out</state>
        </option>
        <option>
          <name>IlinkDebugInfoEnable</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkKeepSymbols</name>
          <state></state>
        </option>
        <option>
          <name>IlinkRawBinaryFile</name>
          <state></state>
        </option>
        <option>
          <name>IlinkRawBinarySymbol</name>
          <state></state>
        </option>
        <option>
          <name>IlinkRawBinarySegment</name>
          <state></state>
        </option>
        <option>
          <name>IlinkRawBinaryAlign</name>
          <state></state>
        </option>
        <option>
          <name>IlinkDefines</name>
          <state></state>
        </option>
        <option>
          <name>IlinkConfigDefines</name>
          <state></state>
        </option>
        <option>
          <name>IlinkMapFile</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkLogFile</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkLogInitialization</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkLogModule</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkLogSection</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkLogVeneer</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkIcfOverride</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkIcfFile</name>
      <state>$PROJ_DIR$\ant_multi_channels_rx_iar_nRF5x.icf</state>
        </option>
        <option>
          <name>IlinkIcfFileSlave</name>
          <state></state>
        </option>
        <option>
          <name>IlinkEnableRemarks</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkSuppressDiags</name>
          <state></state>
        </option>
        <option>
          <name>IlinkTreatAsRem</name>
          <state></state>
        </option>
        <option>
          <name>IlinkTreatAsWarn</name>
          <state></state>
        </option>
        <option>
          <name>IlinkTreatAsErr</name>
          <state></state>
        </option>
        <option>
          <name>IlinkWarningsAreErrors</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkUseExtraOptions</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkExtraOptions</name>
          <state></state>
        </option>
        <option>
          <name>IlinkLowLevelInterfaceSlave</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkAutoLibEnable</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkAdditionalLibs</name>
          <state></state>
        </option>
        <option>
          <name>IlinkOverrideProgramEntryLabel</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkProgramEntryLabelSelect</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkProgramEntryLabel</name>
          <state>__iar_program_start</state>
        </option>
        <option>
          <name>DoFill</name>
          <state>0</state>
        </option>
        <option>
          <name>FillerByte</name>
          <state>0xFF</state>
        </option>
        <option>
          <name>FillerStart</name>
          <state>0x0</state>
        </option>
        <option>
          <name>FillerEnd</name>
          <state>0x0</state>
        </option>
        <option>
          <name>CrcSize</name>
          <version>0</version>
          <state>1</state>
        </option>
        <option>
          <name>CrcAlign</name>
          <state>1</state>
        </option>
        <option>
          <name>CrcPoly</name>
          <state>0x11021</state>
        </option>
        <option>
          <name>CrcCompl</name>
          <version>0</version>
          <state>0</state>
        </option>
        <option>
          <name>CrcBitOrder</name>
          <version>0</version>
          <state>0</state>
        </option>
        <option>
          <name>CrcInitialValue</name>
          <state>0x0</state>
        </option>
        <option>
          <name>DoCrc</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkBE8Slave</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkBufferedTerminalOutput</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkStdoutInterfaceSlave</name>
          <state>1</state>
        </option>
        <option>
          <name>CrcFullSize</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkIElfToolPostProcess</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkLogAutoLibSelect</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkLogRedirSymbols</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkLogUnusedFragments</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkCrcReverseByteOrder</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkCrcUseAsInput</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkOptInline</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkOptExceptionsAllow</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkOptExceptionsForce</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkCmsis</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkOptMergeDuplSections</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkOptUseVfe</name>
          <state>1</state>
        </option>
        <option>
          <name>IlinkOptForceVfe</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkStackAnalysisEnable</name>
          <state>0</state>
        </option>
        <option>
          <name>IlinkStackControlFile</name>
          <state></state>
        </option>
        <option>
          <name>IlinkStackCallGraphFile</name>
          <state></state>
        </option>
        <option>
          <name>CrcAlgorithm</name>
          <version>0</version>
          <state>1</state>
        </option>
        <option>
          <name>CrcUnitSize</name>
          <version>0</version>
          <state>0</state>
        </option>
        <option>
          <name>IlinkThreadsSlave</name>
          <state>1</state>
        </option>
      </data>
    </settings>
    <settings>
      <name>IARCHIVE</name>
      <archiveVersion>0</archiveVersion>
      <data>
        <version>0</version>
        <wantNonLocal>1</wantNonLocal>
        <debug>0</debug>
        <option>
          <name>IarchiveInputs</name>
          <state></state>
        </option>
        <option>
          <name>IarchiveOverride</name>
          <state>0</state>
        </option>
        <option>
          <name>IarchiveOutput</name>
          <state>###Unitialized###</state>
        </option>
      </data>
    </settings>
    <settings>
      <name>BILINK</name>
      <archiveVersion>0</archiveVersion>
      <data/>
    </settings>
  </configuration>  <group>
  <name>nRF_Log</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_log\src\nrf_log_frontend.c</name>    </file>  </group>  <group>
  <name>Board Definition</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\boards\boards.c</name>    </file>  </group>  <group>
  <name>nRF_Libraries</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\button\app_button.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\util\app_error.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\util\app_error_weak.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\scheduler\app_scheduler.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\timer\app_timer.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\util\app_util_platform.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\hardfault\nrf52\handler\hardfault_handler_iar.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\hardfault\hardfault_implementation.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\util\nrf_assert.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\balloc\nrf_balloc.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_memobj\nrf_memobj.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\pwr_mgmt\nrf_pwr_mgmt.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\experimental_section_vars\nrf_section_iter.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\strerror\nrf_strerror.c</name>    </file>  </group>  <group>
  <name>nRF_Drivers</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\common\nrf_drv_common.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\drivers_nrf\gpiote\nrf_drv_gpiote.c</name>    </file>  </group>  <group>
  <name>nRF_ANT</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\ant\ant_channel_config\ant_channel_config.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\ant\ant_search_config\ant_search_config.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\ant\ant_stack_config\ant_stack_config.c</name>    </file>  </group>  <group>
  <name>Board Support</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\bsp\bsp.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\libraries\bsp\bsp_nfc.c</name>    </file>  </group>  <group>
  <name>Application</name>    <file>
    <name>$PROJ_DIR$\..\..\..\ant_multi_channels_rx.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\main.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\config\sdk_config.h</name>    </file>  </group>  <group>
  <name>Device</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\toolchain\iar\iar_startup_nrf52.s</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\toolchain\system_nrf52.c</name>    </file>  </group>  <group>
  <name>nRF_SoftDevice</name>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh.c</name>    </file>    <file>
    <name>$PROJ_DIR$\..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh_ant.c</name>    </file>  </group></project>


                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      <!DOCTYPE CrossStudio_Project_File>
<solution Name="ant_multi_channels_rx_pca10040_s212" target="8" version="2">
  <project Name="ant_multi_channels_rx_pca10040_s212">
    <configuration
      Name="Common"
      arm_architecture="v7EM"
      arm_core_type="Cortex-M4"
      arm_endian="Little"
      arm_fp_abi="Hard"
      arm_fpu_type="FPv4-SP-D16"
      arm_linker_heap_size="512"
      arm_linker_process_stack_size="0"
      arm_linker_stack_size="0x800"
      arm_linker_treat_warnings_as_errors="No"
      arm_simulator_memory_simulation_parameter="RWX 00000000,00100000,FFFFFFFF;RWX 20000000,00010000,CDCDCDCD"
      arm_target_device_name="nRF52832_xxAA"
      arm_target_interface_type="SWD"
      c_user_include_directories="../../../config;../../../../../../../components;../../../../../../../components/ant/ant_channel_config;../../../../../../../components/ant/ant_search_config;../../../../../../../components/ant/ant_stack_config;../../../../../../../components/boards;../../../../../../../components/device;../../../../../../../components/drivers_nrf/common;../../../../../../../components/drivers_nrf/delay;../../../../../../../components/drivers_nrf/gpiote;../../../../../../../components/drivers_nrf/hal;../../../../../../../components/libraries/atomic;../../../../../../../components/libraries/balloc;../../../../../../../components/libraries/bsp;../../../../../../../components/libraries/button;../../../../../../../components/libraries/experimental_log;../../../../../../../components/libraries/experimental_log/src;../../../../../../../components/libraries/experimental_memobj;../../../../../../../components/libraries/experimental_section_vars;../../../../../../../components/libraries/hardfault;../../../../../../../components/libraries/hardfault/nrf52;../../../../../../../components/libraries/mutex;../../../../../../../components/libraries/pwr_mgmt;../../../../../../../components/libraries/scheduler;../../../../../../../components/libraries/strerror;../../../../../../../components/libraries/timer;../../../../../../../components/libraries/util;../../../../../../../components/softdevice/common;../../../../../../../components/softdevice/s212/headers;../../../../../../../components/softdevice/s212/headers/nrf52;../../../../../../../components/toolchain;../../../../../../../components/toolchain/cmsis/include;../config;"
      c_preprocessor_definitions="BOARD_PCA10040;CONFIG_GPIO_AS_PINRESET;FLOAT_ABI_HARD;INITIALIZE_USER_SECTIONS;NO_VTOR_CONFIG;NRF52;NRF52832_XXAA;NRF52_PAN_74;S212;SOFTDEVICE_PRESENT;SWI_DISABLE0;"
      debug_target_connection="J-Link"
      gcc_entry_point="Reset_Handler"
      macros="CMSIS_CONFIG_TOOL=../../../../../../../external_tools/cmsisconfig/CMSIS_Configuration_Wizard.jar"
      debug_register_definition_file="../../../../../../../svd/nrf52.svd"
      debug_start_from_entry_point_symbol="No"
      linker_output_format="hex"
      linker_printf_width_precision_supported="Yes"
      linker_printf_fmt_level="long"
      linker_section_placement_file="flash_placement.xml"
      linker_section_placement_macros="FLASH_PH_START=0x0;FLASH_PH_SIZE=0x80000;RAM_PH_START=0x20000000;RAM_PH_SIZE=0x10000;FLASH_START=0x12000;FLASH_SIZE=0x6e000;RAM_START=0x20000b80;RAM_SIZE=0xf480"
      linker_section_placements_segments="FLASH RX 0x0 0x80000;RAM RWX 0x20000000 0x10000"
      project_directory=""
      project_type="Executable" />
      <folder Name="Segger Startup Files">
        <file file_name="$(StudioDir)/source/thumb_crt0.s" />
      </folder>
    <folder Name="nRF_Log">
      <file file_name="../../../../../../../components/libraries/experimental_log/src/nrf_log_frontend.c" />
    </folder>
    <folder Name="Board Definition">
      <file file_name="../../../../../../../components/boards/boards.c" />
    </folder>
    <folder Name="nRF_Libraries">
      <file file_name="../../../../../../../components/libraries/button/app_button.c" />
      <file file_name="../../../../../../../components/libraries/util/app_error.c" />
      <file file_name="../../../../../../../components/libraries/util/app_error_weak.c" />
      <file file_name="../../../../../../../components/libraries/scheduler/app_scheduler.c" />
      <file file_name="../../../../../../../components/libraries/timer/app_timer.c" />
      <file file_name="../../../../../../../components/libraries/util/app_util_platform.c" />
      <file file_name="../../../../../../../components/libraries/hardfault/nrf52/handler/hardfault_handler_gcc.c" />
      <file file_name="../../../../../../../components/libraries/hardfault/hardfault_implementation.c" />
      <file file_name="../../../../../../../components/libraries/util/nrf_assert.c" />
      <file file_name="../../../../../../../components/libraries/balloc/nrf_balloc.c" />
      <file file_name="../../../../../../../components/libraries/experimental_memobj/nrf_memobj.c" />
      <file file_name="../../../../../../../components/libraries/pwr_mgmt/nrf_pwr_mgmt.c" />
      <file file_name="../../../../../../../components/libraries/experimental_section_vars/nrf_section_iter.c" />
      <file file_name="../../../../../../../components/libraries/strerror/nrf_strerror.c" />
    </folder>
    <folder Name="nRF_Drivers">
      <file file_name="../../../../../../../components/drivers_nrf/common/nrf_drv_common.c" />
      <file file_name="../../../../../../../components/drivers_nrf/gpiote/nrf_drv_gpiote.c" />
    </folder>
    <folder Name="nRF_ANT">
      <file file_name="../../../../../../../components/ant/ant_channel_config/ant_channel_config.c" />
      <file file_name="../../../../../../../components/ant/ant_search_config/ant_search_config.c" />
      <file file_name="../../../../../../../components/ant/ant_stack_config/ant_stack_config.c" />
    </folder>
    <folder Name="Board Support">
      <file file_name="../../../../../../../components/libraries/bsp/bsp.c" />
      <file file_name="../../../../../../../components/libraries/bsp/bsp_nfc.c" />
    </folder>
    <folder Name="Application">
      <file file_name="../../../ant_multi_channels_rx.c" />
      <file file_name="../../../main.c" />
      <file file_name="../config/sdk_config.h" />
    </folder>
    <folder Name="Device">
      <file file_name="../../../../../../../components/toolchain/ses/ses_nRF_Startup.s" />
      <file file_name="../../../../../../../components/toolchain/ses/ses_nrf52_Vectors.s" />
      <file file_name="../../../../../../../components/toolchain/system_nrf52.c" />
    </folder>
    <folder Name="nRF_SoftDevice">
      <file file_name="../../../../../../../components/softdevice/common/nrf_sdh.c" />
      <file file_name="../../../../../../../components/softdevice/common/nrf_sdh_ant.c" />
    </folder>
  </project>
  <configuration Name="Release"
    c_preprocessor_definitions="NDEBUG"
    gcc_debugging_level="None"    gcc_omit_frame_pointer="Yes"
    gcc_optimization_level="Optimize For Size" />
  <configuration Name="Debug"
    c_preprocessor_definitions="DEBUG; DEBUG_NRF"
    gcc_debugging_level="Level 3"    gcc_optimization_level="None" />
</solution>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 <!DOCTYPE Linker_Placement_File>
<Root name="Flash Section Placement">
  <MemorySegment name="FLASH" start="$(FLASH_PH_START)" size="$(FLASH_PH_SIZE)">
    <ProgramSection load="no" name=".reserved_flash" start="$(FLASH_PH_START)" size="$(FLASH_START)-$(FLASH_PH_START)" />
    <ProgramSection alignment="0x100" load="Yes" name=".vectors" start="$(FLASH_START)" />
    <ProgramSection alignment="4" load="Yes" name=".init" />
    <ProgramSection alignment="4" load="Yes" name=".init_rodata" />
    <ProgramSection alignment="4" load="Yes" name=".text" />
    <ProgramSection alignment="4" keep="Yes" load="Yes" name=".sdh_ant_observers" inputsections="*(SORT(.sdh_ant_observers*))" address_symbol="__start_sdh_ant_observers" end_symbol="__stop_sdh_ant_observers" />
    <ProgramSection alignment="4" keep="Yes" load="Yes" name=".pwr_mgmt_data" inputsections="*(SORT(.pwr_mgmt_data*))" address_symbol="__start_pwr_mgmt_data" end_symbol="__stop_pwr_mgmt_data" />
    <ProgramSection alignment="4" keep="Yes" load="Yes" name=".log_const_data" inputsections="*(SORT(.log_const_data*))" address_symbol="__start_log_const_data" end_symbol="__stop_log_const_data" />
    <ProgramSection alignment="4" keep="Yes" load="Yes" name=".sdh_req_observers" inputsections="*(SORT(.sdh_req_observers*))" address_symbol="__start_sdh_req_observers" end_symbol="__stop_sdh_req_observers" />
    <ProgramSection alignment="4" keep="Yes" load="Yes" name=".sdh_state_observers" inputsections="*(SORT(.sdh_state_observers*))" address_symbol="__start_sdh_state_observers" end_symbol="__stop_sdh_state_observers" />
    <ProgramSection alignment="4" keep="Yes" load="Yes" name=".sdh_stack_observers" inputsections="*(SORT(.sdh_stack_observers*))" address_symbol="__start_sdh_stack_observers" end_symbol="__stop_sdh_stack_observers" />
    <ProgramSection alignment="4" keep="Yes" load="No" name=".nrf_sections" address_symbol="__start_nrf_sections" />
    <ProgramSection alignment="4" keep="Yes" load="Yes" name=".log_dynamic_data"  inputsections="*(SORT(.log_dynamic_data*))" runin=".log_dynamic_data_run"/>
    <ProgramSection alignment="4" load="Yes" name=".dtors" />
    <ProgramSection alignment="4" load="Yes" name=".ctors" />
    <ProgramSection alignment="4" load="Yes" name=".rodata" />
    <ProgramSection alignment="4" load="Yes" name=".ARM.exidx" address_symbol="__exidx_start" end_symbol="__exidx_end" />
    <ProgramSection alignment="4" load="Yes" runin=".fast_run" name=".fast" />
    <ProgramSection alignment="4" load="Yes" runin=".data_run" name=".data" />
    <ProgramSection alignment="4" load="Yes" runin=".tdata_run" name=".tdata" />
  </MemorySegment>
  <MemorySegment name="RAM" start="$(RAM_PH_START)" size="$(RAM_PH_SIZE)">
    <ProgramSection load="no" name=".reserved_ram" start="$(RAM_PH_START)" size="$(RAM_START)-$(RAM_PH_START)" />
    <ProgramSection alignment="0x100" load="No" name=".vectors_ram" start="$(RAM_START)" address_symbol="__app_ram_start__"/>
    <ProgramSection alignment="4" keep="Yes" load="No" name=".nrf_sections_run" address_symbol="__start_nrf_sections_run" />
    <ProgramSection alignment="4" keep="Yes" load="No" name=".log_dynamic_data_run" address_symbol="__start_log_dynamic_data" end_symbol="__stop_log_dynamic_data" />
    <ProgramSection alignment="4" keep="Yes" load="No" name=".nrf_sections_run_end" address_symbol="__end_nrf_sections_run" />
    <ProgramSection alignment="4" load="No" name=".fast_run" />
    <ProgramSection alignment="4" load="No" name=".data_run" />
    <ProgramSection alignment="4" load="No" name=".tdata_run" />
    <ProgramSection alignment="4" load="No" name=".bss" />
    <ProgramSection alignment="4" load="No" name=".tbss" />
    <ProgramSection alignment="4" load="No" name=".non_init" />
    <ProgramSection alignment="4" size="__HEAPSIZE__" load="No" name=".heap" />
    <ProgramSection alignment="8" size="__STACKSIZE__" load="No" place_from_segment_end="Yes" name=".stack"  address_symbol="__StackLimit" end_symbol="__StackTop"/>
    <ProgramSection alignment="8" size="__STACKSIZE_PROCESS__" load="No" name=".stack_process" />
  </MemorySegment>
</Root>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     /**
 * This software is subject to the ANT+ Shared Source License
 * www.thisisant.com/swlicenses
 * Copyright (c) Dynastream Innovations, Inc. 2015
 * All rights reserved.
 * 
 * Redistribution and use in source and binary forms, with or
 * without modification, are permitted provided that the following
 * conditions are met:
 * 1) Redistributions of source code must retain the above
 *    copyright notice, this list of conditions and the following
 *    disclaimer.
 * 
 * 2) Redistributions in binary form must reproduce the above
 *    copyright notice, this list of conditions and the following
 *    disclaimer in the documentation and/or other materials
 *    provided with the distribution.
 * 
 * 3) Neither the name of Dynastream nor the names of its
 *    contributors may be used to endorse or promote products
 *    derived from this software without specific prior
 *    written permission.
 * 
 * The following actions are prohibited:
 * 1) Redistribution of source code containing the ANT+ Network
 *    Key. The ANT+ Network Key is available to ANT+ Adopters.
 *    Please refer to http://thisisant.com to become an ANT+
 *    Adopter and access the key.
 * 
 * 2) Reverse engineering, decompilation, and/or disassembly of
 *    software provided in binary form under this license.
 * 
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
 * CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE HEREBY
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES(INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; DAMAGE TO ANY DEVICE, LOSS OF USE, DATA, OR
 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
 * OF THE POSSIBILITY OF SUCH DAMAGE. SOME STATES DO NOT ALLOW
 * THE EXCLUSION OF INCIDENTAL OR CONSEQUENTIAL DAMAGES, SO THE
 * ABOVE LIMITATIONS MAY NOT APPLY TO YOU.
 * 
 */
#include <stdint.h>
#include "ant_interface.h"
#include "ant_parameters.h"
#include "app_error.h"
#include "boards.h"
#include "sdk_config.h"
#include "ant_channel_config.h"
#include "ant_multi_channels_tx.h"
#include "nrf_sdh.h"
#include "nrf_sdh_ant.h"


#define APP_ANT_OBSERVER_PRIO   1   /**< Application's ANT observer priority. You shouldn't need to modify this value. */


// Private variables
static uint8_t m_counter[NRF_SDH_ANT_TOTAL_CHANNELS_ALLOCATED]  = {0};  /**< Counters to increment the ANT broadcast data payload. */
static uint8_t m_broadcast_data[ANT_STANDARD_DATA_PAYLOAD_SIZE] = {0};  /**< Primary data transmit buffers. */
static uint8_t m_num_open_channels                              = 0;    /**< Number of channels open */


/**@brief Function to display the bottom nibble of the input byte */
static void ant_scaleable_display_byte_on_leds(uint8_t byte_to_display)
{
    bsp_board_leds_off();

    if ((byte_to_display & 0x01) == 1)
    {
        bsp_board_led_on(BSP_BOARD_LED_3);
    }
    if (((byte_to_display >> 1) & 0x01) == 1)
    {
        bsp_board_led_on(BSP_BOARD_LED_2);
    }
    if (((byte_to_display >> 2) & 0x01) == 1)
    {
        bsp_board_led_on(BSP_BOARD_LED_1);
    }
    if (((byte_to_display >> 3) & 0x01) == 1)
    {
        bsp_board_led_on(BSP_BOARD_LED_0);
    }
}


void ant_scaleable_channel_tx_broadcast_setup(void)
{
    uint32_t err_code;
    uint32_t i = 0;

    ant_channel_config_t channel_config =
    {
        .channel_number     = i,
        .channel_type       = CHANNEL_TYPE_MASTER,
        .ext_assign         = 0x00,
        .rf_freq            = RF_FREQ,
        .transmission_type  = CHAN_ID_TRANS_TYPE,
        .device_type        = CHAN_ID_DEV_TYPE,
        .device_number      = i + 1,
        .channel_period     = CHAN_PERIOD,
        .network_number     = ANT_NETWORK_NUM,
    };

    for (i = 0; i < NRF_SDH_ANT_TOTAL_CHANNELS_ALLOCATED; i++)
    {
        // Configure channel
        channel_config.channel_number = i;
        channel_config.device_number  = i + 1;

        err_code = ant_channel_init(&channel_config);
        APP_ERROR_CHECK(err_code);

        // Open channel
        err_code = sd_ant_channel_open(i);
        APP_ERROR_CHECK(err_code);

        m_num_open_channels++;
        ant_scaleable_display_byte_on_leds(m_num_open_channels);
    }
}


/**@brief Function for handling a ANT stack event.
 *
 * @param[in] p_ant_evt  ANT stack event.
 * @param[in] p_context  Context.
 */
void ant_evt_handler(ant_evt_t * p_ant_evt, void * p_context)
{
    uint32_t err_code;

    switch (p_ant_evt->event)
    {
        // ANT broadcast success.
        // Increment the counter and send a new broadcast.
        case EVENT_TX:
            // Increment the counter.
            m_counter[p_ant_evt->channel]++;

            // Assign a new value to the broadcast data.
            m_broadcast_data[ANT_STANDARD_DATA_PAYLOAD_SIZE - 1] = m_counter[p_ant_evt->channel];

            // Broadcast the data.
            err_code = sd_ant_broadcast_message_tx(p_ant_evt->channel,
                                                   ANT_STANDARD_DATA_PAYLOAD_SIZE,
                                                   m_broadcast_data);
            APP_ERROR_CHECK(err_code);

            break;

        default:
            break;
    }
}

NRF_SDH_ANT_OBSERVER(m_ant_observer, APP_ANT_OBSERVER_PRIO, ant_evt_handler, NULL);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     /**
 * This software is subject to the ANT+ Shared Source License
 * www.thisisant.com/swlicenses
 * Copyright (c) Dynastream Innovations, Inc. 2015
 * All rights reserved.
 * 
 * Redistribution and use in source and binary forms, with or
 * without modification, are permitted provided that the following
 * conditions are met:
 * 1) Redistributions of source code must retain the above
 *    copyright notice, this list of conditions and the following
 *    disclaimer.
 * 
 * 2) Redistributions in binary form must reproduce the above
 *    copyright notice, this list of conditions and the following
 *    disclaimer in the documentation and/or other materials
 *    provided with the distribution.
 * 
 * 3) Neither the name of Dynastream nor the names of its
 *    contributors may be used to endorse or promote products
 *    derived from this software without specific prior
 *    written permission.
 * 
 * The following actions are prohibited:
 * 1) Redistribution of source code containing the ANT+ Network
 *    Key. The ANT+ Network Key is available to ANT+ Adopters.
 *    Please refer to http://thisisant.com to become an ANT+
 *    Adopter and access the key.
 * 
 * 2) Reverse engineering, decompilation, and/or disassembly of
 *    software provided in binary form under this license.
 * 
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
 * CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE HEREBY
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES(INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; DAMAGE TO ANY DEVICE, LOSS OF USE, DATA, OR
 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
 * OF THE POSSIBILITY OF SUCH DAMAGE. SOME STATES DO NOT ALLOW
 * THE EXCLUSION OF INCIDENTAL OR CONSEQUENTIAL DAMAGES, SO THE
 * ABOVE LIMITATIONS MAY NOT APPLY TO YOU.
 * 
 */
#ifndef ANT_SCALEABLE_TX_H__
#define ANT_SCALEABLE_TX_H__

#include <stdint.h>

#ifdef __cplusplus
extern "C" {
#endif

/**@brief Function for setting up and opening channels to be ready for TX broadcast.
 */
void ant_scaleable_channel_tx_broadcast_setup(void);


#ifdef __cplusplus
}
#endif

#endif // ANT_SCALEABLE_TX_H__
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      <?xml version="1.0" encoding="utf-8"?>
<SingleDeviceProfile>
  <!--ANTWare_II Single Device Profile - Created:3/15/2016 8:35:08 AM-->
  <DeviceProfile>
    <DeviceInfo>
      <NumChannels>8</NumChannels>
    </DeviceInfo>
    <DeviceSetup />
    <ChannelProfile>
      <channelType type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelType">BASE_Slave_Receive_0x00</channelType>
      <channelTypeExt type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelTypeExtended">0</channelTypeExt>
      <networkNum type="System.Byte">0</networkNum>
      <deviceNumber type="System.UInt16">1</deviceNumber>
      <pairingOn type="System.Boolean">false</pairingOn>
      <deviceType type="System.Byte">2</deviceType>
      <transmissionType type="System.Byte">1</transmissionType>
      <msgPeriod type="System.UInt16">8192</msgPeriod>
      <radioFreq type="System.Byte">66</radioFreq>
      <chTxPower type="ANT_Managed_Library.ANT_ReferenceLibrary+TransmitPower">RADIO_TX_POWER_0DB_0x03</chTxPower>
      <searchTimeout type="System.Byte">10</searchTimeout>
      <lowPriSearchTimeout type="System.Byte">2</lowPriSearchTimeout>
    </ChannelProfile>
    <ChannelProfile>
      <channelType type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelType">BASE_Slave_Receive_0x00</channelType>
      <channelTypeExt type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelTypeExtended">0</channelTypeExt>
      <networkNum type="System.Byte">0</networkNum>
      <deviceNumber type="System.UInt16">2</deviceNumber>
      <pairingOn type="System.Boolean">false</pairingOn>
      <deviceType type="System.Byte">2</deviceType>
      <transmissionType type="System.Byte">1</transmissionType>
      <msgPeriod type="System.UInt16">8192</msgPeriod>
      <radioFreq type="System.Byte">66</radioFreq>
      <chTxPower type="ANT_Managed_Library.ANT_ReferenceLibrary+TransmitPower">RADIO_TX_POWER_0DB_0x03</chTxPower>
      <searchTimeout type="System.Byte">10</searchTimeout>
      <lowPriSearchTimeout type="System.Byte">2</lowPriSearchTimeout>
    </ChannelProfile>
    <ChannelProfile>
      <channelType type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelType">BASE_Slave_Receive_0x00</channelType>
      <channelTypeExt type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelTypeExtended">0</channelTypeExt>
      <networkNum type="System.Byte">0</networkNum>
      <deviceNumber type="System.UInt16">3</deviceNumber>
      <pairingOn type="System.Boolean">false</pairingOn>
      <deviceType type="System.Byte">2</deviceType>
      <transmissionType type="System.Byte">1</transmissionType>
      <msgPeriod type="System.UInt16">8192</msgPeriod>
      <radioFreq type="System.Byte">66</radioFreq>
      <chTxPower type="ANT_Managed_Library.ANT_ReferenceLibrary+TransmitPower">RADIO_TX_POWER_0DB_0x03</chTxPower>
      <searchTimeout type="System.Byte">10</searchTimeout>
      <lowPriSearchTimeout type="System.Byte">2</lowPriSearchTimeout>
    </ChannelProfile>
    <ChannelProfile>
      <channelType type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelType">BASE_Slave_Receive_0x00</channelType>
      <channelTypeExt type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelTypeExtended">0</channelTypeExt>
      <networkNum type="System.Byte">0</networkNum>
      <deviceNumber type="System.UInt16">4</deviceNumber>
      <pairingOn type="System.Boolean">false</pairingOn>
      <deviceType type="System.Byte">2</deviceType>
      <transmissionType type="System.Byte">1</transmissionType>
      <msgPeriod type="System.UInt16">8192</msgPeriod>
      <radioFreq type="System.Byte">66</radioFreq>
      <chTxPower type="ANT_Managed_Library.ANT_ReferenceLibrary+TransmitPower">RADIO_TX_POWER_0DB_0x03</chTxPower>
      <searchTimeout type="System.Byte">10</searchTimeout>
      <lowPriSearchTimeout type="System.Byte">2</lowPriSearchTimeout>
    </ChannelProfile>
    <ChannelProfile>
      <channelType type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelType">BASE_Slave_Receive_0x00</channelType>
      <channelTypeExt type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelTypeExtended">0</channelTypeExt>
      <networkNum type="System.Byte">0</networkNum>
      <deviceNumber type="System.UInt16">5</deviceNumber>
      <pairingOn type="System.Boolean">false</pairingOn>
      <deviceType type="System.Byte">2</deviceType>
      <transmissionType type="System.Byte">1</transmissionType>
      <msgPeriod type="System.UInt16">8192</msgPeriod>
      <radioFreq type="System.Byte">66</radioFreq>
      <chTxPower type="ANT_Managed_Library.ANT_ReferenceLibrary+TransmitPower">RADIO_TX_POWER_0DB_0x03</chTxPower>
      <searchTimeout type="System.Byte">10</searchTimeout>
      <lowPriSearchTimeout type="System.Byte">2</lowPriSearchTimeout>
    </ChannelProfile>
    <ChannelProfile>
      <channelType type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelType">BASE_Slave_Receive_0x00</channelType>
      <channelTypeExt type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelTypeExtended">0</channelTypeExt>
      <networkNum type="System.Byte">0</networkNum>
      <deviceNumber type="System.UInt16">6</deviceNumber>
      <pairingOn type="System.Boolean">false</pairingOn>
      <deviceType type="System.Byte">2</deviceType>
      <transmissionType type="System.Byte">1</transmissionType>
      <msgPeriod type="System.UInt16">8192</msgPeriod>
      <radioFreq type="System.Byte">66</radioFreq>
      <chTxPower type="ANT_Managed_Library.ANT_ReferenceLibrary+TransmitPower">RADIO_TX_POWER_0DB_0x03</chTxPower>
      <searchTimeout type="System.Byte">10</searchTimeout>
      <lowPriSearchTimeout type="System.Byte">2</lowPriSearchTimeout>
    </ChannelProfile>
    <ChannelProfile>
      <channelType type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelType">BASE_Slave_Receive_0x00</channelType>
      <channelTypeExt type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelTypeExtended">0</channelTypeExt>
      <networkNum type="System.Byte">0</networkNum>
      <deviceNumber type="System.UInt16">7</deviceNumber>
      <pairingOn type="System.Boolean">false</pairingOn>
      <deviceType type="System.Byte">2</deviceType>
      <transmissionType type="System.Byte">1</transmissionType>
      <msgPeriod type="System.UInt16">8192</msgPeriod>
      <radioFreq type="System.Byte">66</radioFreq>
      <chTxPower type="ANT_Managed_Library.ANT_ReferenceLibrary+TransmitPower">RADIO_TX_POWER_0DB_0x03</chTxPower>
      <searchTimeout type="System.Byte">10</searchTimeout>
      <lowPriSearchTimeout type="System.Byte">2</lowPriSearchTimeout>
    </ChannelProfile>
    <ChannelProfile>
      <channelType type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelType">BASE_Slave_Receive_0x00</channelType>
      <channelTypeExt type="ANT_Managed_Library.ANT_ReferenceLibrary+ChannelTypeExtended">0</channelTypeExt>
      <networkNum type="System.Byte">0</networkNum>
      <deviceNumber type="System.UInt16">8</deviceNumber>
      <pairingOn type="System.Boolean">false</pairingOn>
      <deviceType type="System.Byte">2</deviceType>
      <transmissionType type="System.Byte">1</transmissionType>
      <msgPeriod type="System.UInt16">8192</msgPeriod>
      <radioFreq type="System.Byte">66</radioFreq>
      <chTxPower type="ANT_Managed_Library.ANT_ReferenceLibrary+TransmitPower">RADIO_TX_POWER_0DB_0x03</chTxPower>
      <searchTimeout type="System.Byte">10</searchTimeout>
      <lowPriSearchTimeout type="System.Byte">2</lowPriSearchTimeout>
    </ChannelProfile>
  </DeviceProfile>
</SingleDeviceProfile>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         /**
 * This software is subject to the ANT+ Shared Source License
 * www.thisisant.com/swlicenses
 * Copyright (c) Dynastream Innovations, Inc. 2015
 * All rights reserved.
 * 
 * Redistribution and use in source and binary forms, with or
 * without modification, are permitted provided that the following
 * conditions are met:
 * 1) Redistributions of source code must retain the above
 *    copyright notice, this list of conditions and the following
 *    disclaimer.
 * 
 * 2) Redistributions in binary form must reproduce the above
 *    copyright notice, this list of conditions and the following
 *    disclaimer in the documentation and/or other materials
 *    provided with the distribution.
 * 
 * 3) Neither the name of Dynastream nor the names of its
 *    contributors may be used to endorse or promote products
 *    derived from this software without specific prior
 *    written permission.
 * 
 * The following actions are prohibited:
 * 1) Redistribution of source code containing the ANT+ Network
 *    Key. The ANT+ Network Key is available to ANT+ Adopters.
 *    Please refer to http://thisisant.com to become an ANT+
 *    Adopter and access the key.
 * 
 * 2) Reverse engineering, decompilation, and/or disassembly of
 *    software provided in binary form under this license.
 * 
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
 * CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE HEREBY
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES(INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; DAMAGE TO ANY DEVICE, LOSS OF USE, DATA, OR
 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
 * OF THE POSSIBILITY OF SUCH DAMAGE. SOME STATES DO NOT ALLOW
 * THE EXCLUSION OF INCIDENTAL OR CONSEQUENTIAL DAMAGES, SO THE
 * ABOVE LIMITATIONS MAY NOT APPLY TO YOU.
 * 
 */
/*
 * Before compiling this example for NRF52, complete the following steps:
 * - Download the S212 SoftDevice from <a href="https://www.thisisant.com/developer/components/nrf52832" target="_blank">thisisant.com</a>.
 * - Extract the downloaded zip file and copy the S212 SoftDevice headers to <tt>\<InstallFolder\>/components/softdevice/s212/headers</tt>.
 * If you are using Keil packs, copy the files into a @c headers folder in your example folder.
 * - Make sure that @ref ANT_LICENSE_KEY in @c nrf_sdm.h is uncommented.
 */

#include <stdint.h>
#include "nrf.h"
#include "app_error.h"
#include "boards.h"
#include "hardfault.h"
#include "nrf_sdh.h"
#include "nrf_sdh_ant.h"
#include "nrf_pwr_mgmt.h"
#include "ant_multi_channels_tx.h"

#include "nrf_log.h"
#include "nrf_log_ctrl.h"

/**@brief Function for the Logger and Power Manager initialization.
 */
static void utils_setup(void)
{
    ret_code_t err_code = NRF_LOG_INIT(NULL);
    APP_ERROR_CHECK(err_code);

    bsp_board_leds_init();

    err_code = nrf_pwr_mgmt_init();
    APP_ERROR_CHECK(err_code);
}

/**@brief Function for ANT stack initialization.
 */
static void softdevice_setup(void)
{
    ret_code_t err_code = nrf_sdh_enable_request();
    APP_ERROR_CHECK(err_code);

    ASSERT(nrf_sdh_is_enabled());

    err_code = nrf_sdh_ant_enable();
    APP_ERROR_CHECK(err_code);
}

/**@brief Function for application main entry. Does not return.
 */
int main(void)
{
    utils_setup();
    softdevice_setup();
    ant_scaleable_channel_tx_broadcast_setup();

    // Enter main loop
    for (;;)
    {
        NRF_LOG_FLUSH();
        nrf_pwr_mgmt_run();
    }
}
                                                                                 <?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_opt.xsd">

  <SchemaVersion>1.0</SchemaVersion>

  <Header>### uVision Project, (C) Keil Software</Header>
  <Target>
    <TargetName>nrf52832_xxaa</TargetName>
    <ToolsetNumber>0x4</ToolsetNumber>
    <ToolsetName>ARM-ADS</ToolsetName>
    <TargetOption>      <OPTFL>
        <IsCurrentTarget>1</IsCurrentTarget>
      </OPTFL>      <DebugOpt>
        <pMon>Segger\JL2CM3.dll</pMon>
      </DebugOpt>
  <TargetDriverDllRegistry>
       <SetRegEntry>
          <Number>0</Number>
          <Key>JL2CM3</Key>
          <Name>-O78 -S0 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(0BB11477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC2000 -FN1 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr.flm -FS110001000 -FL11000</Name>
        </SetRegEntry>
        <SetRegEntry>
          <Number>0</Number>
          <Key>UL2CM3</Key>
          <Name>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0nrf52xxx -FS00 -FL0200000)</Name>
        </SetRegEntry>
      </TargetDriverDllRegistry>
    </TargetOption>
  </Target></ProjectOpt>


                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      <?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_proj.xsd">

  <SchemaVersion>1.1</SchemaVersion>

  <Header>### uVision Project, (C) Keil Software</Header>

  <Targets>    <Target>
      <TargetName>nrf52832_xxaa</TargetName>
      <ToolsetNumber>0x4</ToolsetNumber>
      <ToolsetName>ARM-ADS</ToolsetName>
      <TargetOption>
        <TargetCommonOption>
          <Device>nRF52832_xxAA</Device>
          <Vendor>Nordic Semiconductor</Vendor>
          <Cpu>IROM(0x00000000,0x80000) IRAM(0x20000000,0x10000) CPUTYPE("Cortex-M4") FPU2 CLOCK(64000000) ELITTLE</Cpu>
          <FlashUtilSpec></FlashUtilSpec>
          <StartupFile></StartupFile>
          <FlashDriverDll>UL2CM3(-UM0364FCE -O78 -S0 -C0 -TO18 -TC16000000 -TP21 -TDS800D -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC2000 -FN1 -FF0nRF52xxx -FS00 -FL0200000)</FlashDriverDll>
          <DeviceId>0</DeviceId>
          <RegisterFile>core.h</RegisterFile>
          <MemoryEnv></MemoryEnv>
          <Cmp></Cmp>
          <Asm></Asm>
          <Linker></Linker>
          <OHString></OHString>
          <InfinionOptionDll></InfinionOptionDll>
          <SLE66CMisc></SLE66CMisc>
          <SLE66AMisc></SLE66AMisc>
          <SLE66LinkerMisc></SLE66LinkerMisc>
          <SFDFile>..\..\..\..\..\..\..\svd\nrf52.svd</SFDFile>
          <bCustSvd>0</bCustSvd>
          <UseEnv>0</UseEnv>
          <BinPath></BinPath>
          <IncludePath></IncludePath>
          <LibPath></LibPath>
          <RegisterFilePath></RegisterFilePath>
          <DBRegisterFilePath></DBRegisterFilePath>
          <TargetStatus>
            <Error>0</Error>
            <ExitCodeStop>0</ExitCodeStop>
            <ButtonStop>0</ButtonStop>
            <NotGenerated>0</NotGenerated>
            <InvalidFlash>1</InvalidFlash>
          </TargetStatus>
          <OutputDirectory>.\_build\</OutputDirectory>
          <OutputName>nrf52832_xxaa</OutputName>
          <CreateExecutable>1</CreateExecutable>
          <CreateLib>0</CreateLib>
          <CreateHexFile>1</CreateHexFile>
          <DebugInformation>1</DebugInformation>
          <BrowseInformation>1</BrowseInformation>
          <ListingPath>.\_build\</ListingPath>
          <HexFormatSelection>1</HexFormatSelection>
          <Merge32K>0</Merge32K>
          <CreateBatchFile>0</CreateBatchFile>
          <BeforeCompile>
            <RunUserProg1>0</RunUserProg1>
            <RunUserProg2>0</RunUserProg2>
            <UserProg1Name></UserProg1Name>
            <UserProg2Name></UserProg2Name>
            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
            <nStopU1X>0</nStopU1X>
            <nStopU2X>0</nStopU2X>
          </BeforeCompile>
          <BeforeMake>
            <RunUserProg1>0</RunUserProg1>
            <RunUserProg2>0</RunUserProg2>
            <UserProg1Name></UserProg1Name>
            <UserProg2Name></UserProg2Name>
            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
          </BeforeMake>
          <AfterMake>
            <RunUserProg1>0</RunUserProg1>
            <RunUserProg2>0</RunUserProg2>
            <UserProg1Name></UserProg1Name>
            <UserProg2Name></UserProg2Name>
            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
          </AfterMake>
          <SelectedForBatchBuild>0</SelectedForBatchBuild>
          <SVCSIdString></SVCSIdString>
        </TargetCommonOption>
        <CommonProperty>
          <UseCPPCompiler>0</UseCPPCompiler>
          <RVCTCodeConst>0</RVCTCodeConst>
          <RVCTZI>0</RVCTZI>
          <RVCTOtherData>0</RVCTOtherData>
          <ModuleSelection>0</ModuleSelection>
          <IncludeInBuild>1</IncludeInBuild>
          <AlwaysBuild>0</AlwaysBuild>
          <GenerateAssemblyFile>0</GenerateAssemblyFile>
          <AssembleAssemblyFile>0</AssembleAssemblyFile>
          <PublicsOnly>0</PublicsOnly>
          <StopOnExitCode>3</StopOnExitCode>
          <CustomArgument></CustomArgument>
          <IncludeLibraryModules></IncludeLibraryModules>
          <ComprImg>1</ComprImg>
        </CommonProperty>
        <DllOption>
          <SimDllName></SimDllName>
          <SimDllArguments></SimDllArguments>
          <SimDlgDll></SimDlgDll>
          <SimDlgDllArguments></SimDlgDllArguments>
          <TargetDllName>SARMCM3.DLL</TargetDllName>
          <TargetDllArguments>-MPU</TargetDllArguments>
          <TargetDlgDll>TCM.DLL</TargetDlgDll>
          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
        </DllOption>
        <DebugOption>
          <OPTHX>
            <HexSelection>1</HexSelection>
            <HexRangeLowAddress>0</HexRangeLowAddress>
            <HexRangeHighAddress>0</HexRangeHighAddress>
            <HexOffset>0</HexOffset>
            <Oh166RecLen>16</Oh166RecLen>
          </OPTHX>
          <Simulator>
            <UseSimulator>0</UseSimulator>
            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
            <RunToMain>1</RunToMain>
            <RestoreBreakpoints>1</RestoreBreakpoints>
            <RestoreWatchpoints>1</RestoreWatchpoints>
            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
            <RestoreFunctions>1</RestoreFunctions>
            <RestoreToolbox>1</RestoreToolbox>
            <LimitSpeedToRealTime>0</LimitSpeedToRealTime>
          </Simulator>
          <Target>
            <UseTarget>1</UseTarget>
            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
            <RunToMain>0</RunToMain>
            <RestoreBreakpoints>1</RestoreBreakpoints>
            <RestoreWatchpoints>1</RestoreWatchpoints>
            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
            <RestoreFunctions>0</RestoreFunctions>
            <RestoreToolbox>1</RestoreToolbox>
            <RestoreTracepoints>0</RestoreTracepoints>
          </Target>
          <RunDebugAfterBuild>0</RunDebugAfterBuild>
          <TargetSelection>-1</TargetSelection>
          <SimDlls>
            <CpuDll></CpuDll>
            <CpuDllArguments></CpuDllArguments>
            <PeripheralDll></PeripheralDll>
            <PeripheralDllArguments></PeripheralDllArguments>
            <InitializationFile></InitializationFile>
          </SimDlls>
          <TargetDlls>
            <CpuDll></CpuDll>
            <CpuDllArguments></CpuDllArguments>
            <PeripheralDll></PeripheralDll>
            <PeripheralDllArguments></PeripheralDllArguments>
            <InitializationFile></InitializationFile>
            <Driver>Segger\JL2CM3.dll</Driver>
          </TargetDlls>
        </DebugOption>
        <Utilities>
          <Flash1>
            <UseTargetDll>1</UseTargetDll>
            <UseExternalTool>0</UseExternalTool>
            <RunIndependent>0</RunIndependent>
            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
            <Capability>1</Capability>
            <DriverSelection>4099</DriverSelection>
          </Flash1>
          <bUseTDR>1</bUseTDR>
          <Flash2>Segger\JL2CM3.dll</Flash2>
          <Flash3></Flash3>
          <Flash4></Flash4>
        </Utilities>
        <TargetArmAds>
          <ArmAdsMisc>
            <GenerateListings>0</GenerateListings>
            <asHll>1</asHll>
            <asAsm>1</asAsm>
            <asMacX>1</asMacX>
            <asSyms>1</asSyms>
            <asFals>1</asFals>
            <asDbgD>1</asDbgD>
            <asForm>1</asForm>
            <ldLst>0</ldLst>
            <ldmm>1</ldmm>
            <ldXref>1</ldXref>
            <BigEnd>0</BigEnd>
            <AdsALst>1</AdsALst>
            <AdsACrf>1</AdsACrf>
            <AdsANop>0</AdsANop>
            <AdsANot>0</AdsANot>
            <AdsLLst>1</AdsLLst>
            <AdsLmap>1</AdsLmap>
            <AdsLcgr>1</AdsLcgr>
            <AdsLsym>1</AdsLsym>
            <AdsLszi>1</AdsLszi>
            <AdsLtoi>1</AdsLtoi>
            <AdsLsun>1</AdsLsun>
            <AdsLven>1</AdsLven>
            <AdsLsxf>1</AdsLsxf>
            <RvctClst>0</RvctClst>
            <GenPPlst>0</GenPPlst>
            <AdsCpuType>"Cortex-M4"</AdsCpuType>
            <RvctDeviceName></RvctDeviceName>
            <mOS>0</mOS>
            <uocRom>0</uocRom>
            <uocRam>0</uocRam>
            <hadIROM>1</hadIROM>
            <hadIRAM>1</hadIRAM>
            <hadXRAM>0</hadXRAM>
            <uocXRam>0</uocXRam>
            <RvdsVP>2</RvdsVP>
            <hadIRAM2>0</hadIRAM2>
            <hadIROM2>0</hadIROM2>
            <StupSel>8</StupSel>
            <useUlib>1</useUlib>
            <EndSel>0</EndSel>
            <uLtcg>0</uLtcg>
            <RoSelD>3</RoSelD>
            <RwSelD>5</RwSelD>
            <CodeSel>0</CodeSel>
            <OptFeed>0</OptFeed>
            <NoZi1>0</NoZi1>
            <NoZi2>0</NoZi2>
            <NoZi3>0</NoZi3>
            <NoZi4>0</NoZi4>
            <NoZi5>0</NoZi5>
            <Ro1Chk>0</Ro1Chk>
            <Ro2Chk>0</Ro2Chk>
            <Ro3Chk>0</Ro3Chk>
            <Ir1Chk>1</Ir1Chk>
            <Ir2Chk>0</Ir2Chk>
            <Ra1Chk>0</Ra1Chk>
            <Ra2Chk>0</Ra2Chk>
            <Ra3Chk>0</Ra3Chk>
            <Im1Chk>1</Im1Chk>
            <Im2Chk>0</Im2Chk>
            <OnChipMemories>
              <Ocm1>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm1>
              <Ocm2>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm2>
              <Ocm3>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm3>
              <Ocm4>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm4>
              <Ocm5>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm5>
              <Ocm6>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm6>
              <IRAM>
                <Type>0</Type>
                <StartAddress>0x20000000</StartAddress>
                <Size>0x10000</Size>
              </IRAM>
              <IROM>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x80000</Size>
              </IROM>
              <XRAM>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </XRAM>
              <OCR_RVCT1>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT1>
              <OCR_RVCT2>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT2>
              <OCR_RVCT3>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT3>
              <OCR_RVCT4>
                <Type>1</Type>
                <StartAddress>0x12000</StartAddress>
                <Size>0x6e000</Size>
              </OCR_RVCT4>
              <OCR_RVCT5>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT5>
              <OCR_RVCT6>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT6>
              <OCR_RVCT7>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT7>
              <OCR_RVCT8>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT8>
              <OCR_RVCT9>
                <Type>0</Type>
                <StartAddress>0x20000b80</StartAddress>
                <Size>0xf480</Size>
              </OCR_RVCT9>
              <OCR_RVCT10>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT10>
            </OnChipMemories>
            <RvctStartVector></RvctStartVector>
          </ArmAdsMisc>
          <Cads>
            <interw>1</interw>
            <Optim>4</Optim>
            <oTime>0</oTime>
            <SplitLS>0</SplitLS>
            <OneElfS>1</OneElfS>
            <Strict>0</Strict>
            <EnumInt>0</EnumInt>
            <PlainCh>0</PlainCh>
            <Ropi>0</Ropi>
            <Rwpi>0</Rwpi>
            <wLevel>0</wLevel>
            <uThumb>0</uThumb>
            <uSurpInc>0</uSurpInc>
            <VariousControls>
              <MiscControls>--c99 --reduce_paths</MiscControls>
              <Define> BOARD_D52DK1 FLOAT_ABI_HARD NRF52 NRF52832_XXAA S212 SOFTDEVICE_PRESENT SWI_DISABLE0</Define>
              <Undefine></Undefine>
              <IncludePath>..\..\..\config;..\..\..\..\..\..\..\components;..\..\..\..\..\..\..\components\ant\ant_channel_config;..\..\..\..\..\..\..\components\boards;..\..\..\..\..\..\..\components\device;..\..\..\..\..\..\..\components\drivers_nrf\common;..\..\..\..\..\..\..\components\drivers_nrf\delay;..\..\..\..\..\..\..\components\drivers_nrf\gpiote;..\..\..\..\..\..\..\components\drivers_nrf\hal;..\..\..\..\..\..\..\components\libraries\atomic;..\..\..\..\..\..\..\components\libraries\balloc;..\..\..\..\..\..\..\components\libraries\bsp;..\..\..\..\..\..\..\components\libraries\button;..\..\..\..\..\..\..\components\libraries\experimental_log;..\..\..\..\..\..\..\components\libraries\experimental_log\src;..\..\..\..\..\..\..\components\libraries\experimental_memobj;..\..\..\..\..\..\..\components\libraries\experimental_section_vars;..\..\..\..\..\..\..\components\libraries\hardfault;..\..\..\..\..\..\..\components\libraries\hardfault\nrf52;..\..\..\..\..\..\..\components\libraries\mutex;..\..\..\..\..\..\..\components\libraries\pwr_mgmt;..\..\..\..\..\..\..\components\libraries\scheduler;..\..\..\..\..\..\..\components\libraries\strerror;..\..\..\..\..\..\..\components\libraries\timer;..\..\..\..\..\..\..\components\libraries\util;..\..\..\..\..\..\..\components\softdevice\common;..\..\..\..\..\..\..\components\softdevice\s212\headers;..\..\..\..\..\..\..\components\softdevice\s212\headers\nrf52;..\..\..\..\..\..\..\components\toolchain;..\..\..\..\..\..\..\components\toolchain\cmsis\include;..\config</IncludePath>
            </VariousControls>
          </Cads>
          <Aads>
            <interw>1</interw>
            <Ropi>0</Ropi>
            <Rwpi>0</Rwpi>
            <thumb>0</thumb>
            <SplitLS>0</SplitLS>
            <SwStkChk>0</SwStkChk>
            <NoWarn>0</NoWarn>
            <uSurpInc>0</uSurpInc>
            <VariousControls>
              <MiscControls> --cpreproc_opts=-DBOARD_D52DK1,-DFLOAT_ABI_HARD,-DNRF52,-DNRF52832_XXAA,-DS212,-DSOFTDEVICE_PRESENT,-DSWI_DISABLE0</MiscControls>
              <Define> BOARD_D52DK1 FLOAT_ABI_HARD NRF52 NRF52832_XXAA S212 SOFTDEVICE_PRESENT SWI_DISABLE0</Define>
              <Undefine></Undefine>
              <IncludePath>..\..\..\config;..\..\..\..\..\..\..\components;..\..\..\..\..\..\..\components\ant\ant_channel_config;..\..\..\..\..\..\..\components\boards;..\..\..\..\..\..\..\components\device;..\..\..\..\..\..\..\components\drivers_nrf\common;..\..\..\..\..\..\..\components\drivers_nrf\delay;..\..\..\..\..\..\..\components\drivers_nrf\gpiote;..\..\..\..\..\..\..\components\drivers_nrf\hal;..\..\..\..\..\..\..\components\libraries\atomic;..\..\..\..\..\..\..\components\libraries\balloc;..\..\..\..\..\..\..\components\libraries\bsp;..\..\..\..\..\..\..\components\libraries\button;..\..\..\..\..\..\..\components\libraries\experimental_log;..\..\..\..\..\..\..\components\libraries\experimental_log\src;..\..\..\..\..\..\..\components\libraries\experimental_memobj;..\..\..\..\..\..\..\components\libraries\experimental_section_vars;..\..\..\..\..\..\..\components\libraries\hardfault;..\..\..\..\..\..\..\components\libraries\hardfault\nrf52;..\..\..\..\..\..\..\components\libraries\mutex;..\..\..\..\..\..\..\components\libraries\pwr_mgmt;..\..\..\..\..\..\..\components\libraries\scheduler;..\..\..\..\..\..\..\components\libraries\strerror;..\..\..\..\..\..\..\components\libraries\timer;..\..\..\..\..\..\..\components\libraries\util;..\..\..\..\..\..\..\components\softdevice\common;..\..\..\..\..\..\..\components\softdevice\s212\headers;..\..\..\..\..\..\..\components\softdevice\s212\headers\nrf52;..\..\..\..\..\..\..\components\toolchain;..\..\..\..\..\..\..\components\toolchain\cmsis\include;..\config</IncludePath>
            </VariousControls>
          </Aads>
          <LDads>
            <umfTarg>1</umfTarg>
            <Ropi>0</Ropi>
            <Rwpi>0</Rwpi>
            <noStLib>0</noStLib>
            <RepFail>1</RepFail>
            <useFile>0</useFile>
            <TextAddressRange>0x00000000</TextAddressRange>
            <DataAddressRange>0x00000000</DataAddressRange>
            <ScatterFile></ScatterFile>
            <IncludeLibs></IncludeLibs>
            <IncludeLibsPath></IncludeLibsPath>
            <Misc>--diag_suppress 6330</Misc>
            <LinkerInputFile></LinkerInputFile>
            <DisabledWarnings></DisabledWarnings>
          </LDads>
        </TargetArmAds>
      </TargetOption>
      <Groups>        <Group>
          <GroupName>Application</GroupName>
          <Files>            <File>
              <FileName>ant_multi_channels_tx.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\ant_multi_channels_tx.c</FilePath>            </File>            <File>
              <FileName>main.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\main.c</FilePath>            </File>            <File>
              <FileName>sdk_config.h</FileName>
              <FileType>5</FileType>
              <FilePath>..\config\sdk_config.h</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>Board Definition</GroupName>
          <Files>            <File>
              <FileName>boards.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\boards\boards.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>Board Support</GroupName>
          <Files>            <File>
              <FileName>bsp.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\bsp\bsp.c</FilePath>            </File>            <File>
              <FileName>bsp_nfc.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\bsp\bsp_nfc.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>Device</GroupName>
          <Files>            <File>
              <FileName>arm_startup_nrf52.s</FileName>
              <FileType>2</FileType>
              <FilePath>..\..\..\..\..\..\..\components\toolchain\arm\arm_startup_nrf52.s</FilePath>            </File>            <File>
              <FileName>system_nrf52.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\toolchain\system_nrf52.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_ANT</GroupName>
          <Files>            <File>
              <FileName>ant_channel_config.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\ant\ant_channel_config\ant_channel_config.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_Drivers</GroupName>
          <Files>            <File>
              <FileName>nrf_drv_common.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\drivers_nrf\common\nrf_drv_common.c</FilePath>            </File>            <File>
              <FileName>nrf_drv_gpiote.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\drivers_nrf\gpiote\nrf_drv_gpiote.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_Libraries</GroupName>
          <Files>            <File>
              <FileName>app_button.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\button\app_button.c</FilePath>            </File>            <File>
              <FileName>app_error.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\util\app_error.c</FilePath>            </File>            <File>
              <FileName>app_error_weak.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\util\app_error_weak.c</FilePath>            </File>            <File>
              <FileName>app_scheduler.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\scheduler\app_scheduler.c</FilePath>            </File>            <File>
              <FileName>app_timer.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\timer\app_timer.c</FilePath>            </File>            <File>
              <FileName>app_util_platform.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\util\app_util_platform.c</FilePath>            </File>            <File>
              <FileName>hardfault_handler_keil.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\hardfault\nrf52\handler\hardfault_handler_keil.c</FilePath>            </File>            <File>
              <FileName>hardfault_implementation.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\hardfault\hardfault_implementation.c</FilePath>            </File>            <File>
              <FileName>nrf_assert.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\util\nrf_assert.c</FilePath>            </File>            <File>
              <FileName>nrf_balloc.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\balloc\nrf_balloc.c</FilePath>            </File>            <File>
              <FileName>nrf_memobj.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\experimental_memobj\nrf_memobj.c</FilePath>            </File>            <File>
              <FileName>nrf_pwr_mgmt.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\pwr_mgmt\nrf_pwr_mgmt.c</FilePath>            </File>            <File>
              <FileName>nrf_section_iter.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\experimental_section_vars\nrf_section_iter.c</FilePath>            </File>            <File>
              <FileName>nrf_strerror.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\strerror\nrf_strerror.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_Log</GroupName>
          <Files>            <File>
              <FileName>nrf_log_frontend.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\experimental_log\src\nrf_log_frontend.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_SoftDevice</GroupName>
          <Files>            <File>
              <FileName>nrf_sdh.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh.c</FilePath>            </File>            <File>
              <FileName>nrf_sdh_ant.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh_ant.c</FilePath>            </File>            <File>
              <FileName>nrf_sdh_soc.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh_soc.c</FilePath>            </File>          </Files>
        </Group>      </Groups>
    </Target>  </Targets>

</Project>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             <?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_opt.xsd">

  <SchemaVersion>1.0</SchemaVersion>

  <Header>### uVision Project, (C) Keil Software</Header>
  <Target>
    <TargetName>nrf52832_xxaa</TargetName>
    <ToolsetNumber>0x4</ToolsetNumber>
    <ToolsetName>ARM-ADS</ToolsetName>
    <TargetOption>
      <OPTTT>
        <gFlags>1</gFlags>
        <BeepAtEnd>1</BeepAtEnd>
        <RunSim>0</RunSim>
        <RunTarget>1</RunTarget>
      </OPTTT>
      <OPTHX>
        <HexSelection>1</HexSelection>
        <FlashByte>65535</FlashByte>
        <HexRangeLowAddress>0</HexRangeLowAddress>
        <HexRangeHighAddress>0</HexRangeHighAddress>
        <HexOffset>0</HexOffset>
      </OPTHX>
      <OPTLEX>
        <PageWidth>79</PageWidth>
        <PageLength>66</PageLength>
        <TabStop>8</TabStop>
        <ListingPath>.\_build\</ListingPath>
      </OPTLEX>
      <CpuCode>0</CpuCode>
      <DebugOpt>
        <uSim>0</uSim>
        <uTrg>1</uTrg>
        <sLdApp>1</sLdApp>
        <sGomain>1</sGomain>
        <sRbreak>1</sRbreak>
        <sRwatch>1</sRwatch>
        <sRmem>1</sRmem>
        <sRfunc>1</sRfunc>
        <sRbox>1</sRbox>
        <tLdApp>1</tLdApp>
        <tGomain>1</tGomain>
        <tRbreak>1</tRbreak>
        <tRwatch>1</tRwatch>
        <tRmem>1</tRmem>
        <tRfunc>0</tRfunc>
        <tRbox>1</tRbox>
        <tRtrace>0</tRtrace>
        <sRSysVw>1</sRSysVw>
        <tRSysVw>1</tRSysVw>
        <tPdscDbg>1</tPdscDbg>
        <sRunDeb>0</sRunDeb>
        <sLrtime>0</sLrtime>
        <nTsel>7</nTsel>
        <sDll></sDll>
        <sDllPa></sDllPa>
        <sDlgDll></sDlgDll>
        <sDlgPa></sDlgPa>
        <sIfile></sIfile>
        <tDll></tDll>
        <tDllPa></tDllPa>
        <tDlgDll></tDlgDll>
        <tDlgPa></tDlgPa>
        <tIfile></tIfile>
        <pMon>Segger\JL2CM3.dll</pMon>
      </DebugOpt>
      <TargetDriverDllRegistry>
        <SetRegEntry>
          <Number>0</Number>
          <Key>JL2CM3</Key>
          <Name>-U408001579 -O78 -S0 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(0BB11477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC2000 -FN2 -FF0nrf52xxx.flm -FS00 -FL0200000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx.flm) -FF1nrf52xxx_uicr -FS110001000 -FL11000 -FP1($$Device:nRF52832_xxAA$Flash\nrf52xxx_uicr.flm)</Name>
        </SetRegEntry>
        <SetRegEntry>
          <Number>0</Number>
          <Key>UL2CM3</Key>
          <Name>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0nrf52xxx -FS00 -FL0200000 -FP0($$Device:nRF52832_xxAA$Flash\nrf52xxx))</Name>
        </SetRegEntry>
      </TargetDriverDllRegistry>
      <Breakpoint/>
      <Tracepoint>
        <THDelay>0</THDelay>
      </Tracepoint>
      <DebugFlag>
        <trace>0</trace>
        <periodic>0</periodic>
        <aLwin>0</aLwin>
        <aCover>0</aCover>
        <aSer1>0</aSer1>
        <aSer2>0</aSer2>
        <aPa>0</aPa>
        <viewmode>0</viewmode>
        <vrSel>0</vrSel>
        <aSym>0</aSym>
        <aTbox>0</aTbox>
        <AscS1>0</AscS1>
        <AscS2>0</AscS2>
        <AscS3>0</AscS3>
        <aSer3>0</aSer3>
        <eProf>0</eProf>
        <aLa>0</aLa>
        <aPa1>0</aPa1>
        <AscS4>0</AscS4>
        <aSer4>0</aSer4>
        <StkLoc>0</StkLoc>
        <TrcWin>0</TrcWin>
        <newCpu>0</newCpu>
        <uProt>0</uProt>
      </DebugFlag>
      <LintExecutable></LintExecutable>
      <LintConfigFile></LintConfigFile>
    </TargetOption>
  </Target></ProjectOpt>


                                                                                                                                                                                                                                                                                                                                     <?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<Project xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_projx.xsd">

  <SchemaVersion>2.1</SchemaVersion>

  <Header>### uVision Project, (C) Keil Software</Header>

  <Targets>    <Target>
      <TargetName>nrf52832_xxaa</TargetName>
      <ToolsetNumber>0x4</ToolsetNumber>
      <ToolsetName>ARM-ADS</ToolsetName>
      <TargetOption>
        <TargetCommonOption>          <Device>nRF52832_xxAA</Device>
          <Vendor>Nordic Semiconductor</Vendor>
          <PackID>NordicSemiconductor.nRF_DeviceFamilyPack.8.15.0</PackID>
          <PackURL>http://developer.nordicsemi.com/nRF51_SDK/pieces/nRF_DeviceFamilyPack/</PackURL>          <Cpu>IROM(0x00000000,0x80000) IRAM(0x20000000,0x10000) CPUTYPE("Cortex-M4") FPU2 CLOCK(64000000) ELITTLE</Cpu>
          <FlashUtilSpec></FlashUtilSpec>
          <StartupFile></StartupFile>
          <FlashDriverDll></FlashDriverDll>
          <DeviceId>0</DeviceId>
          <RegisterFile>$$Device:nRF52832_xxAA$Device\Include\nrf.h</RegisterFile>
          <MemoryEnv></MemoryEnv>
          <Cmp></Cmp>
          <Asm></Asm>
          <Linker></Linker>
          <OHString></OHString>
          <InfinionOptionDll></InfinionOptionDll>
          <SLE66CMisc></SLE66CMisc>
          <SLE66AMisc></SLE66AMisc>
          <SLE66LinkerMisc></SLE66LinkerMisc>
          <SFDFile>..\..\..\..\..\..\..\svd\nrf52.svd</SFDFile>
          <bCustSvd>0</bCustSvd>
          <UseEnv>0</UseEnv>
          <BinPath></BinPath>
          <IncludePath></IncludePath>
          <LibPath></LibPath>
          <RegisterFilePath></RegisterFilePath>
          <DBRegisterFilePath></DBRegisterFilePath>
          <TargetStatus>
            <Error>0</Error>
            <ExitCodeStop>0</ExitCodeStop>
            <ButtonStop>0</ButtonStop>
            <NotGenerated>0</NotGenerated>
            <InvalidFlash>1</InvalidFlash>
          </TargetStatus>
          <OutputDirectory>.\_build\</OutputDirectory>
          <OutputName>nrf52832_xxaa</OutputName>
          <CreateExecutable>1</CreateExecutable>
          <CreateLib>0</CreateLib>
          <CreateHexFile>1</CreateHexFile>
          <DebugInformation>1</DebugInformation>
          <BrowseInformation>1</BrowseInformation>
          <ListingPath>.\_build\</ListingPath>
          <HexFormatSelection>1</HexFormatSelection>
          <Merge32K>0</Merge32K>
          <CreateBatchFile>0</CreateBatchFile>
          <BeforeCompile>
            <RunUserProg1>0</RunUserProg1>
            <RunUserProg2>0</RunUserProg2>
            <UserProg1Name></UserProg1Name>
            <UserProg2Name></UserProg2Name>
            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
            <nStopU1X>0</nStopU1X>
            <nStopU2X>0</nStopU2X>
          </BeforeCompile>
          <BeforeMake>
            <RunUserProg1>0</RunUserProg1>
            <RunUserProg2>0</RunUserProg2>
            <UserProg1Name></UserProg1Name>
            <UserProg2Name></UserProg2Name>
            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
            <nStopB1X>0</nStopB1X>
            <nStopB2X>0</nStopB2X>
          </BeforeMake>
          <AfterMake>
            <RunUserProg1>0</RunUserProg1>
            <RunUserProg2>0</RunUserProg2>
            <UserProg1Name></UserProg1Name>
            <UserProg2Name></UserProg2Name>
            <UserProg1Dos16Mode>0</UserProg1Dos16Mode>
            <UserProg2Dos16Mode>0</UserProg2Dos16Mode>
            <nStopA1X>0</nStopA1X>
            <nStopA2X>0</nStopA2X>
          </AfterMake>
          <SelectedForBatchBuild>0</SelectedForBatchBuild>
          <SVCSIdString></SVCSIdString>
        </TargetCommonOption>
        <CommonProperty>
          <UseCPPCompiler>0</UseCPPCompiler>
          <RVCTCodeConst>0</RVCTCodeConst>
          <RVCTZI>0</RVCTZI>
          <RVCTOtherData>0</RVCTOtherData>
          <ModuleSelection>0</ModuleSelection>
          <IncludeInBuild>1</IncludeInBuild>
          <AlwaysBuild>0</AlwaysBuild>
          <GenerateAssemblyFile>0</GenerateAssemblyFile>
          <AssembleAssemblyFile>0</AssembleAssemblyFile>
          <PublicsOnly>0</PublicsOnly>
          <StopOnExitCode>3</StopOnExitCode>
          <CustomArgument></CustomArgument>
          <IncludeLibraryModules></IncludeLibraryModules>
          <ComprImg>1</ComprImg>
        </CommonProperty>
        <DllOption>
          <SimDllName></SimDllName>
          <SimDllArguments></SimDllArguments>
          <SimDlgDll></SimDlgDll>
          <SimDlgDllArguments></SimDlgDllArguments>
          <TargetDllName>SARMCM3.DLL</TargetDllName>
          <TargetDllArguments>-MPU</TargetDllArguments>
          <TargetDlgDll>TCM.DLL</TargetDlgDll>
          <TargetDlgDllArguments>-pCM4</TargetDlgDllArguments>
        </DllOption>
        <DebugOption>
          <OPTHX>
            <HexSelection>1</HexSelection>
            <HexRangeLowAddress>0</HexRangeLowAddress>
            <HexRangeHighAddress>0</HexRangeHighAddress>
            <HexOffset>0</HexOffset>
            <Oh166RecLen>16</Oh166RecLen>
          </OPTHX>
          <Simulator>
            <UseSimulator>0</UseSimulator>
            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
            <RunToMain>1</RunToMain>
            <RestoreBreakpoints>1</RestoreBreakpoints>
            <RestoreWatchpoints>1</RestoreWatchpoints>
            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
            <RestoreFunctions>1</RestoreFunctions>
            <RestoreToolbox>1</RestoreToolbox>
            <LimitSpeedToRealTime>0</LimitSpeedToRealTime>
            <RestoreSysVw>1</RestoreSysVw>
          </Simulator>
          <Target>
            <UseTarget>1</UseTarget>
            <LoadApplicationAtStartup>1</LoadApplicationAtStartup>
            <RunToMain>1</RunToMain>
            <RestoreBreakpoints>1</RestoreBreakpoints>
            <RestoreWatchpoints>1</RestoreWatchpoints>
            <RestoreMemoryDisplay>1</RestoreMemoryDisplay>
            <RestoreFunctions>0</RestoreFunctions>
            <RestoreToolbox>1</RestoreToolbox>
            <RestoreTracepoints>0</RestoreTracepoints>
            <RestoreSysVw>1</RestoreSysVw>            <UsePdscDebugDescription>1</UsePdscDebugDescription>          </Target>
          <RunDebugAfterBuild>0</RunDebugAfterBuild>
          <TargetSelection>-1</TargetSelection>
          <SimDlls>
            <CpuDll></CpuDll>
            <CpuDllArguments></CpuDllArguments>
            <PeripheralDll></PeripheralDll>
            <PeripheralDllArguments></PeripheralDllArguments>
            <InitializationFile></InitializationFile>
          </SimDlls>
          <TargetDlls>
            <CpuDll></CpuDll>
            <CpuDllArguments></CpuDllArguments>
            <PeripheralDll></PeripheralDll>
            <PeripheralDllArguments></PeripheralDllArguments>
            <InitializationFile></InitializationFile>
            <Driver>Segger\JL2CM3.dll</Driver>
          </TargetDlls>
        </DebugOption>
        <Utilities>
          <Flash1>
            <UseTargetDll>1</UseTargetDll>
            <UseExternalTool>0</UseExternalTool>
            <RunIndependent>0</RunIndependent>
            <UpdateFlashBeforeDebugging>1</UpdateFlashBeforeDebugging>
            <Capability>1</Capability>
            <DriverSelection>4099</DriverSelection>
          </Flash1>
          <bUseTDR>1</bUseTDR>
          <Flash2>Segger\JL2CM3.dll</Flash2>
          <Flash3></Flash3>
          <Flash4></Flash4>
        </Utilities>
        <TargetArmAds>
          <ArmAdsMisc>
            <GenerateListings>0</GenerateListings>
            <asHll>1</asHll>
            <asAsm>1</asAsm>
            <asMacX>1</asMacX>
            <asSyms>1</asSyms>
            <asFals>1</asFals>
            <asDbgD>1</asDbgD>
            <asForm>1</asForm>
            <ldLst>0</ldLst>
            <ldmm>1</ldmm>
            <ldXref>1</ldXref>
            <BigEnd>0</BigEnd>
            <AdsALst>1</AdsALst>
            <AdsACrf>1</AdsACrf>
            <AdsANop>0</AdsANop>
            <AdsANot>0</AdsANot>
            <AdsLLst>1</AdsLLst>
            <AdsLmap>1</AdsLmap>
            <AdsLcgr>1</AdsLcgr>
            <AdsLsym>1</AdsLsym>
            <AdsLszi>1</AdsLszi>
            <AdsLtoi>1</AdsLtoi>
            <AdsLsun>1</AdsLsun>
            <AdsLven>1</AdsLven>
            <AdsLsxf>1</AdsLsxf>
            <RvctClst>0</RvctClst>
            <GenPPlst>0</GenPPlst>
            <AdsCpuType>"Cortex-M4"</AdsCpuType>
            <RvctDeviceName></RvctDeviceName>
            <mOS>0</mOS>
            <uocRom>0</uocRom>
            <uocRam>0</uocRam>
            <hadIROM>1</hadIROM>
            <hadIRAM>1</hadIRAM>
            <hadXRAM>0</hadXRAM>
            <uocXRam>0</uocXRam>
            <RvdsVP>2</RvdsVP>
            <hadIRAM2>0</hadIRAM2>
            <hadIROM2>0</hadIROM2>
            <StupSel>8</StupSel>
            <useUlib>1</useUlib>
            <EndSel>0</EndSel>
            <uLtcg>0</uLtcg>
            <nSecure>0</nSecure>
            <RoSelD>3</RoSelD>
            <RwSelD>3</RwSelD>
            <CodeSel>0</CodeSel>
            <OptFeed>0</OptFeed>
            <NoZi1>0</NoZi1>
            <NoZi2>0</NoZi2>
            <NoZi3>0</NoZi3>
            <NoZi4>0</NoZi4>
            <NoZi5>0</NoZi5>
            <Ro1Chk>0</Ro1Chk>
            <Ro2Chk>0</Ro2Chk>
            <Ro3Chk>0</Ro3Chk>
            <Ir1Chk>1</Ir1Chk>
            <Ir2Chk>0</Ir2Chk>
            <Ra1Chk>0</Ra1Chk>
            <Ra2Chk>0</Ra2Chk>
            <Ra3Chk>0</Ra3Chk>
            <Im1Chk>1</Im1Chk>
            <Im2Chk>0</Im2Chk>
            <OnChipMemories>
              <Ocm1>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm1>
              <Ocm2>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm2>
              <Ocm3>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm3>
              <Ocm4>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm4>
              <Ocm5>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm5>
              <Ocm6>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </Ocm6>
              <IRAM>
                <Type>0</Type>
                <StartAddress>0x20000000</StartAddress>
                <Size>0x10000</Size>
              </IRAM>
              <IROM>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x80000</Size>
              </IROM>
              <XRAM>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </XRAM>
              <OCR_RVCT1>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT1>
              <OCR_RVCT2>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT2>
              <OCR_RVCT3>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT3>
              <OCR_RVCT4>
                <Type>1</Type>
                <StartAddress>0x12000</StartAddress>
                <Size>0x6e000</Size>
              </OCR_RVCT4>
              <OCR_RVCT5>
                <Type>1</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT5>
              <OCR_RVCT6>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT6>
              <OCR_RVCT7>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT7>
              <OCR_RVCT8>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT8>
              <OCR_RVCT9>
                <Type>0</Type>
                <StartAddress>0x20000b80</StartAddress>
                <Size>0xf480</Size>
              </OCR_RVCT9>
              <OCR_RVCT10>
                <Type>0</Type>
                <StartAddress>0x0</StartAddress>
                <Size>0x0</Size>
              </OCR_RVCT10>
            </OnChipMemories>
            <RvctStartVector></RvctStartVector>
          </ArmAdsMisc>
          <Cads>
            <interw>1</interw>
            <Optim>4</Optim>
            <oTime>0</oTime>
            <SplitLS>0</SplitLS>
            <OneElfS>1</OneElfS>
            <Strict>0</Strict>
            <EnumInt>0</EnumInt>
            <PlainCh>0</PlainCh>
            <Ropi>0</Ropi>
            <Rwpi>0</Rwpi>
            <wLevel>0</wLevel>
            <uThumb>0</uThumb>
            <uSurpInc>0</uSurpInc>
            <uC99>1</uC99>
            <useXO>0</useXO>
            <v6Lang>0</v6Lang>
            <v6LangP>0</v6LangP>
            <vShortEn>0</vShortEn>
            <vShortWch>0</vShortWch>
            <VariousControls>
              <MiscControls>--reduce_paths</MiscControls>
              <Define> BOARD_D52DK1 FLOAT_ABI_HARD NRF52 NRF52832_XXAA S212 SOFTDEVICE_PRESENT SWI_DISABLE0</Define>
              <Undefine></Undefine>
              <IncludePath>..\..\..\config;..\..\..\..\..\..\..\components;..\..\..\..\..\..\..\components\ant\ant_channel_config;..\..\..\..\..\..\..\components\boards;..\..\..\..\..\..\..\components\drivers_nrf\common;..\..\..\..\..\..\..\components\drivers_nrf\delay;..\..\..\..\..\..\..\components\drivers_nrf\gpiote;..\..\..\..\..\..\..\components\drivers_nrf\hal;..\..\..\..\..\..\..\components\libraries\atomic;..\..\..\..\..\..\..\components\libraries\balloc;..\..\..\..\..\..\..\components\libraries\bsp;..\..\..\..\..\..\..\components\libraries\button;..\..\..\..\..\..\..\components\libraries\experimental_log;..\..\..\..\..\..\..\components\libraries\experimental_log\src;..\..\..\..\..\..\..\components\libraries\experimental_memobj;..\..\..\..\..\..\..\components\libraries\experimental_section_vars;..\..\..\..\..\..\..\components\libraries\hardfault;..\..\..\..\..\..\..\components\libraries\hardfault\nrf52;..\..\..\..\..\..\..\components\libraries\mutex;..\..\..\..\..\..\..\components\libraries\pwr_mgmt;..\..\..\..\..\..\..\components\libraries\scheduler;..\..\..\..\..\..\..\components\libraries\strerror;..\..\..\..\..\..\..\components\libraries\timer;..\..\..\..\..\..\..\components\libraries\util;..\..\..\..\..\..\..\components\softdevice\common;..\..\..\..\..\..\..\components\softdevice\s212\headers;..\..\..\..\..\..\..\components\softdevice\s212\headers\nrf52;..\..\..\..\..\..\..\components\toolchain;..\config</IncludePath>
            </VariousControls>
          </Cads>
          <Aads>
            <interw>1</interw>
            <Ropi>0</Ropi>
            <Rwpi>0</Rwpi>
            <thumb>0</thumb>
            <SplitLS>0</SplitLS>
            <SwStkChk>0</SwStkChk>
            <NoWarn>0</NoWarn>
            <uSurpInc>0</uSurpInc>
            <useXO>0</useXO>
            <VariousControls>
              <MiscControls> --cpreproc_opts=-DBOARD_D52DK1,-DFLOAT_ABI_HARD,-DNRF52,-DNRF52832_XXAA,-DS212,-DSOFTDEVICE_PRESENT,-DSWI_DISABLE0</MiscControls>
              <Define> BOARD_D52DK1 FLOAT_ABI_HARD NRF52 NRF52832_XXAA S212 SOFTDEVICE_PRESENT SWI_DISABLE0</Define>
              <Undefine></Undefine>
              <IncludePath>..\..\..\config;..\..\..\..\..\..\..\components;..\..\..\..\..\..\..\components\ant\ant_channel_config;..\..\..\..\..\..\..\components\boards;..\..\..\..\..\..\..\components\drivers_nrf\common;..\..\..\..\..\..\..\components\drivers_nrf\delay;..\..\..\..\..\..\..\components\drivers_nrf\gpiote;..\..\..\..\..\..\..\components\drivers_nrf\hal;..\..\..\..\..\..\..\components\libraries\atomic;..\..\..\..\..\..\..\components\libraries\balloc;..\..\..\..\..\..\..\components\libraries\bsp;..\..\..\..\..\..\..\components\libraries\button;..\..\..\..\..\..\..\components\libraries\experimental_log;..\..\..\..\..\..\..\components\libraries\experimental_log\src;..\..\..\..\..\..\..\components\libraries\experimental_memobj;..\..\..\..\..\..\..\components\libraries\experimental_section_vars;..\..\..\..\..\..\..\components\libraries\hardfault;..\..\..\..\..\..\..\components\libraries\hardfault\nrf52;..\..\..\..\..\..\..\components\libraries\mutex;..\..\..\..\..\..\..\components\libraries\pwr_mgmt;..\..\..\..\..\..\..\components\libraries\scheduler;..\..\..\..\..\..\..\components\libraries\strerror;..\..\..\..\..\..\..\components\libraries\timer;..\..\..\..\..\..\..\components\libraries\util;..\..\..\..\..\..\..\components\softdevice\common;..\..\..\..\..\..\..\components\softdevice\s212\headers;..\..\..\..\..\..\..\components\softdevice\s212\headers\nrf52;..\..\..\..\..\..\..\components\toolchain;..\config</IncludePath>
            </VariousControls>
          </Aads>
          <LDads>
            <umfTarg>1</umfTarg>
            <Ropi>0</Ropi>
            <Rwpi>0</Rwpi>
            <noStLib>0</noStLib>
            <RepFail>1</RepFail>
            <useFile>0</useFile>
            <TextAddressRange>0x00000000</TextAddressRange>
            <DataAddressRange>0x20000000</DataAddressRange>
            <pXoBase></pXoBase>
            <ScatterFile></ScatterFile>
            <IncludeLibs></IncludeLibs>
            <IncludeLibsPath></IncludeLibsPath>
            <Misc>--diag_suppress 6330</Misc>
            <LinkerInputFile></LinkerInputFile>
            <DisabledWarnings></DisabledWarnings>
          </LDads>
        </TargetArmAds>
      </TargetOption>
      <Groups>        <Group>
          <GroupName>Application</GroupName>
          <Files>            <File>
              <FileName>ant_multi_channels_tx.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\ant_multi_channels_tx.c</FilePath>            </File>            <File>
              <FileName>main.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\main.c</FilePath>            </File>            <File>
              <FileName>sdk_config.h</FileName>
              <FileType>5</FileType>
              <FilePath>..\config\sdk_config.h</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>Board Definition</GroupName>
          <Files>            <File>
              <FileName>boards.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\boards\boards.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>Board Support</GroupName>
          <Files>            <File>
              <FileName>bsp.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\bsp\bsp.c</FilePath>            </File>            <File>
              <FileName>bsp_nfc.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\bsp\bsp_nfc.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_ANT</GroupName>
          <Files>            <File>
              <FileName>ant_channel_config.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\ant\ant_channel_config\ant_channel_config.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_Drivers</GroupName>
          <Files>            <File>
              <FileName>nrf_drv_common.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\drivers_nrf\common\nrf_drv_common.c</FilePath>            </File>            <File>
              <FileName>nrf_drv_gpiote.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\drivers_nrf\gpiote\nrf_drv_gpiote.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_Libraries</GroupName>
          <Files>            <File>
              <FileName>app_button.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\button\app_button.c</FilePath>            </File>            <File>
              <FileName>app_error.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\util\app_error.c</FilePath>            </File>            <File>
              <FileName>app_error_weak.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\util\app_error_weak.c</FilePath>            </File>            <File>
              <FileName>app_scheduler.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\scheduler\app_scheduler.c</FilePath>            </File>            <File>
              <FileName>app_timer.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\timer\app_timer.c</FilePath>            </File>            <File>
              <FileName>app_util_platform.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\util\app_util_platform.c</FilePath>            </File>            <File>
              <FileName>hardfault_handler_keil.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\hardfault\nrf52\handler\hardfault_handler_keil.c</FilePath>            </File>            <File>
              <FileName>hardfault_implementation.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\hardfault\hardfault_implementation.c</FilePath>            </File>            <File>
              <FileName>nrf_assert.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\util\nrf_assert.c</FilePath>            </File>            <File>
              <FileName>nrf_balloc.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\balloc\nrf_balloc.c</FilePath>            </File>            <File>
              <FileName>nrf_memobj.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\experimental_memobj\nrf_memobj.c</FilePath>            </File>            <File>
              <FileName>nrf_pwr_mgmt.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\pwr_mgmt\nrf_pwr_mgmt.c</FilePath>            </File>            <File>
              <FileName>nrf_section_iter.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\experimental_section_vars\nrf_section_iter.c</FilePath>            </File>            <File>
              <FileName>nrf_strerror.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\strerror\nrf_strerror.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_Log</GroupName>
          <Files>            <File>
              <FileName>nrf_log_frontend.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\libraries\experimental_log\src\nrf_log_frontend.c</FilePath>            </File>          </Files>
        </Group>        <Group>
          <GroupName>nRF_SoftDevice</GroupName>
          <Files>            <File>
              <FileName>nrf_sdh.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh.c</FilePath>            </File>            <File>
              <FileName>nrf_sdh_ant.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh_ant.c</FilePath>            </File>            <File>
              <FileName>nrf_sdh_soc.c</FileName>
              <FileType>1</FileType>
              <FilePath>..\..\..\..\..\..\..\components\softdevice\common\nrf_sdh_soc.c</FilePath>            </File>          </Files>
        </Group>      </Groups>
    </Target>  </Targets><RTE>
  <packages>
    <filter>
      <targetInfos/>
    </filter>    <package name="CMSIS" url="http://www.keil.com/pack/" vendor="ARM" version="4.5.0">
      <targetInfos>        <targetInfo name="nrf52832_xxaa" versionMatchMode="fixed"/>      </targetInfos>
    </package>
    <package name="nRF_DeviceFamilyPack" url="http://developer.nordicsemi.com/nRF51_SDK/pieces/nRF_DeviceFamilyPack/" vendor="NordicSemiconductor" version="8.15.0">
      <targetInfos>        <targetInfo name="nrf52832_xxaa" versionMatchMode="fixed"/>      </targetInfos>
    </package>  </packages>
  <apis/>
  <components>    <component Cclass="CMSIS" Cgroup="CORE" Cvendor="ARM" Cversion="4.3.0" condition="CMSIS Core">
      <package name="CMSIS" url="http://www.keil.com/pack/" vendor="ARM" version="4.5.0"/>
      <targetInfos>        <targetInfo name="nrf52832_xxaa" versionMatchMode="fixed"/>      </targetInfos>
    </component>
    <component Cclass="Device" Cgroup="Startup" Cvendor="NordicSemiconductor" Cversion="8.15.0" condition="nRF5x Series CMSIS Device">
      <package name="nRF_DeviceFamilyPack" url="http://developer.nordicsemi.com/nRF51_SDK/pieces/nRF_DeviceFamilyPack/" vendor="NordicSemiconductor" version="8.15.0"/>
      <targetInfos>        <targetInfo name="nrf52832_xxaa" versionMatchMode="fixed"/>      </targetInfos>
    </component>  </components>
  <files>  </files>
</RTE>
</Project>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         INDX( 	 &I            (                                  ?`          >`    kk)W	>B|]kk)Wm9W                     0a n t _ m u l t i _ c h a n n e l s _ t x _ d 5 2 _ s t a r t e r k i t _ s 2 1 2 . u v o p t x       @`          >`    )Wl;B|])W	n9W p      wi              1a n t _ m u l t i _ c h a n n e l s _ t x _ d 5 2 _ s t a r t e r k i t _ s 2 1 2 . u v p r o j x     ?`    p Z     >`    kk)W	>B|]kk)Wm9W                    A N T _ M U ~ 1 . U V O       @`    p Z     >`    )Wl;B|])W	n9W p      wi              A N T _ M U ~ 1 . U V P                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              /* Linker script to configure memory regions. */

SEARCH_DIR(.)
GROUP(-lgcc -lc -lnosys)

MEMORY
{
  FLASH (rx) : ORIGIN = 0x12000, LENGTH = 0x6e000
  RAM (rwx) :  ORIGIN = 0x20000b80, LENGTH = 0xf480
  
}

SECTIONS
{
}

SECTIONS
{
  . = ALIGN(4);
  .mem_section_dummy_ram :
  {
  }
  .log_dynamic_data :
  {
    PROVIDE(__start_log_dynamic_data = .);
    KEEP(*(SORT(.log_dynamic_data*)))
    PROVIDE(__stop_log_dynamic_data = .);
  } > RAM

} INSERT AFTER .data;

SECTIONS
{
  .mem_section_dummy_rom :
  {
  }
  .sdh_soc_observers :
  {
    PROVIDE(__start_sdh_soc_observers = .);
    KEEP(*(SORT(.sdh_soc_observers*)))
    PROVIDE(__stop_sdh_soc_observers = .);
  } > FLASH
  .sdh_ant_observers :
  {
    PROVIDE(__start_sdh_ant_observers = .);
    KEEP(*(SORT(.sdh_ant_observers*)))
    PROVIDE(__stop_sdh_ant_observers = .);
  } > FLASH
  .pwr_mgmt_data :
  {
    PROVIDE(__start_pwr_mgmt_data = .);
    KEEP(*(SORT(.pwr_mgmt_data*)))
    PROVIDE(__stop_pwr_mgmt_data = .);
  } > FLASH
  .log_const_data :
  {
    PROVIDE(__start_log_const_data = .);
    KEEP(*(SORT(.log_const_data*)))
    PROVIDE(__stop_log_const_data = .);
  } > FLASH
  .sdh_req_observers :
  {
    PROVIDE(__start_sdh_req_observers = .);
    KEEP(*(SORT(.sdh_req_observers*)))
    PROVIDE(__stop_sdh_req_observers = .);
  } > FLASH
  .sdh_state_observers :
  {
    PROVIDE(__start_sdh_state_observers = .);
    KEEP(*(SORT(.sdh_state_observers*)))
    PROVIDE(__stop_sdh_state_observers = .);
  } > FLASH
  .sdh_stack_observers :
  {
    PROVIDE(__start_sdh_stack_observers = .);
    KEEP(*(SORT(.sdh_stack_observers*)))
    PROVIDE(__stop_sdh_stack_observers = .);
  } > FLASH
  

} INSERT AFTER .text

INCLUDE "nrf5x_common.ld"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  PROJECT_NAME     := ant_multi_channels_tx_d52_starterkit_s212
TARGETS          := nrf52832_xxaa
OUTPUT_DIRECTORY := _build

SDK_ROOT := ../../../../../../..
PROJ_DIR := ../../..

$(OUTPUT_DIRECTORY)/nrf52832_xxaa.out: \
  LINKER_SCRIPT  := ant_multi_channels_tx_gcc_nrf52.ld

# Source files common to all targets
SRC_FILES += \
  $(SDK_ROOT)/components/libraries/experimental_log/src/nrf_log_frontend.c \
  $(SDK_ROOT)/components/boards/boards.c \
  $(SDK_ROOT)/components/libraries/button/app_button.c \
  $(SDK_ROOT)/components/libraries/util/app_error.c \
  $(SDK_ROOT)/components/libraries/util/app_error_weak.c \
  $(SDK_ROOT)/components/libraries/scheduler/app_scheduler.c \
  $(SDK_ROOT)/components/libraries/timer/app_timer.c \
  $(SDK_ROOT)/components/libraries/util/app_util_platform.c \
  $(SDK_ROOT)/components/libraries/hardfault/nrf52/handler/hardfault_handler_gcc.c \
  $(SDK_ROOT)/components/libraries/hardfault/hardfault_implementation.c \
  $(SDK_ROOT)/components/libraries/util/nrf_assert.c \
  $(SDK_ROOT)/components/libraries/balloc/nrf_balloc.c \
  $(SDK_ROOT)/components/libraries/experimental_memobj/nrf_memobj.c \
  $(SDK_ROOT)/components/libraries/pwr_mgmt/nrf_pwr_mgmt.c \
  $(SDK_ROOT)/components/libraries/experimental_section_vars/nrf_section_iter.c \
  $(SDK_ROOT)/components/libraries/strerror/nrf_strerror.c \
  $(SDK_ROOT)/components/drivers_nrf/common/nrf_drv_common.c \
  $(SDK_ROOT)/components/drivers_nrf/gpiote/nrf_drv_gpiote.c \
  $(SDK_ROOT)/components/ant/ant_channel_config/ant_channel_config.c \
  $(SDK_ROOT)/components/libraries/bsp/bsp.c \
  $(SDK_ROOT)/components/libraries/bsp/bsp_nfc.c \
  $(PROJ_DIR)/ant_multi_channels_tx.c \
  $(PROJ_DIR)/main.c \
  $(SDK_ROOT)/components/toolchain/gcc/gcc_startup_nrf52.S \
  $(SDK_ROOT)/components/toolchain/system_nrf52.c \
  $(SDK_ROOT)/components/softdevice/common/nrf_sdh.c \
  $(SDK_ROOT)/components/softdevice/common/nrf_sdh_ant.c \
  $(SDK_ROOT)/components/softdevice/common/nrf_sdh_soc.c \

# Include folders common to all targets
INC_FOLDERS += \
  $(SDK_ROOT)/components/softdevice/s212/headers \
  $(SDK_ROOT)/components/drivers_nrf/common \
  $(SDK_ROOT)/components/libraries/experimental_section_vars \
  $(SDK_ROOT)/components/libraries/hardfault/nrf52 \
  $(SDK_ROOT)/components/libraries/experimental_log \
  $(SDK_ROOT)/components/libraries/experimental_memobj \
  $(SDK_ROOT)/components/libraries/atomic \
  $(SDK_ROOT)/components/device \
  $(SDK_ROOT)/components/libraries/hardfault \
  $(SDK_ROOT)/components/toolchain/cmsis/include \
  $(SDK_ROOT)/components/libraries/balloc \
  $(SDK_ROOT)/components/drivers_nrf/hal \
  $(SDK_ROOT)/components \
  $(SDK_ROOT)/components/libraries/scheduler \
  $(SDK_ROOT)/components/libraries/strerror \
  $(SDK_ROOT)/components/softdevice/s212/headers/nrf52 \
  $(SDK_ROOT)/components/libraries/experimental_log/src \
  $(SDK_ROOT)/components/libraries/pwr_mgmt \
  $(SDK_ROOT)/components/softdevice/common \
  $(SDK_ROOT)/components/ant/ant_channel_config \
  ../config \
  $(SDK_ROOT)/components/toolchain/gcc \
  $(SDK_ROOT)/components/drivers_nrf/delay \
  $(SDK_ROOT)/components/libraries/mutex \
  $(SDK_ROOT)/components/drivers_nrf/gpiote \
  $(SDK_ROOT)/components/libraries/bsp \
  $(SDK_ROOT)/components/boards \
  $(SDK_ROOT)/components/libraries/timer \
  $(SDK_ROOT)/components/libraries/button \
  $(SDK_ROOT)/components/libraries/util \
  $(SDK_ROOT)/components/toolchain \

# Libraries common to all targets
LIB_FILES += \

# Optimization flags
OPT = -O3 -g3
# Uncomment the line below to enable link time optimization
#OPT += -flto

# C flags common to all targets
CFLAGS += $(OPT)
CFLAGS += -DBOARD_D52DK1
CFLAGS += -DFLOAT_ABI_HARD
CFLAGS += -DNRF52
CFLAGS += -DNRF52832_XXAA
CFLAGS += -DS212
CFLAGS += -DSOFTDEVICE_PRESENT
CFLAGS += -DSWI_DISABLE0
CFLAGS += -mcpu=cortex-m4
CFLAGS += -mthumb -mabi=aapcs
CFLAGS +=  -Wall -Werror
CFLAGS += -mfloat-abi=hard -mfpu=fpv4-sp-d16
# keep every function in a separate section, this allows linker to discard unused ones
CFLAGS += -ffunction-sections -fdata-sections -fno-strict-aliasing
CFLAGS += -fno-builtin -fshort-enums 

# C++ flags common to all targets
CXXFLAGS += $(OPT)

# Assembler flags common to all targets
ASMFLAGS += -g3
ASMFLAGS += -mcpu=cortex-m4
ASMFLAGS += -mthumb -mabi=aapcs
ASMFLAGS += -mfloat-abi=hard -mfpu=fpv4-sp-d16
ASMFLAGS += -DBOARD_D52DK1
ASMFLAGS += -DFLOAT_ABI_HARD
ASMFLAGS += -DNRF52
ASMFLAGS += -DNRF52832_XXAA
ASMFLAGS += -DS212
ASMFLAGS += -DSOFTDEVICE_PRESENT
ASMFLAGS += -DSWI_DISABLE0

# Linker flags
LDFLAGS += $(OPT)
LDFLAGS += -mthumb -mabi=aapcs -L $(TEMPLATE_PATH) -T$(LINKER_SCRIPT)
LDFLAGS += -mcpu=cortex-m4
LDFLAGS += -mfloat-abi=hard -mfpu=fpv4-sp-d16
# let linker dump unused sections
LDFLAGS += -Wl,--gc-sections
# use newlib in nano version
LDFLAGS += --specs=nano.specs


# Add standard libraries at the very end of the linker input, after all objects
# that may need symbols provided by these libraries.
LIB_FILES += -lc -lnosys -lm


.PHONY: default help

# Default target - first one defined
default: nrf52832_xxaa

# Print all targets that can be built
help:
	@echo following targets are available:
	@echo		nrf52832_xxaa
	@echo		sdk_config - starting external tool for editing sdk_config.h
	@echo		flash      - flashing binary

TEMPLATE_PATH := $(SDK_ROOT)/components/toolchain/gcc


include $(TEMPLATE_PATH)/Makefile.common

$(foreach target, $(TARGETS), $(call define_target, $(target)))

.PHONY: flash erase

# Flash the program
flash: $(OUTPUT_DIRECTORY)/nrf52832_xxaa.hex
	@echo Flashing: $<
	nrfjprog -f nrf52 --program $< --sectorerase
	nrfjprog -f nrf52 --reset

erase:
	nrfjprog -f nrf52 --eraseall

SDK_CONFIG_FILE := ../config/sdk_config.h
CMSIS_CONFIG_TOOL := $(SDK_ROOT)/external_tools/cmsisconfig/CMSIS_Configuration_Wizard.jar
sdk_config:
	java -jar $(CMSIS_CONFIG_TOOL) $(SDK_CONFIG_FILE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        /**
 * Copyright (c) 2017 - 2017, Nordic Semiconductor ASA
 * 
 * All rights reserved.
 * 
 * Redistribution and use in source and binary forms, with or without modification,
 * are permitted provided that the following conditions are met:
 * 
 * 1. Redistributions of source code must retain the above copyright notice, this
 *    list of conditions and the following disclaimer.
 * 
 * 2. Redistributions in binary form, except as embedded into a Nordic
 *    Semiconductor ASA integrated circuit in a product or a software update for
 *    such product, must reproduce the above copyright notice, this list of
 *    conditions and the following disclaimer in the documentation and/or other
 *    materials provided with the distribution.
 * 
 * 3. Neither the name of Nordic Semiconductor ASA nor the names of its
 *    contributors may be used to endorse or promote products derived from this
 *    software without specific prior written permission.
 * 
 * 4. This software, with or without modification, must only be used with a
 *    Nordic Semiconductor ASA integrated circuit.
 * 
 * 5. Any software provided in binary form under this license must not be reverse
 *    engineered, decompiled, modified and/or disassembled.
 * 
 * THIS SOFTWARE IS PROVIDED BY NORDIC SEMICONDUCTOR ASA "AS IS" AND ANY EXPRESS
 * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY, NONINFRINGEMENT, AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL NORDIC SEMICONDUCTOR ASA OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE
 * GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 * 
 */



#ifndef SDK_CONFIG_H
#define SDK_CONFIG_H
// <<< Use Configuration Wizard in Context Menu >>>\n
#ifdef USE_APP_CONFIG
#include "app_config.h"
#endif
// <h> Application 

//==========================================================
// <o> ANT_NETWORK_NUM - Network number. 
#ifndef ANT_NETWORK_NUM
#define ANT_NETWORK_NUM 0
#endif

// <o> CHAN_ID_DEV_TYPE - Channel ID: Device Type. 
#ifndef CHAN_ID_DEV_TYPE
#define CHAN_ID_DEV_TYPE 2
#endif

// <o> CHAN_ID_TRANS_TYPE - Channel ID: Transmission type. 
#ifndef CHAN_ID_TRANS_TYPE
#define CHAN_ID_TRANS_TYPE 1
#endif

// <o> CHAN_PERIOD - Channel Period (in 32 kHz counts). 
#ifndef CHAN_PERIOD
#define CHAN_PERIOD 8192
#endif

// <o> RF_FREQ - RF Frequency. 
#ifndef RF_FREQ
#define RF_FREQ 66
#endif

// </h> 
//==========================================================

// <h> nRF_ANT 

//==========================================================
// <q> ANT_CHANNEL_CONFIG_ENABLED  - ant_channel_config - ANT common channel configuration
 

#ifndef ANT_CHANNEL_CONFIG_ENABLED
#define ANT_CHANNEL_CONFIG_ENABLED 1
#endif

// </h> 
//==========================================================

// <h> nRF_Drivers 

//==========================================================
// <e> GPIOTE_ENABLED - nrf_drv_gpiote - GPIOTE peripheral driver
//==========================================================
#ifndef GPIOTE_ENABLED
#define GPIOTE_ENABLED 1
#endif
// <o> GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS - Number of lower power input pins 
#ifndef GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS
#define GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS 4
#endif

// <o> GPIOTE_CONFIG_IRQ_PRIORITY  - Interrupt priority
 

// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
// <0=> 0 (highest) 
// <1=> 1 
// <2=> 2 
// <3=> 3 
// <4=> 4 
// <5=> 5 
// <6=> 6 
// <7=> 7 

#ifndef GPIOTE_CONFIG_IRQ_PRIORITY
#define GPIOTE_CONFIG_IRQ_PRIORITY 7
#endif

// </e>

// <q> PERIPHERAL_RESOURCE_SHARING_ENABLED  - nrf_drv_common - Peripheral drivers common module
 

#ifndef PERIPHERAL_RESOURCE_SHARING_ENABLED
#define PERIPHERAL_RESOURCE_SHARING_ENABLED 0
#endif

// </h> 
//==========================================================

// <h> nRF_Libraries 

//==========================================================
// <e> APP_SCHEDULER_ENABLED - app_scheduler - Events scheduler
//==========================================================
#ifndef APP_SCHEDULER_ENABLED
#define APP_SCHEDULER_ENABLED 1
#endif
// <q> APP_SCHEDULER_WITH_PAUSE  - Enabling pause feature
 

#ifndef APP_SCHEDULER_WITH_PAUSE
#define APP_SCHEDULER_WITH_PAUSE 0
#endif

// <q> APP_SCHEDULER_WITH_PROFILER  - Enabling scheduler profiling
 

#ifndef APP_SCHEDULER_WITH_PROFILER
#define APP_SCHEDULER_WITH_PROFILER 0
#endif

// </e>

// <e> APP_TIMER_ENABLED - app_timer - Application timer functionality
//==========================================================
#ifndef APP_TIMER_ENABLED
#define APP_TIMER_ENABLED 1
#endif
// <o> APP_TIMER_CONFIG_RTC_FREQUENCY  - Configure RTC prescaler.
 
// <0=> 32768 Hz 
// <1=> 16384 Hz 
// <3=> 8192 Hz 
// <7=> 4096 Hz 
// <15=> 2048 Hz 
// <31=> 1024 Hz 

#ifndef APP_TIMER_CONFIG_RTC_FREQUENCY
#define APP_TIMER_CONFIG_RTC_FREQUENCY 0
#endif

// <o> APP_TIMER_CONFIG_IRQ_PRIORITY  - Interrupt priority
 

// <i> Priorities 0,2 (nRF51) and 0,1,4,5 (nRF52) are reserved for SoftDevice
// <0=> 0 (highest) 
// <1=> 1 
// <2=> 2 
// <3=> 3 
// <4=> 4 
// <5=> 5 
// <6=> 6 
// <7=> 7 

#ifndef APP_TIMER_CONFIG_IRQ_PRIORITY
#define APP_TIMER_CONFIG_IRQ_PRIORITY 7
#endif

// <o> APP_TIMER_CONFIG_OP_QUEUE_SIZE - Capacity of timer requests queue. 
// <i> Size of the queue depends on how many timers are used
// <i> in the system, how often timers are started and overall
// <i> system latency. If queue size is too small app_timer calls
// <i> will fail.

#ifndef APP_TIMER_CONFIG_OP_QUEUE_SIZE
#define APP_TIMER_CONFIG_OP_QUEUE_SIZE 10
#endif

// <q> APP_TIMER_CONFIG_USE_SCHEDULER  - Enable scheduling app_timer events to app_scheduler
 

#ifndef APP_TIMER_CONFIG_USE_SCHEDULER
#define APP_TIMER_CONFIG_USE_SCHEDULER 0
#endif

// <q> APP_TIMER_WITH_PROFILER  - Enable app_timer profiling
 

#ifndef APP_TIMER_WITH_PROFILER
#define APP_TIMER_WITH_PROFILER 0
#endif

// <q> APP_TIMER_KEEPS_RTC_ACTIVE  - Enable RTC always on
 

// <i> If option is enabled RTC is kept running even if there is no active timers.
// <i> This option can be used when app_timer is used for timestamping.

#ifndef APP_TIMER_KEEPS_RTC_ACTIVE
#define APP_TIMER_KEEPS_RTC_ACTIVE 0
#endif

// <o> APP_TIMER_CONFIG_SWI_NUMBER  - Configure SWI instance used.
 
// <0=> 0 
// <1=> 1 

#ifndef APP_TIMER_CONFIG_SWI_NUMBER
#define APP_TIMER_CONFIG_SWI_NUMBER 0
#endif

// </e>

// <q> BUTTON_ENABLED  - app_button - buttons handling module
 

#ifndef BUTTON_ENABLED
#define BUTTON_ENABLED 1
#endif

// <e> HARDFAULT_HANDLER_ENABLED - hardfault_default - HardFault default handler for debugging and release
//==========================================================
#ifndef HARDFAULT_HANDLER_ENABLED
#define HARDFAULT_HANDLER_ENABLED 1
#endif
// <q> HARDFAULT_HANDLER_GDB_PSP_BACKTRACE  - Bypass the GDB problem with multiple stack pointers backtrace
 

// <i> There is a known bug in GDB which causes it to incorrectly backtrace the code
// <i> when multiple stack pointers are used (main and process stack pointers).
// <i> This option enables the fix for that problem and allows to see the proper backtrace info.
// <i> It makes it possible to trace the code to the exact point where a HardFault appeared.
// <i> This option requires additional commands and may temporarily switch MSP stack to store data on PSP space.
// <i> This is an optional parameter - enable it while debugging.
// <i> Before a HardFault handler exits, the stack will be reverted to its previous value.

#ifndef HARDFAULT_HANDLER_GDB_PSP_BACKTRACE
#define HARDFAULT_HANDLER_GDB_PSP_BACKTRACE 1
#endif

// </e>

// <e> NRF_BALLOC_ENABLED - nrf_balloc - Block allocator module
//==========================================================
#ifndef NRF_BALLOC_ENABLED
#define NRF_BALLOC_ENABLED 1
#endif
// <e> NRF_BALLOC_CONFIG_DEBUG_ENABLED - Enables debug mode in the module.
//==========================================================
#ifndef NRF_BALLOC_CONFIG_DEBUG_ENABLED
#define NRF_BALLOC_CONFIG_DEBUG_ENABLED 0
#endif
// <o> NRF_BALLOC_CONFIG_HEAD_GUARD_WORDS - Number of words used as head guard.  <0-255> 


#ifndef NRF_BALLOC_CONFIG_HEAD_GUARD_WORDS
#define NRF_BALLOC_CONFIG_HEAD_GUARD_WORDS 1
#endif

// <o> NRF_BALLOC_CONFIG_TAIL_GUARD_WORDS - Number of words used as tail guard.  <0-255> 


#ifndef NRF_BALLOC_CONFIG_TAIL_GUARD_WORDS
#define NRF_BALLOC_CONFIG_TAIL_GUARD_WORDS 1
#endif

// <q> NRF_BALLOC_CONFIG_BASIC_CHECKS_ENABLED  - Enables basic checks in this module.
 

#ifndef NRF_BALLOC_CONFIG_BASIC_CHECKS_ENABLED
#define NRF_BALLOC_CONFIG_BASIC_CHECKS_ENABLED 0
#endif

// <q> NRF_BALLOC_CONFIG_DOUBLE_FREE_CHECK_ENABLED  - Enables double memory free check in this module.
 

#ifndef NRF_BALLOC_CONFIG_DOUBLE_FREE_CHECK_ENABLED
#define NRF_BALLOC_CONFIG_DOUBLE_FREE_CHECK_ENABLED 0
#endif

// <q> NRF_BALLOC_CONFIG_DATA_TRASHING_CHECK_ENABLED  - Enables free memory corruption check in this module.
 

#ifndef NRF_BALLOC_CONFIG_DATA_TRASHING_CHECK_ENABLED
#define NRF_BALLOC_CONFIG_DATA_TRASHING_CHECK_ENABLED 0
#endif

// </e>

// </e>

// <q> NRF_MEMOBJ_ENABLED  - nrf_memobj - Linked memory allocator module
 

#ifndef NRF_MEMOBJ_ENABLED
#define NRF_MEMOBJ_ENABLED 1
#endif

// <e> NRF_PWR_MGMT_ENABLED - nrf_pwr_mgmt - Power management module
//==========================================================
#ifndef NRF_PWR_MGMT_ENABLED
#define NRF_PWR_MGMT_ENABLED 1
#endif
// <e> NRF_PWR_MGMT_CONFIG_DEBUG_PIN_ENABLED - Enables pin debug in the module.

// <i> Selected pin will be set when CPU is in sleep mode.
//==========================================================
#ifndef NRF_PWR_MGMT_CONFIG_DEBUG_PIN_ENABLED
#define NRF_PWR_MGMT_CONFIG_DEBUG_PIN_ENABLED 0
#endif
// <o> NRF_PWR_MGMT_SLEEP_DEBUG_PIN  - Pin number
 
// <0=> 0 (P0.0) 
// <1=> 1 (P0.1) 
// <2=> 2 (P0.2) 
// <3=> 3 (P0.3) 
// <4=> 4 (P0.4) 
// <5=> 5 (P0.5) 
// <6=> 6 (P0.6) 
// <7=> 7 (P0.7) 
// <8=> 8 (P0.8) 
// <9=> 9 (P0.9) 
// <10=> 10 (P0.10) 
// <11=> 11 (P0.11) 
// <12=> 12 (P0.12) 
// <13=> 13 (P0.13) 
// <14=> 14 (P0.14) 
// <15=> 15 (P0.15) 
// <16=> 16 (P0.16) 
// <17=> 17 (P0.17) 
// <18=> 18 (P0.18) 
// <19=> 19 (P0.19) 
// <20=> 20 (P0.20) 
// <21=> 21 (P0.21) 
// <22=> 22 (P0.22) 
// <23=> 23 (P0.23) 
// <24=> 24 (P0.24) 
// <25=> 25 (P0.25) 
// <26=> 26 (P0.26) 
// <27=> 27 (P0.27) 
// <28=> 28 (P0.28) 
// <29=> 29 (P0.29) 
// <30=> 30 (P0.30) 
// <31=> 31 (P0.31) 
// <4294967295=> Not connected 

#ifndef NRF_PWR_MGMT_SLEEP_DEBUG_PIN
#define NRF_PWR_MGMT_SLEEP_DEBUG_PIN 31
#endif

// </e>

// <q> NRF_PWR_MGMT_CONFIG_CPU_USAGE_MONITOR_ENABLED  - Enables CPU usage monitor.
 

// <i> Module will trace percentage of CPU usage in one second intervals.

#ifndef NRF_PWR_MGMT_CONFIG_CPU_USAGE_MONITOR_ENABLED
#define NRF_PWR_MGMT_CONFIG_CPU_USAGE_MONITOR_ENABLED 0
#endif

// <e> NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_ENABLED - Enable standby timeout.
//==========================================================
#ifndef NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_ENABLED
#define NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_ENABLED 0
#endif
// <o> NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_S - Standby timeout (in seconds). 
// <i> Shutdown procedure will begin no earlier than after this number of seconds.

#ifndef NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_S
#define NRF_PWR_MGMT_CONFIG_STANDBY_TIMEOUT_S 3
#endif

// </e>

// <q> NRF_PWR_MGMT_CONFIG_FPU_SUPPORT_ENABLED  - Enables FPU event cleaning.
 

#ifndef NRF_PWR_MGMT_CONFIG_FPU_SUPPORT_ENABLED
#define NRF_PWR_MGMT_CONFIG_FPU_SUPPORT_ENABLED 1
#endif

// <q> NRF_PWR_MGMT_CONFIG_AUTO_SHUTDOWN_RETRY  - Blocked shutdown procedure will be retried every second.
 

#ifndef NRF_PWR_MGMT_CONFIG_AUTO_SHUTDOWN_RETRY
#define NRF_PWR_MGMT_CONFIG_AUTO_SHUTDOWN_RETRY 0
#endif

// <q> NRF_PWR_MGMT_CONFIG_USE_SCHEDULER  - Module will use @ref app_scheduler.
 

#ifndef NRF_PWR_MGMT_CONFIG_USE_SCHEDULER
#define NRF_PWR_MGMT_CONFIG_USE_SCHEDULER 0
#endif

// <o> NRF_PWR_MGMT_CONFIG_HANDLER_PRIORITY_COUNT - The number of priorities for module handlers. 
// <i> The number of stages of the shutdown process.

#ifndef NRF_PWR_MGMT_CONFIG_HANDLER_PRIORITY_COUNT
#define NRF_PWR_MGMT_CONFIG_HANDLER_PRIORITY_COUNT 3
#endif

// </e>

// <q> NRF_SECTION_ITER_ENABLED  - nrf_section_iter - Section iterator
 

#ifndef NRF_SECTION_ITER_ENABLED
#define NRF_SECTION_ITER_ENABLED 1
#endif

// <q> NRF_STRERROR_ENABLED  - nrf_strerror - Library for converting error code to string.
 

#ifndef NRF_STRERROR_ENABLED
#define NRF_STRERROR_ENABLED 1
#endif

// </h> 
//==========================================================

// <h> nRF_Log 

//==========================================================
// <h> nrf_log - Logger

//==========================================================
// <e> NRF_LOG_ENABLED - Logging module for nRF5 SDK
//==========================================================
#ifndef NRF_LOG_ENABLED
#define NRF_LOG_ENABLED 0
#endif
// <e> NRF_LOG_USES_COLORS - If enabled then ANSI escape code for colors is prefixed to every string
//==========================================================
#ifndef NRF_LOG_USES_COLORS
#define NRF_LOG_USES_COLORS 0
#endif
// <o> NRF_LOG_COLOR_DEFAULT  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_LOG_COLOR_DEFAULT
#define NRF_LOG_COLOR_DEFAULT 0
#endif

// <o> NRF_LOG_ERROR_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_LOG_ERROR_COLOR
#define NRF_LOG_ERROR_COLOR 2
#endif

// <o> NRF_LOG_WARNING_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_LOG_WARNING_COLOR
#define NRF_LOG_WARNING_COLOR 4
#endif

// </e>

// <o> NRF_LOG_DEFAULT_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_LOG_DEFAULT_LEVEL
#define NRF_LOG_DEFAULT_LEVEL 3
#endif

// <q> NRF_LOG_DEFERRED  - Enable deffered logger.
 

// <i> Log data is buffered and can be processed in idle.

#ifndef NRF_LOG_DEFERRED
#define NRF_LOG_DEFERRED 1
#endif

// <o> NRF_LOG_BUFSIZE  - Size of the buffer for storing logs (in bytes).
 

// <i> Must be power of 2 and multiple of 4.
// <i> If NRF_LOG_DEFERRED = 0 then buffer size can be reduced to minimum.
// <128=> 128 
// <256=> 256 
// <512=> 512 
// <1024=> 1024 
// <2048=> 2048 
// <4096=> 4096 
// <8192=> 8192 
// <16384=> 16384 

#ifndef NRF_LOG_BUFSIZE
#define NRF_LOG_BUFSIZE 1024
#endif

// <q> NRF_LOG_ALLOW_OVERFLOW  - Configures behavior when circular buffer is full.
 

// <i> If set then oldest logs are overwritten. Otherwise a 
// <i> marker is injected informing about overflow.

#ifndef NRF_LOG_ALLOW_OVERFLOW
#define NRF_LOG_ALLOW_OVERFLOW 1
#endif

// <q> NRF_LOG_USES_TIMESTAMP  - Enable timestamping
 

// <i> Function for getting the timestamp is provided by the user

#ifndef NRF_LOG_USES_TIMESTAMP
#define NRF_LOG_USES_TIMESTAMP 0
#endif

// <q> NRF_LOG_FILTERS_ENABLED  - Enable dynamic filtering of logs.
 

#ifndef NRF_LOG_FILTERS_ENABLED
#define NRF_LOG_FILTERS_ENABLED 0
#endif

// <q> NRF_LOG_CLI_CMDS  - Enable CLI commands for the module.
 

#ifndef NRF_LOG_CLI_CMDS
#define NRF_LOG_CLI_CMDS 0
#endif

// <h> Log message pool - Configuration of log message pool

//==========================================================
// <o> NRF_LOG_MSGPOOL_ELEMENT_SIZE - Size of a single element in the pool of memory objects. 
// <i> If a small value is set, then performance of logs processing
// <i> is degraded because data is fragmented. Bigger value impacts
// <i> RAM memory utilization. The size is set to fit a message with
// <i> a timestamp and up to 2 arguments in a single memory object.

#ifndef NRF_LOG_MSGPOOL_ELEMENT_SIZE
#define NRF_LOG_MSGPOOL_ELEMENT_SIZE 20
#endif

// <o> NRF_LOG_MSGPOOL_ELEMENT_COUNT - Number of elements in the pool of memory objects 
// <i> If a small value is set, then it may lead to a deadlock
// <i> in certain cases if backend has high latency and holds
// <i> multiple messages for long time. Bigger value impacts
// <i> RAM memory usage.

#ifndef NRF_LOG_MSGPOOL_ELEMENT_COUNT
#define NRF_LOG_MSGPOOL_ELEMENT_COUNT 8
#endif

// </h> 
//==========================================================

// </e>

// <h> nrf_log module configuration 

//==========================================================
// <h> nrf_log in nRF_Core 

//==========================================================
// <e> NRF_MPU_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_MPU_CONFIG_LOG_ENABLED
#define NRF_MPU_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_MPU_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_MPU_CONFIG_LOG_LEVEL
#define NRF_MPU_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_MPU_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_MPU_CONFIG_INFO_COLOR
#define NRF_MPU_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_MPU_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_MPU_CONFIG_DEBUG_COLOR
#define NRF_MPU_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_STACK_GUARD_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_STACK_GUARD_CONFIG_LOG_ENABLED
#define NRF_STACK_GUARD_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_STACK_GUARD_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_STACK_GUARD_CONFIG_LOG_LEVEL
#define NRF_STACK_GUARD_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_STACK_GUARD_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_STACK_GUARD_CONFIG_INFO_COLOR
#define NRF_STACK_GUARD_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_STACK_GUARD_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_STACK_GUARD_CONFIG_DEBUG_COLOR
#define NRF_STACK_GUARD_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> TASK_MANAGER_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef TASK_MANAGER_CONFIG_LOG_ENABLED
#define TASK_MANAGER_CONFIG_LOG_ENABLED 0
#endif
// <o> TASK_MANAGER_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef TASK_MANAGER_CONFIG_LOG_LEVEL
#define TASK_MANAGER_CONFIG_LOG_LEVEL 3
#endif

// <o> TASK_MANAGER_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TASK_MANAGER_CONFIG_INFO_COLOR
#define TASK_MANAGER_CONFIG_INFO_COLOR 0
#endif

// <o> TASK_MANAGER_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TASK_MANAGER_CONFIG_DEBUG_COLOR
#define TASK_MANAGER_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// </h> 
//==========================================================

// <h> nrf_log in nRF_Drivers 

//==========================================================
// <e> CLOCK_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef CLOCK_CONFIG_LOG_ENABLED
#define CLOCK_CONFIG_LOG_ENABLED 0
#endif
// <o> CLOCK_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef CLOCK_CONFIG_LOG_LEVEL
#define CLOCK_CONFIG_LOG_LEVEL 3
#endif

// <o> CLOCK_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef CLOCK_CONFIG_INFO_COLOR
#define CLOCK_CONFIG_INFO_COLOR 0
#endif

// <o> CLOCK_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef CLOCK_CONFIG_DEBUG_COLOR
#define CLOCK_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> COMMON_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef COMMON_CONFIG_LOG_ENABLED
#define COMMON_CONFIG_LOG_ENABLED 0
#endif
// <o> COMMON_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef COMMON_CONFIG_LOG_LEVEL
#define COMMON_CONFIG_LOG_LEVEL 3
#endif

// <o> COMMON_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef COMMON_CONFIG_INFO_COLOR
#define COMMON_CONFIG_INFO_COLOR 0
#endif

// <o> COMMON_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef COMMON_CONFIG_DEBUG_COLOR
#define COMMON_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> COMP_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef COMP_CONFIG_LOG_ENABLED
#define COMP_CONFIG_LOG_ENABLED 0
#endif
// <o> COMP_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef COMP_CONFIG_LOG_LEVEL
#define COMP_CONFIG_LOG_LEVEL 3
#endif

// <o> COMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef COMP_CONFIG_INFO_COLOR
#define COMP_CONFIG_INFO_COLOR 0
#endif

// <o> COMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef COMP_CONFIG_DEBUG_COLOR
#define COMP_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> GPIOTE_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef GPIOTE_CONFIG_LOG_ENABLED
#define GPIOTE_CONFIG_LOG_ENABLED 0
#endif
// <o> GPIOTE_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef GPIOTE_CONFIG_LOG_LEVEL
#define GPIOTE_CONFIG_LOG_LEVEL 3
#endif

// <o> GPIOTE_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef GPIOTE_CONFIG_INFO_COLOR
#define GPIOTE_CONFIG_INFO_COLOR 0
#endif

// <o> GPIOTE_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef GPIOTE_CONFIG_DEBUG_COLOR
#define GPIOTE_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> I2S_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef I2S_CONFIG_LOG_ENABLED
#define I2S_CONFIG_LOG_ENABLED 0
#endif
// <o> I2S_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef I2S_CONFIG_LOG_LEVEL
#define I2S_CONFIG_LOG_LEVEL 3
#endif

// <o> I2S_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef I2S_CONFIG_INFO_COLOR
#define I2S_CONFIG_INFO_COLOR 0
#endif

// <o> I2S_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef I2S_CONFIG_DEBUG_COLOR
#define I2S_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> LPCOMP_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef LPCOMP_CONFIG_LOG_ENABLED
#define LPCOMP_CONFIG_LOG_ENABLED 0
#endif
// <o> LPCOMP_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef LPCOMP_CONFIG_LOG_LEVEL
#define LPCOMP_CONFIG_LOG_LEVEL 3
#endif

// <o> LPCOMP_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef LPCOMP_CONFIG_INFO_COLOR
#define LPCOMP_CONFIG_INFO_COLOR 0
#endif

// <o> LPCOMP_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef LPCOMP_CONFIG_DEBUG_COLOR
#define LPCOMP_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> PDM_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef PDM_CONFIG_LOG_ENABLED
#define PDM_CONFIG_LOG_ENABLED 0
#endif
// <o> PDM_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef PDM_CONFIG_LOG_LEVEL
#define PDM_CONFIG_LOG_LEVEL 3
#endif

// <o> PDM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef PDM_CONFIG_INFO_COLOR
#define PDM_CONFIG_INFO_COLOR 0
#endif

// <o> PDM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef PDM_CONFIG_DEBUG_COLOR
#define PDM_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> PPI_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef PPI_CONFIG_LOG_ENABLED
#define PPI_CONFIG_LOG_ENABLED 0
#endif
// <o> PPI_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef PPI_CONFIG_LOG_LEVEL
#define PPI_CONFIG_LOG_LEVEL 3
#endif

// <o> PPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef PPI_CONFIG_INFO_COLOR
#define PPI_CONFIG_INFO_COLOR 0
#endif

// <o> PPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef PPI_CONFIG_DEBUG_COLOR
#define PPI_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> PWM_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef PWM_CONFIG_LOG_ENABLED
#define PWM_CONFIG_LOG_ENABLED 0
#endif
// <o> PWM_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef PWM_CONFIG_LOG_LEVEL
#define PWM_CONFIG_LOG_LEVEL 3
#endif

// <o> PWM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef PWM_CONFIG_INFO_COLOR
#define PWM_CONFIG_INFO_COLOR 0
#endif

// <o> PWM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef PWM_CONFIG_DEBUG_COLOR
#define PWM_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> QDEC_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef QDEC_CONFIG_LOG_ENABLED
#define QDEC_CONFIG_LOG_ENABLED 0
#endif
// <o> QDEC_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef QDEC_CONFIG_LOG_LEVEL
#define QDEC_CONFIG_LOG_LEVEL 3
#endif

// <o> QDEC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef QDEC_CONFIG_INFO_COLOR
#define QDEC_CONFIG_INFO_COLOR 0
#endif

// <o> QDEC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef QDEC_CONFIG_DEBUG_COLOR
#define QDEC_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> RNG_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef RNG_CONFIG_LOG_ENABLED
#define RNG_CONFIG_LOG_ENABLED 0
#endif
// <o> RNG_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef RNG_CONFIG_LOG_LEVEL
#define RNG_CONFIG_LOG_LEVEL 3
#endif

// <o> RNG_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef RNG_CONFIG_INFO_COLOR
#define RNG_CONFIG_INFO_COLOR 0
#endif

// <o> RNG_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef RNG_CONFIG_DEBUG_COLOR
#define RNG_CONFIG_DEBUG_COLOR 0
#endif

// <q> RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED  - Enables logging of random numbers.
 

#ifndef RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED
#define RNG_CONFIG_RANDOM_NUMBER_LOG_ENABLED 0
#endif

// </e>

// <e> RTC_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef RTC_CONFIG_LOG_ENABLED
#define RTC_CONFIG_LOG_ENABLED 0
#endif
// <o> RTC_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef RTC_CONFIG_LOG_LEVEL
#define RTC_CONFIG_LOG_LEVEL 3
#endif

// <o> RTC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef RTC_CONFIG_INFO_COLOR
#define RTC_CONFIG_INFO_COLOR 0
#endif

// <o> RTC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef RTC_CONFIG_DEBUG_COLOR
#define RTC_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> SAADC_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef SAADC_CONFIG_LOG_ENABLED
#define SAADC_CONFIG_LOG_ENABLED 0
#endif
// <o> SAADC_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef SAADC_CONFIG_LOG_LEVEL
#define SAADC_CONFIG_LOG_LEVEL 3
#endif

// <o> SAADC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SAADC_CONFIG_INFO_COLOR
#define SAADC_CONFIG_INFO_COLOR 0
#endif

// <o> SAADC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SAADC_CONFIG_DEBUG_COLOR
#define SAADC_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> SPIS_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef SPIS_CONFIG_LOG_ENABLED
#define SPIS_CONFIG_LOG_ENABLED 0
#endif
// <o> SPIS_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef SPIS_CONFIG_LOG_LEVEL
#define SPIS_CONFIG_LOG_LEVEL 3
#endif

// <o> SPIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SPIS_CONFIG_INFO_COLOR
#define SPIS_CONFIG_INFO_COLOR 0
#endif

// <o> SPIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SPIS_CONFIG_DEBUG_COLOR
#define SPIS_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> SPI_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef SPI_CONFIG_LOG_ENABLED
#define SPI_CONFIG_LOG_ENABLED 0
#endif
// <o> SPI_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef SPI_CONFIG_LOG_LEVEL
#define SPI_CONFIG_LOG_LEVEL 3
#endif

// <o> SPI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SPI_CONFIG_INFO_COLOR
#define SPI_CONFIG_INFO_COLOR 0
#endif

// <o> SPI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SPI_CONFIG_DEBUG_COLOR
#define SPI_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> SWI_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef SWI_CONFIG_LOG_ENABLED
#define SWI_CONFIG_LOG_ENABLED 0
#endif
// <o> SWI_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef SWI_CONFIG_LOG_LEVEL
#define SWI_CONFIG_LOG_LEVEL 3
#endif

// <o> SWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SWI_CONFIG_INFO_COLOR
#define SWI_CONFIG_INFO_COLOR 0
#endif

// <o> SWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef SWI_CONFIG_DEBUG_COLOR
#define SWI_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> TIMER_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef TIMER_CONFIG_LOG_ENABLED
#define TIMER_CONFIG_LOG_ENABLED 0
#endif
// <o> TIMER_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef TIMER_CONFIG_LOG_LEVEL
#define TIMER_CONFIG_LOG_LEVEL 3
#endif

// <o> TIMER_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TIMER_CONFIG_INFO_COLOR
#define TIMER_CONFIG_INFO_COLOR 0
#endif

// <o> TIMER_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TIMER_CONFIG_DEBUG_COLOR
#define TIMER_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> TWIS_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef TWIS_CONFIG_LOG_ENABLED
#define TWIS_CONFIG_LOG_ENABLED 0
#endif
// <o> TWIS_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef TWIS_CONFIG_LOG_LEVEL
#define TWIS_CONFIG_LOG_LEVEL 3
#endif

// <o> TWIS_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TWIS_CONFIG_INFO_COLOR
#define TWIS_CONFIG_INFO_COLOR 0
#endif

// <o> TWIS_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TWIS_CONFIG_DEBUG_COLOR
#define TWIS_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> TWI_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef TWI_CONFIG_LOG_ENABLED
#define TWI_CONFIG_LOG_ENABLED 0
#endif
// <o> TWI_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef TWI_CONFIG_LOG_LEVEL
#define TWI_CONFIG_LOG_LEVEL 3
#endif

// <o> TWI_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TWI_CONFIG_INFO_COLOR
#define TWI_CONFIG_INFO_COLOR 0
#endif

// <o> TWI_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef TWI_CONFIG_DEBUG_COLOR
#define TWI_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> UART_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef UART_CONFIG_LOG_ENABLED
#define UART_CONFIG_LOG_ENABLED 0
#endif
// <o> UART_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef UART_CONFIG_LOG_LEVEL
#define UART_CONFIG_LOG_LEVEL 3
#endif

// <o> UART_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef UART_CONFIG_INFO_COLOR
#define UART_CONFIG_INFO_COLOR 0
#endif

// <o> UART_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef UART_CONFIG_DEBUG_COLOR
#define UART_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> USBD_CONFIG_LOG_ENABLED - Enable logging in the module
//==========================================================
#ifndef USBD_CONFIG_LOG_ENABLED
#define USBD_CONFIG_LOG_ENABLED 0
#endif
// <o> USBD_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef USBD_CONFIG_LOG_LEVEL
#define USBD_CONFIG_LOG_LEVEL 3
#endif

// <o> USBD_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef USBD_CONFIG_INFO_COLOR
#define USBD_CONFIG_INFO_COLOR 0
#endif

// <o> USBD_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef USBD_CONFIG_DEBUG_COLOR
#define USBD_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> WDT_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef WDT_CONFIG_LOG_ENABLED
#define WDT_CONFIG_LOG_ENABLED 0
#endif
// <o> WDT_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef WDT_CONFIG_LOG_LEVEL
#define WDT_CONFIG_LOG_LEVEL 3
#endif

// <o> WDT_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef WDT_CONFIG_INFO_COLOR
#define WDT_CONFIG_INFO_COLOR 0
#endif

// <o> WDT_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef WDT_CONFIG_DEBUG_COLOR
#define WDT_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// </h> 
//==========================================================

// <h> nrf_log in nRF_Libraries 

//==========================================================
// <e> APP_USBD_CDC_ACM_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef APP_USBD_CDC_ACM_CONFIG_LOG_ENABLED
#define APP_USBD_CDC_ACM_CONFIG_LOG_ENABLED 0
#endif
// <o> APP_USBD_CDC_ACM_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef APP_USBD_CDC_ACM_CONFIG_LOG_LEVEL
#define APP_USBD_CDC_ACM_CONFIG_LOG_LEVEL 3
#endif

// <o> APP_USBD_CDC_ACM_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef APP_USBD_CDC_ACM_CONFIG_INFO_COLOR
#define APP_USBD_CDC_ACM_CONFIG_INFO_COLOR 0
#endif

// <o> APP_USBD_CDC_ACM_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef APP_USBD_CDC_ACM_CONFIG_DEBUG_COLOR
#define APP_USBD_CDC_ACM_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> APP_USBD_MSC_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef APP_USBD_MSC_CONFIG_LOG_ENABLED
#define APP_USBD_MSC_CONFIG_LOG_ENABLED 0
#endif
// <o> APP_USBD_MSC_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef APP_USBD_MSC_CONFIG_LOG_LEVEL
#define APP_USBD_MSC_CONFIG_LOG_LEVEL 3
#endif

// <o> APP_USBD_MSC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef APP_USBD_MSC_CONFIG_INFO_COLOR
#define APP_USBD_MSC_CONFIG_INFO_COLOR 0
#endif

// <o> APP_USBD_MSC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef APP_USBD_MSC_CONFIG_DEBUG_COLOR
#define APP_USBD_MSC_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_BALLOC_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_BALLOC_CONFIG_LOG_ENABLED
#define NRF_BALLOC_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_BALLOC_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_BALLOC_CONFIG_LOG_LEVEL
#define NRF_BALLOC_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_BALLOC_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_BALLOC_CONFIG_INFO_COLOR
#define NRF_BALLOC_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_BALLOC_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_BALLOC_CONFIG_DEBUG_COLOR
#define NRF_BALLOC_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_CLI_BLE_UART_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_CLI_BLE_UART_CONFIG_LOG_ENABLED
#define NRF_CLI_BLE_UART_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_CLI_BLE_UART_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_CLI_BLE_UART_CONFIG_LOG_LEVEL
#define NRF_CLI_BLE_UART_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_CLI_BLE_UART_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_CLI_BLE_UART_CONFIG_INFO_COLOR
#define NRF_CLI_BLE_UART_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_CLI_BLE_UART_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_CLI_BLE_UART_CONFIG_DEBUG_COLOR
#define NRF_CLI_BLE_UART_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_CLI_UART_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_CLI_UART_CONFIG_LOG_ENABLED
#define NRF_CLI_UART_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_CLI_UART_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_CLI_UART_CONFIG_LOG_LEVEL
#define NRF_CLI_UART_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_CLI_UART_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_CLI_UART_CONFIG_INFO_COLOR
#define NRF_CLI_UART_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_CLI_UART_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_CLI_UART_CONFIG_DEBUG_COLOR
#define NRF_CLI_UART_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_MEMOBJ_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_MEMOBJ_CONFIG_LOG_ENABLED
#define NRF_MEMOBJ_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_MEMOBJ_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_MEMOBJ_CONFIG_LOG_LEVEL
#define NRF_MEMOBJ_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_MEMOBJ_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_MEMOBJ_CONFIG_INFO_COLOR
#define NRF_MEMOBJ_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_MEMOBJ_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_MEMOBJ_CONFIG_DEBUG_COLOR
#define NRF_MEMOBJ_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_PWR_MGMT_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_PWR_MGMT_CONFIG_LOG_ENABLED
#define NRF_PWR_MGMT_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_PWR_MGMT_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_PWR_MGMT_CONFIG_LOG_LEVEL
#define NRF_PWR_MGMT_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_PWR_MGMT_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_PWR_MGMT_CONFIG_INFO_COLOR
#define NRF_PWR_MGMT_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_PWR_MGMT_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_PWR_MGMT_CONFIG_DEBUG_COLOR
#define NRF_PWR_MGMT_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_SDH_ANT_LOG_ENABLED - Enable logging in SoftDevice handler (ANT) module.
//==========================================================
#ifndef NRF_SDH_ANT_LOG_ENABLED
#define NRF_SDH_ANT_LOG_ENABLED 1
#endif
// <o> NRF_SDH_ANT_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_SDH_ANT_LOG_LEVEL
#define NRF_SDH_ANT_LOG_LEVEL 3
#endif

// <o> NRF_SDH_ANT_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_ANT_INFO_COLOR
#define NRF_SDH_ANT_INFO_COLOR 0
#endif

// <o> NRF_SDH_ANT_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_ANT_DEBUG_COLOR
#define NRF_SDH_ANT_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_SDH_BLE_LOG_ENABLED - Enable logging in SoftDevice handler (BLE) module.
//==========================================================
#ifndef NRF_SDH_BLE_LOG_ENABLED
#define NRF_SDH_BLE_LOG_ENABLED 0
#endif
// <o> NRF_SDH_BLE_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_SDH_BLE_LOG_LEVEL
#define NRF_SDH_BLE_LOG_LEVEL 3
#endif

// <o> NRF_SDH_BLE_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_BLE_INFO_COLOR
#define NRF_SDH_BLE_INFO_COLOR 0
#endif

// <o> NRF_SDH_BLE_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_BLE_DEBUG_COLOR
#define NRF_SDH_BLE_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_SDH_LOG_ENABLED - Enable logging in SoftDevice handler module.
//==========================================================
#ifndef NRF_SDH_LOG_ENABLED
#define NRF_SDH_LOG_ENABLED 1
#endif
// <o> NRF_SDH_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_SDH_LOG_LEVEL
#define NRF_SDH_LOG_LEVEL 3
#endif

// <o> NRF_SDH_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_INFO_COLOR
#define NRF_SDH_INFO_COLOR 0
#endif

// <o> NRF_SDH_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_DEBUG_COLOR
#define NRF_SDH_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_SDH_SOC_LOG_ENABLED - Enable logging in SoftDevice handler (SoC) module.
//==========================================================
#ifndef NRF_SDH_SOC_LOG_ENABLED
#define NRF_SDH_SOC_LOG_ENABLED 1
#endif
// <o> NRF_SDH_SOC_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_SDH_SOC_LOG_LEVEL
#define NRF_SDH_SOC_LOG_LEVEL 3
#endif

// <o> NRF_SDH_SOC_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_SOC_INFO_COLOR
#define NRF_SDH_SOC_INFO_COLOR 0
#endif

// <o> NRF_SDH_SOC_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SDH_SOC_DEBUG_COLOR
#define NRF_SDH_SOC_DEBUG_COLOR 0
#endif

// </e>

// <e> NRF_SORTLIST_CONFIG_LOG_ENABLED - Enables logging in the module.
//==========================================================
#ifndef NRF_SORTLIST_CONFIG_LOG_ENABLED
#define NRF_SORTLIST_CONFIG_LOG_ENABLED 0
#endif
// <o> NRF_SORTLIST_CONFIG_LOG_LEVEL  - Default Severity level
 
// <0=> Off 
// <1=> Error 
// <2=> Warning 
// <3=> Info 
// <4=> Debug 

#ifndef NRF_SORTLIST_CONFIG_LOG_LEVEL
#define NRF_SORTLIST_CONFIG_LOG_LEVEL 3
#endif

// <o> NRF_SORTLIST_CONFIG_INFO_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SORTLIST_CONFIG_INFO_COLOR
#define NRF_SORTLIST_CONFIG_INFO_COLOR 0
#endif

// <o> NRF_SORTLIST_CONFIG_DEBUG_COLOR  - ANSI escape code prefix.
 
// <0=> Default 
// <1=> Black 
// <2=> Red 
// <3=> Green 
// <4=> Yellow 
// <5=> Blue 
// <6=> Magenta 
// <7=> Cyan 
// <8=> White 

#ifndef NRF_SORTLIST_CONFIG_DEBUG_COLOR
#define NRF_SORTLIST_CONFIG_DEBUG_COLOR 0
#endif

// </e>

// </h> 
//==========================================================

// </h> 
//==========================================================

// </h> 
//==========================================================

// </h> 
//==========================================================

// <h> nRF_SoftDevice 

//==========================================================
// <e> NRF_SDH_ANT_ENABLED - nrf_sdh_ant - SoftDevice ANT event handler
//==========================================================
#ifndef NRF_SDH_ANT_ENABLED
#define NRF_SDH_ANT_ENABLED 1
#endif
// <h> ANT Channels 

//==========================================================
// <o> NRF_SDH_ANT_TOTAL_CHANNELS_ALLOCATED - Allocated ANT channels. 
#ifndef NRF_SDH_ANT_TOTAL_CHANNELS_ALLOCATED
#define NRF_SDH_ANT_TOTAL_CHANNELS_ALLOCATED 15
#endif

// <o> NRF_SDH_ANT_ENCRYPTED_CHANNELS - Encrypted ANT channels. 
#ifndef NRF_SDH_ANT_ENCRYPTED_CHANNELS
#define NRF_SDH_ANT_ENCRYPTED_CHANNELS 0
#endif

// </h> 
//==========================================================

// <h> ANT Queues 

//==========================================================
// <o> NRF_SDH_ANT_EVENT_QUEUE_SIZE - Event queue size. 
#ifndef NRF_SDH_ANT_EVENT_QUEUE_SIZE
#define NRF_SDH_ANT_EVENT_QUEUE_SIZE 32
#endif

// <o> NRF_SDH_ANT_BURST_QUEUE_SIZE - ANT burst queue size. 
#ifndef NRF_SDH_ANT_BURST_QUEUE_SIZE
#define NRF_SDH_ANT_BURST_QUEUE_SIZE 64
#endif

// </h> 
//==========================================================

// <h> ANT Observers - Observers and priority levels

//==========================================================
// <o> NRF_SDH_ANT_OBSERVER_PRIO_LEVELS - Total number of priority levels for ANT observers. 
// <i> This setting configures the number of priority levels available for the ANT event handlers.
// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.

#ifndef NRF_SDH_ANT_OBSERVER_PRIO_LEVELS
#define NRF_SDH_ANT_OBSERVER_PRIO_LEVELS 2
#endif

// <h> ANT Observers priorities - Invididual priorities

//==========================================================
// <o> ANT_BPWR_ANT_OBSERVER_PRIO  
// <i> Priority with which ANT events are dispatched to the Bicycle Power Profile.

#ifndef ANT_BPWR_ANT_OBSERVER_PRIO
#define ANT_BPWR_ANT_OBSERVER_PRIO 1
#endif

// <o> ANT_BSC_ANT_OBSERVER_PRIO  
// <i> Priority with which ANT events are dispatched to the Bicycle Speed and Cadence Profile.

#ifndef ANT_BSC_ANT_OBSERVER_PRIO
#define ANT_BSC_ANT_OBSERVER_PRIO 1
#endif

// <o> ANT_ENCRYPT_ANT_OBSERVER_PRIO  
// <i> Priority with which ANT events are dispatched to the Cryptographic ANT stack configuration module.

#ifndef ANT_ENCRYPT_ANT_OBSERVER_PRIO
#define ANT_ENCRYPT_ANT_OBSERVER_PRIO 1
#endif

// <o> ANT_HRM_ANT_OBSERVER_PRIO  
// <i> Priority with which ANT events are dispatched to the Heart Rate Monitor.

#ifndef ANT_HRM_ANT_OBSERVER_PRIO
#define ANT_HRM_ANT_OBSERVER_PRIO 1
#endif

// <o> ANT_SDM_ANT_OBSERVER_PRIO  
// <i> Priority with which ANT events are dispatched to the Stride Based Speed and Distance Monitor Profile.

#ifndef ANT_SDM_ANT_OBSERVER_PRIO
#define ANT_SDM_ANT_OBSERVER_PRIO 1
#endif

// <o> ANT_STATE_INDICATOR_ANT_OBSERVER_PRIO  
// <i> Priority with which ANT events are dispatched to the ANT state indicator module.

#ifndef ANT_STATE_INDICATOR_ANT_OBSERVER_PRIO
#define ANT_STATE_INDICATOR_ANT_OBSERVER_PRIO 1
#endif

// <o> BSP_BTN_ANT_OBSERVER_PRIO  
// <i> Priority with which ANT events are dispatched to the Button Control module.

#ifndef BSP_BTN_ANT_OBSERVER_PRIO
#define BSP_BTN_ANT_OBSERVER_PRIO 1
#endif

// </h> 
//==========================================================

// </h> 
//==========================================================


// </e>

// <e> NRF_SDH_ENABLED - nrf_sdh - SoftDevice handler
//==========================================================
#ifndef NRF_SDH_ENABLED
#define NRF_SDH_ENABLED 1
#endif
// <h> Dispatch model 

// <i> This setting configures how Stack events are dispatched to the application.
//==========================================================
// <o> NRF_SDH_DISPATCH_MODEL
 

// <i> NRF_SDH_DISPATCH_MODEL_INTERRUPT: SoftDevice events are passed to the application from the interrupt context.
// <i> NRF_SDH_DISPATCH_MODEL_APPSH: SoftDevice events are scheduled using @ref app_scheduler.
// <i> NRF_SDH_DISPATCH_MODEL_POLLING: SoftDevice events are to be fetched manually.
// <0=> NRF_SDH_DISPATCH_MODEL_INTERRUPT 
// <1=> NRF_SDH_DISPATCH_MODEL_APPSH 
// <2=> NRF_SDH_DISPATCH_MODEL_POLLING 

#ifndef NRF_SDH_DISPATCH_MODEL
#define NRF_SDH_DISPATCH_MODEL 0
#endif

// </h> 
//==========================================================

// <h> Clock - SoftDevice clock configuration

//==========================================================
// <o> NRF_SDH_CLOCK_LF_SRC  - SoftDevice clock source.
 
// <0=> NRF_CLOCK_LF_SRC_RC 
// <1=> NRF_CLOCK_LF_SRC_XTAL 
// <2=> NRF_CLOCK_LF_SRC_SYNTH 

#ifndef NRF_SDH_CLOCK_LF_SRC
#define NRF_SDH_CLOCK_LF_SRC 1
#endif

// <o> NRF_SDH_CLOCK_LF_RC_CTIV - SoftDevice calibration timer interval. 
#ifndef NRF_SDH_CLOCK_LF_RC_CTIV
#define NRF_SDH_CLOCK_LF_RC_CTIV 0
#endif

// <o> NRF_SDH_CLOCK_LF_RC_TEMP_CTIV - SoftDevice calibration timer interval under constant temperature. 
// <i> How often (in number of calibration intervals) the RC oscillator shall be calibrated
// <i>  if the temperature has not changed.

#ifndef NRF_SDH_CLOCK_LF_RC_TEMP_CTIV
#define NRF_SDH_CLOCK_LF_RC_TEMP_CTIV 0
#endif

// <o> NRF_SDH_CLOCK_LF_XTAL_ACCURACY  - External crystal clock accuracy used in the LL to compute timing windows.
 
// <0=> NRF_CLOCK_LF_XTAL_ACCURACY_250_PPM 
// <1=> NRF_CLOCK_LF_XTAL_ACCURACY_500_PPM 
// <2=> NRF_CLOCK_LF_XTAL_ACCURACY_150_PPM 
// <3=> NRF_CLOCK_LF_XTAL_ACCURACY_100_PPM 
// <4=> NRF_CLOCK_LF_XTAL_ACCURACY_75_PPM 
// <5=> NRF_CLOCK_LF_XTAL_ACCURACY_50_PPM 
// <6=> NRF_CLOCK_LF_XTAL_ACCURACY_30_PPM 
// <7=> NRF_CLOCK_LF_XTAL_ACCURACY_20_PPM 

#ifndef NRF_SDH_CLOCK_LF_XTAL_ACCURACY
#define NRF_SDH_CLOCK_LF_XTAL_ACCURACY 7
#endif

// </h> 
//==========================================================

// <h> SDH Observers - Observers and priority levels

//==========================================================
// <o> NRF_SDH_REQ_OBSERVER_PRIO_LEVELS - Total number of priority levels for request observers. 
// <i> This setting configures the number of priority levels available for the SoftDevice request event handlers.
// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.

#ifndef NRF_SDH_REQ_OBSERVER_PRIO_LEVELS
#define NRF_SDH_REQ_OBSERVER_PRIO_LEVELS 2
#endif

// <o> NRF_SDH_STATE_OBSERVER_PRIO_LEVELS - Total number of priority levels for state observers. 
// <i> This setting configures the number of priority levels available for the SoftDevice state event handlers.
// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.

#ifndef NRF_SDH_STATE_OBSERVER_PRIO_LEVELS
#define NRF_SDH_STATE_OBSERVER_PRIO_LEVELS 2
#endif

// <o> NRF_SDH_STACK_OBSERVER_PRIO_LEVELS - Total number of priority levels for stack event observers. 
// <i> This setting configures the number of priority levels available for the SoftDevice stack event handlers (ANT, BLE, SoC).
// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.

#ifndef NRF_SDH_STACK_OBSERVER_PRIO_LEVELS
#define NRF_SDH_STACK_OBSERVER_PRIO_LEVELS 2
#endif


// <h> State Observers priorities - Invididual priorities

//==========================================================
// <o> CLOCK_CONFIG_STATE_OBSERVER_PRIO  
// <i> Priority with which state events are dispatched to the Clock driver.

#ifndef CLOCK_CONFIG_STATE_OBSERVER_PRIO
#define CLOCK_CONFIG_STATE_OBSERVER_PRIO 0
#endif

// <o> POWER_CONFIG_STATE_OBSERVER_PRIO  
// <i> Priority with which state events are dispatched to the Power driver.

#ifndef POWER_CONFIG_STATE_OBSERVER_PRIO
#define POWER_CONFIG_STATE_OBSERVER_PRIO 0
#endif

// <o> RNG_CONFIG_STATE_OBSERVER_PRIO  
// <i> Priority with which state events are dispatched to this module.

#ifndef RNG_CONFIG_STATE_OBSERVER_PRIO
#define RNG_CONFIG_STATE_OBSERVER_PRIO 0
#endif

// </h> 
//==========================================================

// <h> Stack Event Observers priorities - Invididual priorities

//==========================================================
// <o> NRF_SDH_ANT_STACK_OBSERVER_PRIO  
// <i> This setting configures the priority with which ANT events are processed with respect to other events coming from the stack.
// <i> Modify this setting if you need to have ANT events dispatched before or after other stack events, such as BLE or SoC.
// <i> Zero is the highest priority.

#ifndef NRF_SDH_ANT_STACK_OBSERVER_PRIO
#define NRF_SDH_ANT_STACK_OBSERVER_PRIO 0
#endif

// <o> NRF_SDH_BLE_STACK_OBSERVER_PRIO  
// <i> This setting configures the priority with which BLE events are processed with respect to other events coming from the stack.
// <i> Modify this setting if you need to have BLE events dispatched before or after other stack events, such as ANT or SoC.
// <i> Zero is the highest priority.

#ifndef NRF_SDH_BLE_STACK_OBSERVER_PRIO
#define NRF_SDH_BLE_STACK_OBSERVER_PRIO 0
#endif

// <o> NRF_SDH_SOC_STACK_OBSERVER_PRIO  
// <i> This setting configures the priority with which SoC events are processed with respect to other events coming from the stack.
// <i> Modify this setting if you need to have SoC events dispatched before or after other stack events, such as ANT or BLE.
// <i> Zero is the highest priority.

#ifndef NRF_SDH_SOC_STACK_OBSERVER_PRIO
#define NRF_SDH_SOC_STACK_OBSERVER_PRIO 0
#endif

// </h> 
//==========================================================

// </h> 
//==========================================================


// </e>

// <e> NRF_SDH_SOC_ENABLED - nrf_sdh_soc - SoftDevice SoC event handler
//==========================================================
#ifndef NRF_SDH_SOC_ENABLED
#define NRF_SDH_SOC_ENABLED 1
#endif
// <h> SoC Observers - Observers and priority levels

//==========================================================
// <o> NRF_SDH_SOC_OBSERVER_PRIO_LEVELS - Total number of priority levels for SoC observers. 
// <i> This setting configures the number of priority levels available for the SoC event handlers.
// <i> The priority level of a handler determines the order in which it receives events, with respect to other handlers.

#ifndef NRF_SDH_SOC_OBSERVER_PRIO_LEVELS
#define NRF_SDH_SOC_OBSERVER_PRIO_LEVELS 2
#endif

// <h> SoC Observers priorities - Invididual priorities

//==========================================================
// <o> BLE_ADV_SOC_OBSERVER_PRIO  
// <i> Priority with which SoC events are dispatched to the Advertising module.

#ifndef BLE_ADV_SOC_OBSERVER_PRIO
#define BLE_ADV_SOC_OBSERVER_PRIO 1
#endif

// <o> BLE_DFU_SOC_OBSERVER_PRIO  
// <i> Priority with which BLE events are dispatched to the DFU Service.

#ifndef BLE_DFU_SOC_OBSERVER_PRIO
#define BLE_DFU_SOC_OBSERVER_PRIO 1
#endif

// <o> CLOCK_CONFIG_SOC_OBSERVER_PRIO  
// <i> Priority with which SoC events are dispatched to the Clock driver.

#ifndef CLOCK_CONFIG_SOC_OBSERVER_PRIO
#define CLOCK_CONFIG_SOC_OBSERVER_PRIO 0
#endif

// <o> POWER_CONFIG_SOC_OBSERVER_PRIO  
// <i> Priority with which SoC events are dispatched to the Power driver.

#ifndef POWER_CONFIG_SOC_OBSERVER_PRIO
#define POWER_CONFIG_SOC_OBSERVER_PRIO 0
#endif

// </h> 
//==========================================================

// </h> 
//==========================================================


// </e>

// </h> 
//==========================================================

// <<< end of configuration section >>>
#endif //SDK_CONFIG_H

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          INDX( 	 t&I            (            l                     G`          F`    })WB|]})Wr9W       O              -a n t _ m u l t i _ c h a n n e l s _ t x _ d 5 2 _ s t a r t e r k i t _ s 2 1 2 . e w d     H`          F`    )Wz~B|])Wzr9W       R              -a n t _ m u l t i _ c h a n n e l s _ t x _ d 5 2 _ s t a r t e r k i t _ s 2 1 2 . e w p     I`          F`    )Wz~B|])W!ns9W                     #a n t _ m u  t i _ c h a n n e l s _ t x _ i a r _ n R F 5 x . i c f G`    p Z     F`    })WB|]})Wr9W       O              A N T _ M U ~ 1 . E W D       H`    p Z     F`    )Wz~B|])Wzr9W       R              A N T _ M U ~ 1 . E W P       I`    p Z     F`    )Wz~B|])W!ns9W                     A N T _ M U ~ 1 . I C F                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      /*###ICF### Section handled by ICF editor, don't touch! ****/
/*-Editor annotation file-*/
/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */
/*-Specials-*/
define symbol __ICFEDIT_intvec_start__ = 0x12000;
/*-Memory Regions-*/
define symbol __ICFEDIT_region_ROM_start__   = 0x12000;
define symbol __ICFEDIT_region_ROM_end__     = 0x7ffff;
define symbol __ICFEDIT_region_RAM_start__   = 0x20000b80;
define symbol __ICFEDIT_region_RAM_end__     = 0x2000ffff;
export symbol __ICFEDIT_region_RAM_start__;
export symbol __ICFEDIT_region_RAM_end__;
/*-Sizes-*/
define symbol __ICFEDIT_size_cstack__   = 0x800;
define symbol __ICFEDIT_size_heap__     = 0x200;
/**** End of ICF editor section. ###ICF###*/

define memory mem with size = 4G;
define region ROM_region   = mem:[from __ICFEDIT_region_ROM_start__   to __ICFEDIT_region_ROM_end__];
define region RAM_region   = mem:[from __ICFEDIT_region_RAM_start__   to __ICFEDIT_region_RAM_end__];

define block CSTACK    with alignment = 8, size = __ICFEDIT_size_cstack__   { };
define block HEAP      with alignment = 8, size = __ICFEDIT_size_heap__     { };

initialize by copy { readwrite };
do not initialize  { section .noinit };

keep { section .intvec };
place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec };
place in ROM_region   { readonly };
place in RAM_region   { readwrite,
                        block CSTACK,
                        block HEAP };

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     <?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<ProjectOpt xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="project_opt.xsd">

  <SchemaVersion>1.0</SchemaVersion>

  <Header>### uVision Project, (C) Keil Software</Header>
  <Target>
    <TargetName>nrf52832_xxaa</TargetName>
    <ToolsetNumber>0x4</ToolsetNumber>
    <ToolsetName>ARM-ADS</ToolsetName>
    <TargetOption>      <OPTFL>
        <IsCurrentTarget>1</IsCurrentTarget>
      </OPTFL>      <DebugOpt>
        <pMon>Segger\JL2CM3.dll</pMon>
      </DebugOpt>
  <TargetDriverDllRegistry>
       <SetRegEntry>
          <Number>0</Number>
          <Key>JL2CM3</Key>
          <Name>-O78 -S0 -A0 -C0 -JU1 -JI127.0.0.1 -JP0 -RST0 -N00("ARM CoreSight SW-DP") -D00(0BB11477) -L00(0) -TO18 -TC10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -TB1 -TFE0 -FO15 -FD20000000 -FC2000 -FN1 -FF0nrf52xxx -FS00 -FL0200000 -FF1nrf52xxx_uicr.flm -FS110001000 -FL11000</Name>
        </SetRegEntry>
        <SetRegEntry>
          <Number>0</Number>
          <Key>UL2CM3</Key>
          <Name>UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0nrf52xxx -FS00 -FL0200000)</Name>
        </SetRegEntry>
      </TargetDriverDllRegistry>
    </TargetOption>
  </Target></ProjectOpt>


                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      (0x1UL << GPIO_OUTSET_PIN7_Pos) (GPIO_OUTSET_PIN7_Low (0UL) (GPIO_OUTSET_PIN7_High (1UL) (GPIO_OUTSET_PIN7_Set (1UL) (GPIO_OUTSET_PIN6_Pos (6UL) (GPIO_OUTSET_PIN6_Msk (0x1UL << GPIO_OUTSET_PIN6_Pos) (GPIO_OUTSET_PIN6_Low (0UL) (GPIO_OUTSET_PIN6_High (1UL) (GPIO_OUTSET_PIN6_Set (1UL) (GPIO_OUTSET_PIN5_Pos (5UL) (GPIO_OUTSET_PIN5_Msk (0x1UL << GPIO_OUTSET_PIN5_Pos) (GPIO_OUTSET_PIN5_Low (0UL) (GPIO_OUTSET_PIN5_High (1UL) (GPIO_OUTSET_PIN5_Set (1UL) (GPIO_OUTSET_PIN4_Pos (4UL) (GPIO_OUTSET_PIN4_Msk (0x1UL << GPIO_OUTSET_PIN4_Pos) (GPIO_OUTSET_PIN4_Low (0UL) (GPIO_OUTSET_PIN4_High (1UL) (GPIO_OUTSET_PIN4_Set (1UL) (GPIO_OUTSET_PIN3_Pos (3UL) (GPIO_OUTSET_PIN3_Msk (0x1UL << GPIO_OUTSET_PIN3_Pos) (GPIO_OUTSET_PIN3_Low (0UL) (GPIO_OUTSET_PIN3_High (1UL) (GPIO_OUTSET_PIN3_Set (1UL) (GPIO_OUTSET_PIN2_Pos (2UL) (GPIO_OUTSET_PIN2_Msk (0x1UL << GPIO_OUTSET_PIN2_Pos) (GPIO_OUTSET_PIN2_Low (0UL) (GPIO_OUTSET_PIN2_High (1UL) (GPIO_OUTSET_PIN2_Set (1UL) (GPIO_OUTSET_PIN1_Pos (1UL) (GPIO_OUTSET_PIN1_Msk (0x1UL << GPIO_OUTSET_PIN1_Pos) (GPIO_OUTSET_PIN1_Low (0UL) (GPIO_OUTSET_PIN1_High (1UL) (GPIO_OUTSET_PIN1_Set (1UL) (GPIO_OUTSET_PIN0_Pos (0UL) (GPIO_OUTSET_PIN0_Msk (0x1UL << GPIO_OUTSET_PIN0_Pos) (GPIO_OUTSET_PIN0_Low (0UL) (GPIO_OUTSET_PIN0_High (1UL) (GPIO_OUTSET_PIN0_Set (1UL) )GPIO_OUTCLR_PIN31_Pos (31UL) )GPIO_OUTCLR_PIN31_Msk (0x1UL << GPIO_OUTCLR_PIN31_Pos) )GPIO_OUTCLR_PIN31_Low (0UL) )GPIO_OUTCLR_PIN31_High (1UL) )GPIO_OUTCLR_PIN31_Clear (1UL) )GPIO_OUTCLR_PIN30_Pos (30UL) )GPIO_OUTCLR_PIN30_Msk (0x1UL << GPIO_OUTCLR_PIN30_Pos) )GPIO_OUTCLR_PIN30_Low (0UL) )GPIO_OUTCLR_PIN30_High (1UL) )GPIO_OUTCLR_PIN30_Clear (1UL) )GPIO_OUTCLR_PIN29_Pos (29UL) )GPIO_OUTCLR_PIN29_Msk (0x1UL << GPIO_OUTCLR_PIN29_Pos) )GPIO_OUTCLR_PIN29_Low (0UL) )GPIO_OUTCLR_PIN29_High (1UL) )GPIO_OUTCLR_PIN29_Clear (1UL) )GPIO_OUTCLR_PIN28_Pos (28UL) )GPIO_OUTCLR_PIN28_Msk (0x1UL << GPIO_OUTCLR_PIN28_Pos) )GPIO_OUTCLR_PIN28_Low (0UL) )GPIO_OUTCLR_PIN28_High (1UL) )GPIO_OUTCLR_PIN28_Clear (1UL) )GPIO_OUTCLR_PIN27_Pos (27UL) )GPIO_OUTCLR_PIN27_Msk (0x1UL << GPIO_OUTCLR_PIN27_Pos) )GPIO_OUTCLR_PIN27_Low (0UL) )GPIO_OUTCLR_PIN27_High (1UL) )GPIO_OUTCLR_PIN27_Clear (1UL) )GPIO_OUTCLR_PIN26_Pos (26UL) )GPIO_OUTCLR_PIN26_Msk (0x1UL << GPIO_OUTCLR_PIN26_Pos) )GPIO_OUTCLR_PIN26_Low (0UL) )GPIO_OUTCLR_PIN26_High (1UL) )GPIO_OUTCLR_PIN26_Clear (1UL) )GPIO_OUTCLR_PIN25_Pos (25UL) )GPIO_OUTCLR_PIN25_Msk (0x1UL << GPIO_OUTCLR_PIN25_Pos) )GPIO_OUTCLR_PIN25_Low (0UL) )GPIO_OUTCLR_PIN25_High (1UL) )GPIO_OUTCLR_PIN25_Clear (1UL) )GPIO_OUTCLR_PIN24_Pos (24UL) )GPIO_OUTCLR_PIN24_Msk (0x1UL << GPIO_OUTCLR_PIN24_Pos) )GPIO_OUTCLR_PIN24_Low (0UL) )GPIO_OUTCLR_PIN24_High (1UL) )GPIO_OUTCLR_PIN24_Clear (1UL) )GPIO_OUTCLR_PIN23_Pos (23UL) )GPIO_OUTCLR_PIN23_Msk (0x1UL << GPIO_OUTCLR_PIN23_Pos) )GPIO_OUTCLR_PIN23_Low (0UL) )GPIO_OUTCLR_PIN23_High (1UL) )GPIO_OUTCLR_PIN23_Clear (1UL) )GPIO_OUTCLR_PIN22_Pos (22UL) )GPIO_OUTCLR_PIN22_Msk (0x1UL << GPIO_OUTCLR_PIN22_Pos) )GPIO_OUTCLR_PIN22_Low (0UL) )GPIO_OUTCLR_PIN22_High (1UL) )GPIO_OUTCLR_PIN22_Clear (1UL) )GPIO_OUTCLR_PIN21_Pos (21UL) )GPIO_OUTCLR_PIN21_Msk (0x1UL << GPIO_OUTCLR_PIN21_Pos) )GPIO_OUTCLR_PIN21_Low (0UL) )GPIO_OUTCLR_PIN21_High (1UL) )GPIO_OUTCLR_PIN21_Clear (1UL) )GPIO_OUTCLR_PIN20_Pos (20UL) )GPIO_OUTCLR_PIN20_Msk (0x1UL << GPIO_OUTCLR_PIN20_Pos) )GPIO_OUTCLR_PIN20_Low (0UL) )GPIO_OUTCLR_PIN20_High (1UL) )GPIO_OUTCLR_PIN20_Clear (1UL) )GPIO_OUTCLR_PIN19_Pos (19UL) )GPIO_OUTCLR_PIN19_Msk (0x1UL << GPIO_OUTCLR_PIN19_Pos) )GPIO_OUTCLR_PIN19_Low (0UL) )GPIO_OUTCLR_PIN19_High (1UL) )GPIO_OUTCLR_PIN19_Clear (1UL) )GPIO_OUTCLR_PIN18_Pos (18UL) )GPIO_OUTCLR_PIN18_Msk (0x1UL << GPIO_OUTCLR_PIN18_Pos) )GPIO_OUTCLR_PIN18_Low (0UL) )GPIO_OUTCLR_PIN18_High (1UL) )GPIO_OUTCLR_PIN18_Clear (1UL) )GPIO_OUTCLR_PIN17_Pos (17UL) )GPIO_OUTCLR_PIN17_Msk (0x1UL << GPIO_OUTCLR_PIN17_Pos) )GPIO_OUTCLR_PIN17_Low (0UL) )GPIO_OUTCLR_PIN17_High (1UL) )GPIO_OUTCLR_PIN17_Clear (1UL) )GPIO_OUTCLR_PIN16_Pos (16UL) )GPIO_OUTCLR_PIN16_Msk (0x1UL << GPIO_OUTCLR_PIN16_Pos) )GPIO_OUTCLR_PIN16_Low (0UL) )GPIO_OUTCLR_PIN16_High (1UL) )GPIO_OUTCLR_PIN16_Clear (1UL) )GPIO_OUTCLR_PIN15_Pos (15UL) )GPIO_OUTCLR_PIN15_Msk (0x1UL << GPIO_OUTCLR_PIN15_Pos) )GPIO_OUTCLR_PIN15_Low (0UL) )GPIO_OUTCLR_PIN15_High (1UL) )GPIO_OUTCLR_PIN15_Clear (1UL) )GPIO_OUTCLR_PIN14_Pos (14UL) )GPIO_OUTCLR_PIN14_Msk (0x1UL << GPIO_OUTCLR_PIN14_Pos) )GPIO_OUTCLR_PIN14_Low (0UL) )GPIO_OUTCLR_PIN14_High (1UL) )GPIO_OUTCLR_PIN14_Clear (1UL) )GPIO_OUTCLR_PIN13_Pos (13UL) *GPIO_OUTCLR_PIN13_Msk (0x1UL << GPIO_OUTCLR_PIN13_Pos) *GPIO_OUTCLR_PIN13_Low (0UL) *GPIO_OUTCLR_PIN13_High (1UL) *GPIO_OUTCLR_PIN13_Clear (1UL) *GPIO_OUTCLR_PIN12_Pos (12UL) *GPIO_OUTCLR_PIN12_Msk (0x1UL << GPIO_OUTCLR_PIN12_Pos) *GPIO_OUTCLR_PIN12_Low (0UL) *GPIO_OUTCLR_PIN12_High (1UL) *GPIO_OUTCLR_PIN12_Clear (1UL) *GPIO_OUTCLR_PIN11_Pos (11UL) *GPIO_OUTCLR_PIN11_Msk (0x1UL << GPIO_OUTCLR_PIN11_Pos) *GPIO_OUTCLR_PIN11_Low (0UL) *GPIO_OUTCLR_PIN11_High (1UL) *GPIO_OUTCLR_PIN11_Clear (1UL) *GPIO_OUTCLR_PIN10_Pos (10UL) *GPIO_OUTCLR_PIN10_Msk (0x1UL << GPIO_OUTCLR_PIN10_Pos) *GPIO_OUTCLR_PIN10_Low (0UL) *GPIO_OUTCLR_PIN10_High (1UL) *GPIO_OUTCLR_PIN10_Clear (1UL) *GPIO_OUTCLR_PIN9_Pos (9UL) *GPIO_OUTCLR_PIN9_Msk (0x1UL << GPIO_OUTCLR_PIN9_Pos) *GPIO_OUTCLR_PIN9_Low (0UL) *GPIO_OUTCLR_PIN9_High (1UL) *GPIO_OUTCLR_PIN9_Clear (1UL) *GPIO_OUTCLR_PIN8_Pos (8UL) *GPIO_OUTCLR_PIN8_Msk (0x1UL << GPIO_OUTCLR_PIN8_Pos) *GPIO_OUTCLR_PIN8_Low (0UL) *GPIO_OUTCLR_PIN8_High (1UL) *GPIO_OUTCLR_PIN8_Clear (1UL) *GPIO_OUTCLR_PIN7_Pos (7UL) *GPIO_OUTCLR_PIN7_Msk (0x1UL << GPIO_OUTCLR_PIN7_Pos) *GPIO_OUTCLR_PIN7_Low (0UL) *GPIO_OUTCLR_PIN7_High (1UL) *GPIO_OUTCLR_PIN7_Clear (1UL) *GPIO_OUTCLR_PIN6_Pos (6UL) *GPIO_OUTCLR_PIN6_Msk (0x1UL << GPIO_OUTCLR_PIN6_Pos) *GPIO_OUTCLR_PIN6_Low (0UL) *GPIO_OUTCLR_PIN6_High (1UL) *GPIO_OUTCLR_PIN6_Clear (1UL) *GPIO_OUTCLR_PIN5_Pos (5UL) *GPIO_OUTCLR_PIN5_Msk (0x1UL << GPIO_OUTCLR_PIN5_Pos) *GPIO_OUTCLR_PIN5_Low (0UL) *GPIO_OUTCLR_PIN5_High (1UL) *GPIO_OUTCLR_PIN5_Clear (1UL) *GPIO_OUTCLR_PIN4_Pos (4UL) *GPIO_OUTCLR_PIN4_Msk (0x1UL << GPIO_OUTCLR_PIN4_Pos) *GPIO_OUTCLR_PIN4_Low (0UL) *GPIO_OUTCLR_PIN4_High (1UL) *GPIO_OUTCLR_PIN4_Clear (1UL) *GPIO_OUTCLR_PIN3_Pos (3UL) *GPIO_OUTCLR_PIN3_Msk (0x1UL << GPIO_OUTCLR_PIN3_Pos) *GPIO_OUTCLR_PIN3_Low (0UL) *GPIO_OUTCLR_PIN3_High (1UL) *GPIO_OUTCLR_PIN3_Clear (1UL) *GPIO_OUTCLR_PIN2_Pos (2UL) *GPIO_OUTCLR_PIN2_Msk (0x1UL << GPIO_OUTCLR_PIN2_Pos) *GPIO_OUTCLR_PIN2_Low (0UL) *GPIO_OUTCLR_PIN2_High (1UL) *GPIO_OUTCLR_PIN2_Clear (1UL) *GPIO_OUTCLR_PIN1_Pos (1UL) *GPIO_OUTCLR_PIN1_Msk (0x1UL << GPIO_OUTCLR_PIN1_Pos) *GPIO_OUTCLR_PIN1_Low (0UL) *GPIO_OUTCLR_PIN1_High (1UL) *GPIO_OUTCLR_PIN1_Clear (1UL) *GPIO_OUTCLR_PIN0_Pos (0UL) *GPIO_OUTCLR_PIN0_Msk (0x1UL << GPIO_OUTCLR_PIN0_Pos) *GPIO_OUTCLR_PIN0_Low (0UL) *GPIO_OUTCLR_PIN0_High (1UL) *GPIO_OUTCLR_PIN0_Clear (1UL) *GPIO_IN_PIN31_Pos (31UL) *GPIO_IN_PIN31_Msk (0x1UL << GPIO_IN_PIN31_Pos) *GPIO_IN_PIN31_Low (0UL) *GPIO_IN_PIN31_High (1UL) *GPIO_IN_PIN30_Pos (30UL) *GPIO_IN_PIN30_Msk (0x1UL << GPIO_IN_PIN30_Pos) *GPIO_IN_PIN30_Low (0UL) *GPIO_IN_PIN30_High (1UL) *GPIO_IN_PIN29_Pos (29UL) *GPIO_IN_PIN29_Msk (0x1UL << GPIO_IN_PIN29_Pos) *GPIO_IN_PIN29_Low (0UL) *GPIO_IN_PIN29_High (1UL) *GPIO_IN_PIN28_Pos (28UL) *GPIO_IN_PIN28_Msk (0x1UL << GPIO_IN_PIN28_Pos) *GPIO_IN_PIN28_Low (0UL) *GPIO_IN_PIN28_High (1UL) *GPIO_IN_PIN27_Pos (27UL) *GPIO_IN_PIN27_Msk (0x1UL << GPIO_IN_PIN27_Pos) *GPIO_IN_PIN27_Low (0UL) *GPIO_IN_PIN27_High (1UL) +GPIO_IN_PIN26_Pos (26UL) +GPIO_IN_PIN26_Msk (0x1UL << GPIO_IN_PIN26_Pos) +GPIO_IN_PIN26_Low (0UL) +GPIO_IN_PIN26_High (1UL) +GPIO_IN_PIN25_Pos (25UL) +GPIO_IN_PIN25_Msk (0x1UL << GPIO_IN_PIN25_Pos) +GPIO_IN_PIN25_Low (0UL) +GPIO_IN_PIN25_High (1UL) +GPIO_IN_PIN24_Pos (24UL) +GPIO_IN_PIN24_Msk (0x1UL << GPIO_IN_PIN24_Pos) +GPIO_IN_PIN24_Low (0UL) +GPIO_IN_PIN24_High (1UL) +GPIO_IN_PIN23_Pos (23UL) +GPIO_IN_PIN23_Msk (0x1UL << GPIO_IN_PIN23_Pos) +GPIO_IN_PIN23_Low (0UL) +GPIO_IN_PIN23_High (1UL) +GPIO_IN_PIN22_Pos (22UL) +GPIO_IN_PIN22_Msk (0x1UL << GPIO_IN_PIN22_Pos) +GPIO_IN_PIN22_Low (0UL) +GPIO_IN_PIN22_High (1UL) +GPIO_IN_PIN21_Pos (21UL) +GPIO_IN_PIN21_Msk (0x1UL << GPIO_IN_PIN21_Pos) +GPIO_IN_PIN21_Low (0UL) +GPIO_IN_PIN21_High (1UL) +GPIO_IN_PIN20_Pos (20UL) +GPIO_IN_PIN20_Msk (0x1UL << GPIO_IN_PIN20_Pos) +GPIO_IN_PIN20_Low (0UL) +GPIO_IN_PIN20_High (1UL) +GPIO_IN_PIN19_Pos (19UL) +GPIO_IN_PIN19_Msk (0x1UL << GPIO_IN_PIN19_Pos) +GPIO_IN_PIN19_Low (0UL) +GPIO_IN_PIN19_High (1UL) +GPIO_IN_PIN18_Pos (18UL) +GPIO_IN_PIN18_Msk (0x1UL << GPIO_IN_PIN18_Pos) +GPIO_IN_PIN18_Low (0UL) +GPIO_IN_PIN18_High (1UL) +GPIO_IN_PIN17_Pos (17UL) +GPIO_IN_PIN17_Msk (0x1UL << GPIO_IN_PIN17_Pos) +GPIO_IN_PIN17_Low (0UL) +GPIO_IN_PIN17_High (1UL) +GPIO_IN_PIN16_Pos (16UL) +GPIO_IN_PIN16_Msk (0x1UL << GPIO_IN_PIN16_Pos) +GPIO_IN_PIN16_Low (0UL) +GPIO_IN_PIN16_High (1UL) +GPIO_IN_PIN15_Pos (15UL) +GPIO_IN_PIN15_Msk (0x1UL << GPIO_IN_PIN15_Pos) +GPIO_IN_PIN15_Low (0UL) +GPIO_IN_PIN15_High (1UL) +GPIO_IN_PIN14_Pos (14UL) +GPIO_IN_PIN14_Msk (0x1UL << GPIO_IN_PIN14_Pos) +GPIO_IN_PIN14_Low (0UL) +GPIO_IN_PIN14_High (1UL) +GPIO_IN_PIN13_Pos (13UL) +GPIO_IN_PIN13_Msk (0x1UL << GPIO_IN_PIN13_Pos) +GPIO_IN_PIN13_Low (0UL) +GPIO_IN_PIN13_High (1UL) +GPIO_IN_PIN12_Pos (12UL) +GPIO_IN_PIN12_Msk (0x1UL << GPIO_IN_PIN12_Pos) +GPIO_IN_PIN12_Low (0UL) +GPIO_IN_PIN12_High (1UL) +GPIO_IN_PIN11_Pos (11UL) +GPIO_IN_PIN11_Msk (0x1UL << GPIO_IN_PIN11_Pos) +GPIO_IN_PIN11_Low (0UL) +GPIO_IN_PIN11_High (1UL) +GPIO_IN_PIN10_Pos (10UL) +GPIO_IN_PIN10_Msk (0x1UL << GPIO_IN_PIN10_Pos) +GPIO_IN_PIN10_Low (0UL) +GPIO_IN_PIN10_High (1UL) +GPIO_IN_PIN9_Pos (9UL) +GPIO_IN_PIN9_Msk (0x1UL << GPIO_IN_PIN9_Pos) +GPIO_IN_PIN9_Low (0UL) +GPIO_IN_PIN9_High (1UL) +GPIO_IN_PIN8_Pos (8UL) +GPIO_IN_PIN8_Msk (0x1UL << GPIO_IN_PIN8_Pos) +GPIO_IN_PIN8_Low (0UL) +GPIO_IN_PIN8_High (1UL) +GPIO_IN_PIN7_Pos (7UL) +GPIO_IN_PIN7_Msk (0x1UL << GPIO_IN_PIN7_Pos) +GPIO_IN_PIN7_Low (0UL) +GPIO_IN_PIN7_High (1UL) +GPIO_IN_PIN6_Pos (6UL) +GPIO_IN_PIN6_Msk (0x1UL << GPIO_IN_PIN6_Pos) +GPIO_IN_PIN6_Low (0UL) +GPIO_IN_PIN6_High (1UL) ,GPIO_IN_PIN5_Pos (5UL) ,GPIO_IN_PIN5_Msk (0x1UL << GPIO_IN_PIN5_Pos) ,GPIO_IN_PIN5_Low (0UL) ,GPIO_IN_PIN5_High (1UL) ,GPIO_IN_PIN4_Pos (4UL) ,GPIO_IN_PIN4_Msk (0x1UL << GPIO_IN_PIN4_Pos) ,GPIO_IN_PIN4_Low (0UL) ,GPIO_IN_PIN4_High (1UL) ,GPIO_IN_PIN3_Pos (3UL) ,GPIO_IN_PIN3_Msk (0x1UL << GPIO_IN_PIN3_Pos) ,GPIO_IN_PIN3_Low (0UL) ,GPIO_IN_PIN3_High (1UL) ,GPIO_IN_PIN2_Pos (2UL) ,GPIO_IN_PIN2_Msk (0x1UL << GPIO_IN_PIN2_Pos) ,GPIO_IN_PIN2_Low (0UL) ,GPIO_IN_PIN2_High (1UL) ,GPIO_IN_PIN1_Pos (1UL) ,GPIO_IN_PIN1_Msk (0x1UL << GPIO_IN_PIN1_Pos) ,GPIO_IN_PIN1_Low (0UL) ,GPIO_IN_PIN1_High (1UL) ,GPIO_IN_PIN0_Pos (0UL) ,GPIO_IN_PIN0_Msk (0x1UL << GPIO_IN_PIN0_Pos) ,GPIO_IN_PIN0_Low (0UL) ,GPIO_IN_PIN0_High (1UL) ,GPIO_DIR_PIN31_Pos (31UL) ,GPIO_DIR_PIN31_Msk (0x1UL << GPIO_DIR_PIN31_Pos) ,GPIO_DIR_PIN31_Input (0UL) ,GPIO_DIR_PIN31_Output (1UL) ,GPIO_DIR_PIN30_Pos (30UL) ,GPIO_DIR_PIN30_Msk (0x1UL << GPIO_DIR_PIN30_Pos) ,GPIO_DIR_PIN30_Input (0UL) ,GPIO_DIR_PIN30_Output (1UL) ,GPIO_DIR_PIN29_Pos (29UL) ,GPIO_DIR_PIN29_Msk (0x1UL << GPIO_DIR_PIN29_Pos) ,GPIO_DIR_PIN29_Input (0UL) ,GPIO_DIR_PIN29_Output (1UL) ,GPIO_DIR_PIN28_Pos (28UL) ,GPIO_DIR_PIN28_Msk (0x1UL << GPIO_DIR_PIN28_Pos) ,GPIO_DIR_PIN28_Input (0UL) ,GPIO_DIR_PIN28_Output (1UL) ,GPIO_DIR_PIN27_Pos (27UL) ,GPIO_DIR_PIN27_Msk (0x1UL << GPIO_DIR_PIN27_Pos) ,GPIO_DIR_PIN27_Input (0UL) ,GPIO_DIR_PIN27_Output (1UL) ,GPIO_DIR_PIN26_Pos (26UL) ,GPIO_DIR_PIN26_Msk (0x1UL << GPIO_DIR_PIN26_Pos) ,GPIO_DIR_PIN26_Input (0UL) ,GPIO_DIR_PIN26_Output (1UL) ,GPIO_DIR_PIN25_Pos (25UL) ,GPIO_DIR_PIN25_Msk (0x1UL << GPIO_DIR_PIN25_Pos) ,GPIO_DIR_PIN25_Input (0UL) ,GPIO_DIR_PIN25_Output (1UL) ,GPIO_DIR_PIN24_Pos (24UL) ,GPIO_DIR_PIN24_Msk (0x1UL << GPIO_DIR_PIN24_Pos) ,GPIO_DIR_PIN24_Input (0UL) ,GPIO_DIR_PIN24_Output (1UL) ,GPIO_DIR_PIN23_Pos (23UL) ,GPIO_DIR_PIN23_Msk (0x1UL << GPIO_DIR_PIN23_Pos) ,GPIO_DIR_PIN23_Input (0UL) ,GPIO_DIR_PIN23_Output (1UL) ,GPIO_DIR_PIN22_Pos (22UL) ,GPIO_DIR_PIN22_Msk (0x1UL << GPIO_DIR_PIN22_Pos) ,GPIO_DIR_PIN22_Input (0UL) ,GPIO_DIR_PIN22_Output (1UL) ,GPIO_DIR_PIN21_Pos (21UL) ,GPIO_DIR_PIN21_Msk (0x1UL << GPIO_DIR_PIN21_Pos) ,GPIO_DIR_PIN21_Input (0UL) ,GPIO_DIR_PIN21_Output (1UL) ,GPIO_DIR_PIN20_Pos (20UL) ,GPIO_DIR_PIN20_Msk (0x1UL << GPIO_DIR_PIN20_Pos) ,GPIO_DIR_PIN20_Input (0UL) ,GPIO_DIR_PIN20_Output (1UL) ,GPIO_DIR_PIN19_Pos (19UL) ,GPIO_DIR_PIN19_Msk (0x1UL << GPIO_DIR_PIN19_Pos) ,GPIO_DIR_PIN19_Input (0UL) ,GPIO_DIR_PIN19_Output (1UL) ,GPIO_DIR_PIN18_Pos (18UL) ,GPIO_DIR_PIN18_Msk (0x1UL << GPIO_DIR_PIN18_Pos) ,GPIO_DIR_PIN18_Input (0UL) ,GPIO_DIR_PIN18_Output (1UL) ,GPIO_DIR_PIN17_Pos (17UL) ,GPIO_DIR_PIN17_Msk (0x1UL << GPIO_DIR_PIN17_Pos) ,GPIO_DIR_PIN17_Input (0UL) ,GPIO_DIR_PIN17_Output (1UL) -GPIO_DIR_PIN16_Pos (16UL) -GPIO_DIR_PIN16_Msk (0x1UL << GPIO_DIR_PIN16_Pos) -GPIO_DIR_PIN16_Input (0UL) -GPIO_DIR_PIN16_Output (1UL) -GPIO_DIR_PIN15_Pos (15UL) -GPIO_DIR_PIN15_Msk (0x1UL << GPIO_DIR_PIN15_Pos) -GPIO_DIR_PIN15_Input (0UL) -GPIO_DIR_PIN15_Output (1UL) -GPIO_DIR_PIN14_Pos (14UL) -GPIO_DIR_PIN14_Msk (0x1UL << GPIO_DIR_PIN14_Pos) -GPIO_DIR_PIN14_Input (0UL) -GPIO_DIR_PIN14_Output (1UL) -GPIO_DIR_PIN13_Pos (13UL) -GPIO_DIR_PIN13_Msk (0x1UL << GPIO_DIR_PIN13_Pos) -GPIO_DIR_PIN13_Input (0UL) -GPIO_DIR_PIN13_Output (1UL) -GPIO_DIR_PIN12_Pos (12UL) -GPIO_DIR_PIN12_Msk (0x1UL << GPIO_DIR_PIN12_Pos) -GPIO_DIR_PIN12_Input (0UL) -GPIO_DIR_PIN12_Output (1UL) -GPIO_DIR_PIN11_Pos (11UL) -GPIO_DIR_PIN11_Msk (0x1UL << GPIO_DIR_PIN11_Pos) -GPIO_DIR_PIN11_Input (0UL) -GPIO_DIR_PIN11_Output (1UL) -GPIO_DIR_PIN10_Pos (10UL) -GPIO_DIR_PIN10_Msk (0x1UL << GPIO_DIR_PIN10_Pos) -GPIO_DIR_PIN10_Input (0UL) -GPIO_DIR_PIN10_Output (1UL) -GPIO_DIR_PIN9_Pos (9UL) -GPIO_DIR_PIN9_Msk (0x1UL << GPIO_DIR_PIN9_Pos) -GPIO_DIR_PIN9_Input (0UL) -GPIO_DIR_PIN9_Output (1UL) -GPIO_DIR_PIN8_Pos (8UL) -GPIO_DIR_PIN8_Msk (0x1UL << GPIO_DIR_PIN8_Pos) -GPIO_DIR_PIN8_Input (0UL) -GPIO_DIR_PIN8_Output (1UL) -GPIO_DIR_PIN7_Pos (7UL) -GPIO_DIR_PIN7_Msk (0x1UL << GPIO_DIR_PIN7_Pos) -GPIO_DIR_PIN7_Input (0UL) -GPIO_DIR_PIN7_Output (1UL) -GPIO_DIR_PIN6_Pos (6UL) -GPIO_DIR_PIN6_Msk (0x1UL << GPIO_DIR_PIN6_Pos) -GPIO_DIR_PIN6_Input (0UL) -GPIO_DIR_PIN6_Output (1UL) -GPIO_DIR_PIN5_Pos (5UL) -GPIO_DIR_PIN5_Msk (0x1UL << GPIO_DIR_PIN5_Pos) -GPIO_DIR_PIN5_Input (0UL) -GPIO_DIR_PIN5_Output (1UL) -GPIO_DIR_PIN4_Pos (4UL) -GPIO_DIR_PIN4_Msk (0x1UL << GPIO_DIR_PIN4_Pos) -GPIO_DIR_PIN4_Input (0UL) -GPIO_DIR_PIN4_Output (1UL) -GPIO_DIR_PIN3_Pos (3UL) -GPIO_DIR_PIN3_Msk (0x1UL << GPIO_DIR_PIN3_Pos) -GPIO_DIR_PIN3_Input (0UL) -GPIO_DIR_PIN3_Output (1UL) -GPIO_DIR_PIN2_Pos (2UL) -GPIO_DIR_PIN2_Msk (0x1UL << GPIO_DIR_PIN2_Pos) -GPIO_DIR_PIN2_Input (0UL) -GPIO_DIR_PIN2_Output (1UL) -GPIO_DIR_PIN1_Pos (1UL) -GPIO_DIR_PIN1_Msk (0x1UL << GPIO_DIR_PIN1_Pos) -GPIO_DIR_PIN1_Input (0UL) -GPIO_DIR_PIN1_Output (1UL) -GPIO_DIR_PIN0_Pos (0UL) -GPIO_DIR_PIN0_Msk (0x1UL << GPIO_DIR_PIN0_Pos) -GPIO_DIR_PIN0_Input (0UL) -GPIO_DIR_PIN0_Output (1UL) -GPIO_DIRSET_PIN31_Pos (31UL) -GPIO_DIRSET_PIN31_Msk (0x1UL << GPIO_DIRSET_PIN31_Pos) -GPIO_DIRSET_PIN31_Input (0UL) -GPIO_DIRSET_PIN31_Output (1UL) -GPIO_DIRSET_PIN31_Set (1UL) -GPIO_DIRSET_PIN30_Pos (30UL) -GPIO_DIRSET_PIN30_Msk (0x1UL << GPIO_DIRSET_PIN30_Pos) -GPIO_DIRSET_PIN30_Input (0UL) -GPIO_DIRSET_PIN30_Output (1UL) -GPIO_DIRSET_PIN30_Set (1UL) -GPIO_DIRSET_PIN29_Pos (29UL) -GPIO_DIRSET_PIN29_Msk (0x1UL << GPIO_DIRSET_PIN29_Pos) -GPIO_DIRSET_PIN29_Input (0UL) -GPIO_DIRSET_PIN29_Output (1UL) -GPIO_DIRSET_PIN29_Set (1UL) -GPIO_DIRSET_PIN28_Pos (28UL) .GPIO_DIRSET_PIN28_Msk (0x1UL << GPIO_DIRSET_PIN28_Pos) .GPIO_DIRSET_PIN28_Input (0UL) .GPIO_DIRSET_PIN28_Output (1UL) .GPIO_DIRSET_PIN28_Set (1UL) .GPIO_DIRSET_PIN27_Pos (27UL) .GPIO_DIRSET_PIN27_Msk (0x1UL << GPIO_DIRSET_PIN27_Pos) .GPIO_DIRSET_PIN27_Input (0UL) .GPIO_DIRSET_PIN27_Output (1UL) .GPIO_DIRSET_PIN27_Set (1UL) .GPIO_DIRSET_PIN26_Pos (26UL) .GPIO_DIRSET_PIN26_Msk (0x1UL << GPIO_DIRSET_PIN26_Pos) .GPIO_DIRSET_PIN26_Input (0UL) .GPIO_DIRSET_PIN26_Output (1UL) .GPIO_DIRSET_PIN26_Set (1UL) .GPIO_DIRSET_PIN25_Pos (25UL) .GPIO_DIRSET_PIN25_Msk (0x1UL << GPIO_DIRSET_PIN25_Pos) .GPIO_DIRSET_PIN25_Input (0UL) .GPIO_DIRSET_PIN25_Output (1UL) .GPIO_DIRSET_PIN25_Set (1UL) .GPIO_DIRSET_PIN24_Pos (24UL) .GPIO_DIRSET_PIN24_Msk (0x1UL << GPIO_DIRSET_PIN24_Pos) .GPIO_DIRSET_PIN24_Input (0UL) .GPIO_DIRSET_PIN24_Output (1UL) .GPIO_DIRSET_PIN24_Set (1UL) .GPIO_DIRSET_PIN23_Pos (23UL) .GPIO_DIRSET_PIN23_Msk (0x1UL << GPIO_DIRSET_PIN23_Pos) .GPIO_DIRSET_PIN23_Input (0UL) .GPIO_DIRSET_PIN23_Output (1UL) .GPIO_DIRSET_PIN23_Set (1UL) .GPIO_DIRSET_PIN22_Pos (22UL) .GPIO_DIRSET_PIN22_Msk (0x1UL << GPIO_DIRSET_PIN22_Pos) .GPIO_DIRSET_PIN22_Input (0UL) .GPIO_DIRSET_PIN22_Output (1UL) .GPIO_DIRSET_PIN22_Set (1UL) .GPIO_DIRSET_PIN21_Pos (21UL) .GPIO_DIRSET_PIN21_Msk (0x1UL << GPIO_DIRSET_PIN21_Pos) .GPIO_DIRSET_PIN21_Input (0UL) .GPIO_DIRSET_PIN21_Output (1UL) .GPIO_DIRSET_PIN21_Set (1UL) .GPIO_DIRSET_PIN20_Pos (20UL) .GPIO_DIRSET_PIN20_Msk (0x1UL << GPIO_DIRSET_PIN20_Pos) .GPIO_DIRSET_PIN20_Input (0UL) .GPIO_DIRSET_PIN20_Output (1UL) .GPIO_DIRSET_PIN20_Set (1UL) .GPIO_DIRSET_PIN19_Pos (19UL) .GPIO_DIRSET_PIN19_Msk (0x1UL << GPIO_DIRSET_PIN19_Pos) .GPIO_DIRSET_PIN19_Input (0UL) .GPIO_DIRSET_PIN19_Output (1UL) .GPIO_DIRSET_PIN19_Set (1UL) .GPIO_DIRSET_PIN18_Pos (18UL) .GPIO_DIRSET_PIN18_Msk (0x1UL << GPIO_DIRSET_PIN18_Pos) .GPIO_DIRSET_PIN18_Input (0UL) .GPIO_DIRSET_PIN18_Output (1UL) .GPIO_DIRSET_PIN18_Set (1UL) .GPIO_DIRSET_PIN17_Pos (17UL) .GPIO_DIRSET_PIN17_Msk (0x1UL << GPIO_DIRSET_PIN17_Pos) .GPIO_DIRSET_PIN17_Input (0UL) .GPIO_DIRSET_PIN17_Output (1UL) .GPIO_DIRSET_PIN17_Set (1UL) .GPIO_DIRSET_PIN16_Pos (16UL) .GPIO_DIRSET_PIN16_Msk (0x1UL << GPIO_DIRSET_PIN16_Pos) .GPIO_DIRSET_PIN16_Input (0UL) .GPIO_DIRSET_PIN16_Output (1UL) .GPIO_DIRSET_PIN16_Set (1UL) .GPIO_DIRSET_PIN15_Pos (15UL) .GPIO_DIRSET_PIN15_Msk (0x1UL << GPIO_DIRSET_PIN15_Pos) .GPIO_DIRSET_PIN15_Input (0UL) .GPIO_DIRSET_PIN15_Output (1UL) .GPIO_DIRSET_PIN15_Set (1UL) .GPIO_DIRSET_PIN14_Pos (14UL) .GPIO_DIRSET_PIN14_Msk (0x1UL << GPIO_DIRSET_PIN14_Pos) .GPIO_DIRSET_PIN14_Input (0UL) .GPIO_DIRSET_PIN14_Output (1UL) .GPIO_DIRSET_PIN14_Set (1UL) .GPIO_DIRSET_PIN13_Pos (13UL) .GPIO_DIRSET_PIN13_Msk (0x1UL << GPIO_DIRSET_PIN13_Pos) .GPIO_DIRSET_PIN13_Input (0UL) .GPIO_DIRSET_PIN13_Output (1UL) .GPIO_DIRSET_PIN13_Set (1UL) .GPIO_DIRSET_PIN12_Pos (12UL) .GPIO_DIRSET_PIN12_Msk (0x1UL << GPIO_DIRSET_PIN12_Pos) .GPIO_DIRSET_PIN12_Input (0UL) .GPIO_DIRSET_PIN12_Output (1UL) .GPIO_DIRSET_PIN12_Set (1UL) .GPIO_DIRSET_PIN11_Pos (11UL) .GPIO_DIRSET_PIN11_Msk (0x1UL << GPIO_DIRSET_PIN11_Pos) .GPIO_DIRSET_PIN11_Input (0UL) .GPIO_DIRSET_PIN11_Output (1UL) .GPIO_DIRSET_PIN11_Set (1UL) .GPIO_DIRSET_PIN10_Pos (10UL) .GPIO_DIRSET_PIN10_Msk (0x1UL << GPIO_DIRSET_PIN10_Pos) .GPIO_DIRSET_PIN10_Input (0UL) /GPIO_DIRSET_PIN10_Output (1UL) /GPIO_DIRSET_PIN10_Set (1UL) /GPIO_DIRSET_PIN9_Pos (9UL) /GPIO_DIRSET_PIN9_Msk (0x1UL << GPIO_DIRSET_PIN9_Pos) /GPIO_DIRSET_PIN9_Input (0UL) /GPIO_DIRSET_PIN9_Output (1UL) /GPIO_DIRSET_PIN9_Set (1UL) /GPIO_DIRSET_PIN8_Pos (8UL) /GPIO_DIRSET_PIN8_Msk (0x1UL << GPIO_DIRSET_PIN8_Pos) /GPIO_DIRSET_PIN8_Input (0UL) /GPIO_DIRSET_PIN8_Output (1UL) /GPIO_DIRSET_PIN8_Set (1UL) /GPIO_DIRSET_PIN7_Pos (7UL) /GPIO_DIRSET_PIN7_Msk (0x1UL << GPIO_DIRSET_PIN7_Pos) /GPIO_DIRSET_PIN7_Input (0UL) /GPIO_DIRSET_PIN7_Output (1UL) /GPIO_DIRSET_PIN7_Set (1UL) /GPIO_DIRSET_PIN6_Pos (6UL) /GPIO_DIRSET_PIN6_Msk (0x1UL << GPIO_DIRSET_PIN6_Pos) /GPIO_DIRSET_PIN6_Input (0UL) /GPIO_DIRSET_PIN6_Output (1UL) /GPIO_DIRSET_PIN6_Set (1UL) /GPIO_DIRSET_PIN5_Pos (5UL) /GPIO_DIRSET_PIN5_Msk (0x1UL << GPIO_DIRSET_PIN5_Pos) /GPIO_DIRSET_PIN5_Input (0UL) /GPIO_DIRSET_PIN5_Output (1UL) /GPIO_DIRSET_PIN5_Set (1UL) /GPIO_DIRSET_PIN4_Pos (4UL) /GPIO_DIRSET_PIN4_Msk (0x1UL << GPIO_DIRSET_PIN4_Pos) /GPIO_DIRSET_PIN4_Input (0UL) /GPIO_DIRSET_PIN4_Output (1UL) /GPIO_DIRSET_PIN4_Set (1UL) /GPIO_DIRSET_PIN3_Pos (3UL) /GPIO_DIRSET_PIN3_Msk (0x1UL << GPIO_DIRSET_PIN3_Pos) /GPIO_DIRSET_PIN3_Input (0UL) /GPIO_DIRSET_PIN3_Output (1UL) /GPIO_DIRSET_PIN3_Set (1UL) /GPIO_DIRSET_PIN2_Pos (2UL) /GPIO_DIRSET_PIN2_Msk (0x1UL << GPIO_DIRSET_PIN2_Pos) /GPIO_DIRSET_PIN2_Input (0UL) /GPIO_DIRSET_PIN2_Output (1UL) /GPIO_DIRSET_PIN2_Set (1UL) /GPIO_DIRSET_PIN1_Pos (1UL) /GPIO_DIRSET_PIN1_Msk (0x1UL << GPIO_DIRSET_PIN1_Pos) /GPIO_DIRSET_PIN1_Input (0UL) /GPIO_DIRSET_PIN1_Output (1UL) /GPIO_DIRSET_PIN1_Set (1UL) /GPIO_DIRSET_PIN0_Pos (0UL) /GPIO_DIRSET_PIN0_Msk (0x1UL << GPIO_DIRSET_PIN0_Pos) /GPIO_DIRSET_PIN0_Input (0UL) /GPIO_DIRSET_PIN0_Output (1UL) /GPIO_DIRSET_PIN0_Set (1UL) /GPIO_DIRCLR_PIN31_Pos (31UL) /GPIO_DIRCLR_PIN31_Msk (0x1UL << GPIO_DIRCLR_PIN31_Pos) /GPIO_DIRCLR_PIN31_Input (0UL) /GPIO_DIRCLR_PIN31_Output (1UL) /GPIO_DIRCLR_PIN31_Clear (1UL) /GPIO_DIRCLR_PIN30_Pos (30UL) /GPIO_DIRCLR_PIN30_Msk (0x1UL << GPIO_DIRCLR_PIN30_Pos) /GPIO_DIRCLR_PIN30_Input (0UL) /GPIO_DIRCLR_PIN30_Output (1UL) /GPIO_DIRCLR_PIN30_Clear (1UL) /GPIO_DIRCLR_PIN29_Pos (29UL) /GPIO_DIRCLR_PIN29_Msk (0x1UL << GPIO_DIRCLR_PIN29_Pos) /GPIO_DIRCLR_PIN29_Input (0UL) /GPIO_DIRCLR_PIN29_Output (1UL) /GPIO_DIRCLR_PIN29_Clear (1UL) /GPIO_DIRCLR_PIN28_Pos (28UL) /GPIO_DIRCLR_PIN28_Msk (0x1UL << GPIO_DIRCLR_PIN28_Pos) /GPIO_DIRCLR_PIN28_Input (0UL) /GPIO_DIRCLR_PIN28_Output (1UL) /GPIO_DIRCLR_PIN28_Clear (1UL) /GPIO_DIRCLR_PIN27_Pos (27UL) /GPIO_DIRCLR_PIN27_Msk (0x1UL << GPIO_DIRCLR_PIN27_Pos) /GPIO_DIRCLR_PIN27_Input (0UL) /GPIO_DIRCLR_PIN27_Output (1UL) /GPIO_DIRCLR_PIN27_Clear (1UL) /GPIO_DIRCLR_PIN26_Pos (26UL) /GPIO_DIRCLR_PIN26_Msk (0x1UL << GPIO_DIRCLR_PIN26_Pos) /GPIO_DIRCLR_PIN26_Input (0UL) /GPIO_DIRCLR_PIN26_Output (1UL) /GPIO_DIRCLR_PIN26_Clear (1UL) /GPIO_DIRCLR_PIN25_Pos (25UL) /GPIO_DIRCLR_PIN25_Msk (0x1UL << GPIO_DIRCLR_PIN25_Pos) /GPIO_DIRCLR_PIN25_Input (0UL) /GPIO_DIRCLR_PIN25_Output (1UL) /GPIO_DIRCLR_PIN25_Clear (1UL) /GPIO_DIRCLR_PIN24_Pos (24UL) /GPIO_DIRCLR_PIN24_Msk (0x1UL << GPIO_DIRCLR_PIN24_Pos) 0GPIO_DIRCLR_PIN24_Input (0UL) 0GPIO_DIRCLR_PIN24_Output (1UL) 0GPIO_DIRCLR_PIN24_Clear (1UL) 0GPIO_DIRCLR_PIN23_Pos (23UL) 0GPIO_DIRCLR_PIN23_Msk (0x1UL << GPIO_DIRCLR_PIN23_Pos) 0GPIO_DIRCLR_PIN23_Input (0UL) 0GPIO_DIRCLR_PIN23_Output (1UL) 0GPIO_DIRCLR_PIN23_Clear (1UL) 0GPIO_DIRCLR_PIN22_Pos (22UL) 0GPIO_DIRCLR_PIN22_Msk (0x1UL << GPIO_DIRCLR_PIN22_Pos) 0GPIO_DIRCLR_PIN22_Input (0UL) 0GPIO_DIRCLR_PIN22_Output (1UL) 0GPIO_DIRCLR_PIN22_Clear (1UL) 0GPIO_DIRCLR_PIN21_Pos (21UL) 0GPIO_DIRCLR_PIN21_Msk (0x1UL << GPIO_DIRCLR_PIN21_Pos) 0GPIO_DIRCLR_PIN21_Input (0UL) 0GPIO_DIRCLR_PIN21_Output (1UL) 0GPIO_DIRCLR_PIN21_Clear (1UL) 0GPIO_DIRCLR_PIN20_Pos (20UL) 0GPIO_DIRCLR_PIN20_Msk (0x1UL << GPIO_DIRCLR_PIN20_Pos) 0GPIO_DIRCLR_PIN20_Input (0UL) 0GPIO_DIRCLR_PIN20_Output (1UL) 0GPIO_DIRCLR_PIN20_Clear (1UL) 0GPIO_DIRCLR_PIN19_Pos (19UL) 0GPIO_DIRCLR_PIN19_Msk (0x1UL << GPIO_DIRCLR_PIN19_Pos) 0GPIO_DIRCLR_PIN19_Input (0UL) 0GPIO_DIRCLR_PIN19_Output (1UL) 0GPIO_DIRCLR_PIN19_Clear (1UL) 0GPIO_DIRCLR_PIN18_Pos (18UL) 0GPIO_DIRCLR_PIN18_Msk (0x1UL << GPIO_DIRCLR_PIN18_Pos) 0GPIO_DIRCLR_PIN18_Input (0UL) 0GPIO_DIRCLR_PIN18_Output (1UL) 0GPIO_DIRCLR_PIN18_Clear (1UL) 0GPIO_DIRCLR_PIN17_Pos (17UL) 0GPIO_DIRCLR_PIN17_Msk (0x1UL << GPIO_DIRCLR_PIN17_Pos) 0GPIO_DIRCLR_PIN17_Input (0UL) 0GPIO_DIRCLR_PIN17_Output (1UL) 0GPIO_DIRCLR_PIN17_Clear (1UL) 0GPIO_DIRCLR_PIN16_Pos (16UL) 0GPIO_DIRCLR_PIN16_Msk (0x1UL << GPIO_DIRCLR_PIN16_Pos) 0GPIO_DIRCLR_PIN16_Input (0UL) 0GPIO_DIRCLR_PIN16_Output (1UL) 0GPIO_DIRCLR_PIN16_Clear (1UL) 0GPIO_DIRCLR_PIN15_Pos (15UL) 0GPIO_DIRCLR_PIN15_Msk (0x1UL << GPIO_DIRCLR_PIN15_Pos) 0GPIO_DIRCLR_PIN15_Input (0UL) 0GPIO_DIRCLR_PIN15_Output (1UL) 0GPIO_DIRCLR_PIN15_Clear (1UL) 0GPIO_DIRCLR_PIN14_Pos (14UL) 0GPIO_DIRCLR_PIN14_Msk (0x1UL << GPIO_DIRCLR_PIN14_Pos) 0GPIO_DIRCLR_PIN14_Input (0UL) 0GPIO_DIRCLR_PIN14_Output (1UL) 0GPIO_DIRCLR_PIN14_Clear (1UL) 0GPIO_DIRCLR_PIN13_Pos (13UL) 0GPIO_DIRCLR_PIN13_Msk (0x1UL << GPIO_DIRCLR_PIN13_Pos) 0GPIO_DIRCLR_PIN13_Input (0UL) 0GPIO_DIRCLR_PIN13_Output (1UL) 0GPIO_DIRCLR_PIN13_Clear (1UL) 0GPIO_DIRCLR_PIN12_Pos (12UL) 0GPIO_DIRCLR_PIN12_Msk (0x1UL << GPIO_DIRCLR_PIN12_Pos) 0GPIO_DIRCLR_PIN12_Input (0UL) 0GPIO_DIRCLR_PIN12_Output (1UL) 0GPIO_DIRCLR_PIN12_Clear (1UL) 0GPIO_DIRCLR_PIN11_Pos (11UL) 0GPIO_DIRCLR_PIN11_Msk (0x1UL << GPIO_DIRCLR_PIN11_Pos) 0GPIO_DIRCLR_PIN11_Input (0UL) 0GPIO_DIRCLR_PIN11_Output (1UL) 0GPIO_DIRCLR_PIN11_Clear (1UL) 0GPIO_DIRCLR_PIN10_Pos (10UL) 0GPIO_DIRCLR_PIN10_Msk (0x1UL << GPIO_DIRCLR_PIN10_Pos) 0GPIO_DIRCLR_PIN10_Input (0UL) 0GPIO_DIRCLR_PIN10_Output (1UL) 0GPIO_DIRCLR_PIN10_Clear (1UL) 0GPIO_DIRCLR_PIN9_Pos (9UL) 0GPIO_DIRCLR_PIN9_Msk (0x1UL << GPIO_DIRCLR_PIN9_Pos) 0GPIO_DIRCLR_PIN9_Input (0UL) 0GPIO_DIRCLR_PIN9_Output (1UL) 0GPIO_DIRCLR_PIN9_Clear (1UL) 0GPIO_DIRCLR_PIN8_Pos (8UL) 0GPIO_DIRCLR_PIN8_Msk (0x1UL << GPIO_DIRCLR_PIN8_Pos) 0GPIO_DIRCLR_PIN8_Input (0UL) 0GPIO_DIRCLR_PIN8_Output (1UL) 0GPIO_DIRCLR_PIN8_Clear (1UL) 0GPIO_DIRCLR_PIN7_Pos (7UL) 0GPIO_DIRCLR_PIN7_Msk (0x1UL << GPIO_DIRCLR_PIN7_Pos) 0GPIO_DIRCLR_PIN7_Input (0UL) 0GPIO_DIRCLR_PIN7_Output (1UL) 0GPIO_DIRCLR_PIN7_Clear (1UL) 0GPIO_DIRCLR_PIN6_Pos (6UL) 0GPIO_DIRCLR_PIN6_Msk (0x1UL << GPIO_DIRCLR_PIN6_Pos) 0GPIO_DIRCLR_PIN6_Input (0UL) 0GPIO_DIRCLR_PIN6_Output (1UL) 1GPIO_DIRCLR_PIN6_Clear (1UL) 1GPIO_DIRCLR_PIN5_Pos (5UL) 1GPIO_DIRCLR_PIN5_Msk (0x1UL << GPIO_DIRCLR_PIN5_Pos) 1GPIO_DIRCLR_PIN5_Input (0UL) 1GPIO_DIRCLR_PIN5_Output (1UL) 1GPIO_DIRCLR_PIN5_Clear (1UL) 1GPIO_DIRCLR_PIN4_Pos (4UL) 1GPIO_DIRCLR_PIN4_Msk (0x1UL << GPIO_DIRCLR_PIN4_Pos) 1GPIO_DIRCLR_PIN4_Input (0UL) 1GPIO_DIRCLR_PIN4_Output (1UL) 1GPIO_DIRCLR_PIN4_Clear (1UL) 1GPIO_DIRCLR_PIN3_Pos (3UL) 1GPIO_DIRCLR_PIN3_Msk (0x1UL << GPIO_DIRCLR_PIN3_Pos) 1GPIO_DIRCLR_PIN3_Input (0UL) 1GPIO_DIRCLR_PIN3_Output (1UL) 1GPIO_DIRCLR_PIN3_Clear (1UL) 1GPIO_DIRCLR_PIN2_Pos (2UL) 1GPIO_DIRCLR_PIN2_Msk (0x1UL << GPIO_DIRCLR_PIN2_Pos) 1GPIO_DIRCLR_PIN2_Input (0UL) 1GPIO_DIRCLR_PIN2_Output (1UL) 1GPIO_DIRCLR_PIN2_Clear (1UL) 1GPIO_DIRCLR_PIN1_Pos (1UL) 1GPIO_DIRCLR_PIN1_Msk (0x1UL << GPIO_DIRCLR_PIN1_Pos) 1GPIO_DIRCLR_PIN1_Input (0UL) 1GPIO_DIRCLR_PIN1_Output (1UL) 1GPIO_DIRCLR_PIN1_Clear (1UL) 1GPIO_DIRCLR_PIN0_Pos (0UL) 1GPIO_DIRCLR_PIN0_Msk (0x1UL << GPIO_DIRCLR_PIN0_Pos) 1GPIO_DIRCLR_PIN0_Input (0UL) 1GPIO_DIRCLR_PIN0_Output (1UL) 1GPIO_DIRCLR_PIN0_Clear (1UL) 1GPIO_LATCH_PIN31_Pos (31UL) 1GPIO_LATCH_PIN31_Msk (0x1UL << GPIO_LATCH_PIN31_Pos) 1GPIO_LATCH_PIN31_NotLatched (0UL) 1GPIO_LATCH_PIN31_Latched (1UL) 1GPIO_LATCH_PIN30_Pos (30UL) 1GPIO_LATCH_PIN30_Msk (0x1UL << GPIO_LATCH_PIN30_Pos) 1GPIO_LATCH_PIN30_NotLatched (0UL) 1GPIO_LATCH_PIN30_Latched (1UL) 1GPIO_LATCH_PIN29_Pos (29UL) 1GPIO_LATCH_PIN29_Msk (0x1UL << GPIO_LATCH_PIN29_Pos) 1GPIO_LATCH_PIN29_NotLatched (0UL) 1GPIO_LATCH_PIN29_Latched (1UL) 1GPIO_LATCH_PIN28_Pos (28UL) 1GPIO_LATCH_PIN28_Msk (0x1UL << GPIO_LATCH_PIN28_Pos) 1GPIO_LATCH_PIN28_NotLatched (0UL) 1GPIO_LATCH_PIN28_Latched (1UL) 1GPIO_LATCH_PIN27_Pos (27UL) 1GPIO_LATCH_PIN27_Msk (0x1UL << GPIO_LATCH_PIN27_Pos) 1GPIO_LATCH_PIN27_NotLatched (0UL) 1GPIO_LATCH_PIN27_Latched (1UL) 1GPIO_LATCH_PIN26_Pos (26UL) 1GPIO_LATCH_PIN26_Msk (0x1UL << GPIO_LATCH_PIN26_Pos) 1GPIO_LATCH_PIN26_NotLatched (0UL) 1GPIO_LATCH_PIN26_Latched (1UL) 1GPIO_LATCH_PIN25_Pos (25UL) 1GPIO_LATCH_PIN25_Msk (0x1UL << GPIO_LATCH_PIN25_Pos) 1GPIO_LATCH_PIN25_NotLatched (0UL) 1GPIO_LATCH_PIN25_Latched (1UL) 1GPIO_LATCH_PIN24_Pos (24UL) 1GPIO_LATCH_PIN24_Msk (0x1UL << GPIO_LATCH_PIN24_Pos) 1GPIO_LATCH_PIN24_NotLatched (0UL) 1GPIO_LATCH_PIN24_Latched (1UL) 1GPIO_LATCH_PIN23_Pos (23UL) 1GPIO_LATCH_PIN23_Msk (0x1UL << GPIO_LATCH_PIN23_Pos) 1GPIO_LATCH_PIN23_NotLatched (0UL) 1GPIO_LATCH_PIN23_Latched (1UL) 1GPIO_LATCH_PIN22_Pos (22UL) 1GPIO_LATCH_PIN22_Msk (0x1UL << GPIO_LATCH_PIN22_Pos) 1GPIO_LATCH_PIN22_NotLatched (0UL) 1GPIO_LATCH_PIN22_Latched (1UL) 1GPIO_LATCH_PIN21_Pos (21UL) 1GPIO_LATCH_PIN21_Msk (0x1UL << GPIO_LATCH_PIN21_Pos) 1GPIO_LATCH_PIN21_NotLatched (0UL) 1GPIO_LATCH_PIN21_Latched (1UL) 1GPIO_LATCH_PIN20_Pos (20UL) 1GPIO_LATCH_PIN20_Msk (0x1UL << GPIO_LATCH_PIN20_Pos) 1GPIO_LATCH_PIN20_NotLatched (0UL) 1GPIO_LATCH_PIN20_Latched (1UL) 1GPIO_LATCH_PIN19_Pos (19UL) 1GPIO_LATCH_PIN19_Msk (0x1UL << GPIO_LATCH_PIN19_Pos) 1GPIO_LATCH_PIN19_NotLatched (0UL) 1GPIO_LATCH_PIN19_Latched (1UL) 1GPIO_LATCH_PIN18_Pos (18UL) 1GPIO_LATCH_PIN18_Msk (0x1UL << GPIO_LATCH_PIN18_Pos) 2GPIO_LATCH_PIN18_NotLatched (0UL) 2GPIO_LATCH_PIN18_Latched (1UL) 2GPIO_LATCH_PIN17_Pos (17UL) 2GPIO_LATCH_PIN17_Msk (0x1UL << GPIO_LATCH_PIN17_Pos) 2GPIO_LATCH_PIN17_NotLatched (0UL) 2GPIO_LATCH_PIN17_Latched (1UL) 2GPIO_LATCH_PIN16_Pos (16UL) 2GPIO_LATCH_PIN16_Msk (0x1UL << GPIO_LATCH_PIN16_Pos) 2GPIO_LATCH_PIN16_NotLatched (0UL) 2GPIO_LATCH_PIN16_Latched (1UL) 2GPIO_LATCH_PIN15_Pos (15UL) 2GPIO_LATCH_PIN15_Msk (0x1UL << GPIO_LATCH_PIN15_Pos) 2GPIO_LATCH_PIN15_NotLatched (0UL) 2GPIO_LATCH_PIN15_Latched (1UL) 2GPIO_LATCH_PIN14_Pos (14UL) 2GPIO_LATCH_PIN14_Msk (0x1UL << GPIO_LATCH_PIN14_Pos) 2GPIO_LATCH_PIN14_NotLatched (0UL) 2GPIO_LATCH_PIN14_Latched (1UL) 2GPIO_LATCH_PIN13_Pos (13UL) 2GPIO_LATCH_PIN13_Msk (0x1UL << GPIO_LATCH_PIN13_Pos) 2GPIO_LATCH_PIN13_NotLatched (0UL) 2GPIO_LATCH_PIN13_Latched (1UL) 2GPIO_LATCH_PIN12_Pos (12UL) 2GPIO_LATCH_PIN12_Msk (0x1UL << GPIO_LATCH_PIN12_Pos) 2GPIO_LATCH_PIN12_NotLatched (0UL) 2GPIO_LATCH_PIN12_Latched (1UL) 2GPIO_LATCH_PIN11_Pos (11UL) 2GPIO_LATCH_PIN11_Msk (0x1UL << GPIO_LATCH_PIN11_Pos) 2GPIO_LATCH_PIN11_NotLatched (0UL) 2GPIO_LATCH_PIN11_Latched (1UL) 2GPIO_LATCH_PIN10_Pos (10UL) 2GPIO_LATCH_PIN10_Msk (0x1UL << GPIO_LATCH_PIN10_Pos) 2GPIO_LATCH_PIN10_NotLatched (0UL) 2GPIO_LATCH_PIN10_Latched (1UL) 2GPIO_LATCH_PIN9_Pos (9UL) 2GPIO_LATCH_PIN9_Msk (0x1UL << GPIO_LATCH_PIN9_Pos) 2GPIO_LATCH_PIN9_NotLatched (0UL) 2GPIO_LATCH_PIN9_Latched (1UL) 2GPIO_LATCH_PIN8_Pos (8UL) 2GPIO_LATCH_PIN8_Msk (0x1UL << GPIO_LATCH_PIN8_Pos) 2GPIO_LATCH_PIN8_NotLatched (0UL) 2GPIO_LATCH_PIN8_Latched (1UL) 2GPIO_LATCH_PIN7_Pos (7UL) 2GPIO_LATCH_PIN7_Msk (0x1UL << GPIO_LATCH_PIN7_Pos) 2GPIO_LATCH_PIN7_NotLatched (0UL) 2GPIO_LATCH_PIN7_Latched (1UL) 2GPIO_LATCH_PIN6_Pos (6UL) 2GPIO_LATCH_PIN6_Msk (0x1UL << GPIO_LATCH_PIN6_Pos) 2GPIO_LATCH_PIN6_NotLatched (0UL) 2GPIO_LATCH_PIN6_Latched (1UL) 2GPIO_LATCH_PIN5_Pos (5UL) 2GPIO_LATCH_PIN5_Msk (0x1UL << GPIO_LATCH_PIN5_Pos) 2GPIO_LATCH_PIN5_NotLatched (0UL) 2GPIO_LATCH_PIN5_Latched (1UL) 2GPIO_LATCH_PIN4_Pos (4UL) 2GPIO_LATCH_PIN4_Msk (0x1UL << GPIO_LATCH_PIN4_Pos) 2GPIO_LATCH_PIN4_NotLatched (0UL) 2GPIO_LATCH_PIN4_Latched (1UL) 2GPIO_LATCH_PIN3_Pos (3UL) 2GPIO_LATCH_PIN3_Msk (0x1UL << GPIO_LATCH_PIN3_Pos) 2GPIO_LATCH_PIN3_NotLatched (0UL) 2GPIO_LATCH_PIN3_Latched (1UL) 2GPIO_LATCH_PIN2_Pos (2UL) 2GPIO_LATCH_PIN2_Msk (0x1UL << GPIO_LATCH_PIN2_Pos) 2GPIO_LATCH_PIN2_NotLatched (0UL) 2GPIO_LATCH_PIN2_Latched (1UL) 2GPIO_LATCH_PIN1_Pos (1UL) 2GPIO_LATCH_PIN1_Msk (0x1UL << GPIO_LATCH_PIN1_Pos) 2GPIO_LATCH_PIN1_NotLatched (0UL) 2GPIO_LATCH_PIN1_Latched (1UL) 2GPIO_LATCH_PIN0_Pos (0UL) 2GPIO_LATCH_PIN0_Msk (0x1UL << GPIO_LATCH_PIN0_Pos) 2GPIO_LATCH_PIN0_NotLatched (0UL) 2GPIO_LATCH_PIN0_Latched (1UL) 2GPIO_DETECTMODE_DETECTMODE_Pos (0UL) 2GPIO_DETECTMODE_DETECTMODE_Msk (0x1UL << GPIO_DETECTMODE_DETECTMODE_Pos) 2GPIO_DETECTMODE_DETECTMODE_Default (0UL) 2GPIO_DETECTMODE_DETECTMODE_LDETECT (1UL) 2GPIO_PIN_CNF_SENSE_Pos (16UL) 2GPIO_PIN_CNF_SENSE_Msk (0x3UL << GPIO_PIN_CNF_SENSE_Pos) 2GPIO_PIN_CNF_SENSE_Disabled (0UL) 2GPIO_PIN_CNF_SENSE_High (2UL) 3GPIO_PIN_CNF_SENSE_Low (3UL) 3GPIO_PIN_CNF_DRIVE_Pos (8UL) 3GPIO_PIN_CNF_DRIVE_Msk (0x7UL << GPIO_PIN_CNF_DRIVE_Pos) 3GPIO_PIN_CNF_DRIVE_S0S1 (0UL) 3GPIO_PIN_CNF_DRIVE_H0S1 (1UL) 3GPIO_PIN_CNF_DRIVE_S0H1 (2UL) 3GPIO_PIN_CNF_DRIVE_H0H1 (3UL) 3GPIO_PIN_CNF_DRIVE_D0S1 (4UL) 3GPIO_PIN_CNF_DRIVE_D0H1 (5UL) 3GPIO_PIN_CNF_DRIVE_S0D1 (6UL) 3GPIO_PIN_CNF_DRIVE_H0D1 (7UL) 3GPIO_PIN_CNF_PULL_Pos (2UL) 3GPIO_PIN_CNF_PULL_Msk (0x3UL << GPIO_PIN_CNF_PULL_Pos) 3GPIO_PIN_CNF_PULL_Disabled (0UL) 3GPIO_PIN_CNF_PULL_Pulldown (1UL) 3GPIO_PIN_CNF_PULL_Pullup (3UL) 3GPIO_PIN_CNF_INPUT_Pos (1UL) 3GPIO_PIN_CNF_INPUT_Msk (0x1UL << GPIO_PIN_CNF_INPUT_Pos) 3GPIO_PIN_CNF_INPUT_Connect (0UL) 3GPIO_PIN_CNF_INPUT_Disconnect (1UL) 3GPIO_PIN_CNF_DIR_Pos (0UL) 3GPIO_PIN_CNF_DIR_Msk (0x1UL << GPIO_PIN_CNF_DIR_Pos) 3GPIO_PIN_CNF_DIR_Input (0UL) 3GPIO_PIN_CNF_DIR_Output (1UL) 3PDM_INTEN_END_Pos (2UL) 3PDM_INTEN_END_Msk (0x1UL << PDM_INTEN_END_Pos) 3PDM_INTEN_END_Disabled (0UL) 3PDM_INTEN_END_Enabled (1UL) 3PDM_INTEN_STOPPED_Pos (1UL) 3PDM_INTEN_STOPPED_Msk (0x1UL << PDM_INTEN_STOPPED_Pos) 3PDM_INTEN_STOPPED_Disabled (0UL) 3PDM_INTEN_STOPPED_Enabled (1UL) 3PDM_INTEN_STARTED_Pos (0UL) 3PDM_INTEN_STARTED_Msk (0x1UL << PDM_INTEN_STARTED_Pos) 3PDM_INTEN_STARTED_Disabled (0UL) 3PDM_INTEN_STARTED_Enabled (1UL) 3PDM_INTENSET_END_Pos (2UL) 3PDM_INTENSET_END_Msk (0x1UL << PDM_INTENSET_END_Pos) 3PDM_INTENSET_END_Disabled (0UL) 3PDM_INTENSET_END_Enabled (1UL) 3PDM_INTENSET_END_Set (1UL) 3PDM_INTENSET_STOPPED_Pos (1UL) 3PDM_INTENSET_STOPPED_Msk (0x1UL << PDM_INTENSET_STOPPED_Pos) 3PDM_INTENSET_STOPPED_Disabled (0UL) 3PDM_INTENSET_STOPPED_Enabled (1UL) 3PDM_INTENSET_STOPPED_Set (1UL) 3PDM_INTENSET_STARTED_Pos (0UL) 3PDM_INTENSET_STARTED_Msk (0x1UL << PDM_INTENSET_STARTED_Pos) 3PDM_INTENSET_STARTED_Disabled (0UL) 3PDM_INTENSET_STARTED_Enabled (1UL) 3PDM_INTENSET_STARTED_Set (1UL) 3PDM_INTENCLR_END_Pos (2UL) 3PDM_INTENCLR_END_Msk (0x1UL << PDM_INTENCLR_END_Pos) 3PDM_INTENCLR_END_Disabled (0UL) 3PDM_INTENCLR_END_Enabled (1UL) 3PDM_INTENCLR_END_Clear (1UL) 3PDM_INTENCLR_STOPPED_Pos (1UL) 3PDM_INTENCLR_STOPPED_Msk (0x1UL << PDM_INTENCLR_STOPPED_Pos) 3PDM_INTENCLR_STOPPED_Disabled (0UL) 3PDM_INTENCLR_STOPPED_Enabled (1UL) 3PDM_INTENCLR_STOPPED_Clear (1UL) 3PDM_INTENCLR_STARTED_Pos (0UL) 3PDM_INTENCLR_STARTED_Msk (0x1UL << PDM_INTENCLR_STARTED_Pos) 3PDM_INTENCLR_STARTED_Disabled (0UL) 3PDM_INTENCLR_STARTED_Enabled (1UL) 3PDM_INTENCLR_STARTED_Clear (1UL) 3PDM_ENABLE_ENABLE_Pos (0UL) 3PDM_ENABLE_ENABLE_Msk (0x1UL << PDM_ENABLE_ENABLE_Pos) 3PDM_ENABLE_ENABLE_Disabled (0UL) 3PDM_ENABLE_ENABLE_Enabled (1UL) 3PDM_PDMCLKCTRL_FREQ_Pos (0UL) 3PDM_PDMCLKCTRL_FREQ_Msk (0xFFFFFFFFUL << PDM_PDMCLKCTRL_FREQ_Pos) 3PDM_PDMCLKCTRL_FREQ_1000K (0x08000000UL) 3PDM_PDMCLKCTRL_FREQ_Default (0x08400000UL) 3PDM_PDMCLKCTRL_FREQ_1067K (0x08800000UL) 4PDM_MODE_EDGE_Pos (1UL) 4PDM_MODE_EDGE_Msk (0x1UL << PDM_MODE_EDGE_Pos) 4PDM_MODE_EDGE_LeftFalling (0UL) 4PDM_MODE_EDGE_LeftRising (1UL) 4PDM_MODE_OPERATION_Pos (0UL) 4PDM_MODE_OPERATION_Msk (0x1UL << PDM_MODE_OPERATION_Pos) 4PDM_MODE_OPERATION_Stereo (0UL) 4PDM_MODE_OPERATION_Mono (1UL) 4PDM_GAINL_GAINL_Pos (0UL) 4PDM_GAINL_GAINL_Msk (0x7FUL << PDM_GAINL_GAINL_Pos) 4PDM_GAINL_GAINL_MinGain (0x00UL) 4PDM_GAINL_GAINL_DefaultGain (0x28UL) 4PDM_GAINL_GAINL_MaxGain (0x50UL) 4PDM_GAINR_GAINR_Pos (0UL) 4PDM_GAINR_GAINR_Msk (0xFFUL << PDM_GAINR_GAINR_Pos) 4PDM_GAINR_GAINR_MinGain (0x00UL) 4PDM_GAINR_GAINR_DefaultGain (0x28UL) 4PDM_GAINR_GAINR_MaxGain (0x50UL) 4PDM_PSEL_CLK_CONNECT_Pos (31UL) 4PDM_PSEL_CLK_CONNECT_Msk (0x1UL << PDM_PSEL_CLK_CONNECT_Pos) 4PDM_PSEL_CLK_CONNECT_Connected (0UL) 4PDM_PSEL_CLK_CONNECT_Disconnected (1UL) 4PDM_PSEL_CLK_PIN_Pos (0UL) 4PDM_PSEL_CLK_PIN_Msk (0x1FUL << PDM_PSEL_CLK_PIN_Pos) 4PDM_PSEL_DIN_CONNECT_Pos (31UL) 4PDM_PSEL_DIN_CONNECT_Msk (0x1UL << PDM_PSEL_DIN_CONNECT_Pos) 4PDM_PSEL_DIN_CONNECT_Connected (0UL) 4PDM_PSEL_DIN_CONNECT_Disconnected (1UL) 4PDM_PSEL_DIN_PIN_Pos (0UL) 4PDM_PSEL_DIN_PIN_Msk (0x1FUL << PDM_PSEL_DIN_PIN_Pos) 4PDM_SAMPLE_PTR_SAMPLEPTR_Pos (0UL) 4PDM_SAMPLE_PTR_SAMPLEPTR_Msk (0xFFFFFFFFUL << PDM_SAMPLE_PTR_SAMPLEPTR_Pos) 4PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos (0UL) 4PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk (0x7FFFUL << PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos) 4POWER_INTENSET_SLEEPEXIT_Pos (6UL) 4POWER_INTENSET_SLEEPEXIT_Msk (0x1UL << POWER_INTENSET_SLEEPEXIT_Pos) 4POWER_INTENSET_SLEEPEXIT_Disabled (0UL) 4POWER_INTENSET_SLEEPEXIT_Enabled (1UL) 4POWER_INTENSET_SLEEPEXIT_Set (1UL) 4POWER_INTENSET_SLEEPENTER_Pos (5UL) 4POWER_INTENSET_SLEEPENTER_Msk (0x1UL << POWER_INTENSET_SLEEPENTER_Pos) 4POWER_INTENSET_SLEEPENTER_Disabled (0UL) 4POWER_INTENSET_SLEEPENTER_Enabled (1UL) 4POWER_INTENSET_SLEEPENTER_Set (1UL) 4POWER_INTENSET_POFWARN_Pos (2UL) 4POWER_INTENSET_POFWARN_Msk (0x1UL << POWER_INTENSET_POFWARN_Pos) 4POWER_INTENSET_POFWARN_Disabled (0UL) 4POWER_INTENSET_POFWARN_Enabled (1UL) 4POWER_INTENSET_POFWARN_Set (1UL) 4POWER_INTENCLR_SLEEPEXIT_Pos (6UL) 4POWER_INTENCLR_SLEEPEXIT_Msk (0x1UL << POWER_INTENCLR_SLEEPEXIT_Pos) 4POWER_INTENCLR_SLEEPEXIT_Disabled (0UL) 4POWER_INTENCLR_SLEEPEXIT_Enabled (1UL) 4POWER_INTENCLR_SLEEPEXIT_Clear (1UL) 4POWER_INTENCLR_SLEEPENTER_Pos (5UL) 4POWER_INTENCLR_SLEEPENTER_Msk (0x1UL << POWER_INTENCLR_SLEEPENTER_Pos) 4POWER_INTENCLR_SLEEPENTER_Disabled (0UL) 4POWER_INTENCLR_SLEEPENTER_Enabled (1UL) 4POWER_INTENCLR_SLEEPENTER_Clear (1UL) 4POWER_INTENCLR_POFWARN_Pos (2UL) 4POWER_INTENCLR_POFWARN_Msk (0x1UL << POWER_INTENCLR_POFWARN_Pos) 4POWER_INTENCLR_POFWARN_Disabled (0UL) 4POWER_INTENCLR_POFWARN_Enabled (1UL) 4POWER_INTENCLR_POFWARN_Clear (1UL) 5POWER_RESETREAS_NFC_Pos (19UL) 5POWER_RESETREAS_NFC_Msk (0x1UL << POWER_RESETREAS_NFC_Pos) 5POWER_RESETREAS_NFC_NotDetected (0UL) 5POWER_RESETREAS_NFC_Detected (1UL) 5POWER_RESETREAS_DIF_Pos (18UL) 5POWER_RESETREAS_DIF_Msk (0x1UL << POWER_RESETREAS_DIF_Pos) 5POWER_RESETREAS_DIF_NotDetected (0UL) 5POWER_RESETREAS_DIF_Detected (1UL) 5POWER_RESETREAS_LPCOMP_Pos (17UL) 5POWER_RESETREAS_LPCOMP_Msk (0x1UL << POWER_RESETREAS_LPCOMP_Pos) 5POWER_RESETREAS_LPCOMP_NotDetected (0UL) 5POWER_RESETREAS_LPCOMP_Detected (1UL) 5POWER_RESETREAS_OFF_Pos (16UL) 5POWER_RESETREAS_OFF_Msk (0x1UL << POWER_RESETREAS_OFF_Pos) 5POWER_RESETREAS_OFF_NotDetected (0UL) 5POWER_RESETREAS_OFF_Detected (1UL) 5POWER_RESETREAS_LOCKUP_Pos (3UL) 5POWER_RESETREAS_LOCKUP_Msk (0x1UL << POWER_RESETREAS_LOCKUP_Pos) 5POWER_RESETREAS_LOCKUP_NotDetected (0UL) 5POWER_RESETREAS_LOCKUP_Detected (1UL) 5POWER_RESETREAS_SREQ_Pos (2UL) 5POWER_RESETREAS_SREQ_Msk (0x1UL << POWER_RESETREAS_SREQ_Pos) 5POWER_RESETREAS_SREQ_NotDetected (0UL) 5POWER_RESETREAS_SREQ_Detected (1UL) 5POWER_RESETREAS_DOG_Pos (1UL) 5POWER_RESETREAS_DOG_Msk (0x1UL << POWER_RESETREAS_DOG_Pos) 5POWER_RESETREAS_DOG_NotDetected (0UL) 5POWER_RESETREAS_DOG_Detected (1UL) 5POWER_RESETREAS_RESETPIN_Pos (0UL) 5POWER_RESETREAS_RESETPIN_Msk (0x1UL << POWER_RESETREAS_RESETPIN_Pos) 5POWER_RESETREAS_RESETPIN_NotDetected (0UL) 5POWER_RESETREAS_RESETPIN_Detected (1UL) 5POWER_RAMSTATUS_RAMBLOCK3_Pos (3UL) 5POWER_RAMSTATUS_RAMBLOCK3_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK3_Pos) 5POWER_RAMSTATUS_RAMBLOCK3_Off (0UL) 5POWER_RAMSTATUS_RAMBLOCK3_On (1UL) 5POWER_RAMSTATUS_RAMBLOCK2_Pos (2UL) 5POWER_RAMSTATUS_RAMBLOCK2_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK2_Pos) 5POWER_RAMSTATUS_RAMBLOCK2_Off (0UL) 5POWER_RAMSTATUS_RAMBLOCK2_On (1UL) 5POWER_RAMSTATUS_RAMBLOCK1_Pos (1UL) 5POWER_RAMSTATUS_RAMBLOCK1_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK1_Pos) 5POWER_RAMSTATUS_RAMBLOCK1_Off (0UL) 5POWER_RAMSTATUS_RAMBLOCK1_On (1UL) 5POWER_RAMSTATUS_RAMBLOCK0_Pos (0UL) 5POWER_RAMSTATUS_RAMBLOCK0_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK0_Pos) 5POWER_RAMSTATUS_RAMBLOCK0_Off (0UL) 5POWER_RAMSTATUS_RAMBLOCK0_On (1UL) 5POWER_SYSTEMOFF_SYSTEMOFF_Pos (0UL) 5POWER_SYSTEMOFF_SYSTEMOFF_Msk (0x1UL << POWER_SYSTEMOFF_SYSTEMOFF_Pos) 5POWER_SYSTEMOFF_SYSTEMOFF_Enter (1UL) 5POWER_POFCON_THRESHOLD_Pos (1UL) 5POWER_POFCON_THRESHOLD_Msk (0xFUL << POWER_POFCON_THRESHOLD_Pos) 5POWER_POFCON_THRESHOLD_V17 (4UL) 5POWER_POFCON_THRESHOLD_V18 (5UL) 5POWER_POFCON_THRESHOLD_V19 (6UL) 5POWER_POFCON_THRESHOLD_V20 (7UL) 5POWER_POFCON_THRESHOLD_V21 (8UL) 5POWER_POFCON_THRESHOLD_V22 (9UL) 5POWER_POFCON_THRESHOLD_V23 (10UL) 5POWER_POFCON_THRESHOLD_V24 (11UL) 5POWER_POFCON_THRESHOLD_V25 (12UL) 5POWER_POFCON_THRESHOLD_V26 (13UL) 5POWER_POFCON_THRESHOLD_V27 (14UL) 5POWER_POFCON_THRESHOLD_V28 (15UL) 5POWER_POFCON_POF_Pos (0UL) 5POWER_POFCON_POF_Msk (0x1UL << POWER_POFCON_POF_Pos) 5POWER_POFCON_POF_Disabled (0UL) 5POWER_POFCON_POF_Enabled (1UL) 5POWER_GPREGRET_GPREGRET_Pos (0UL) 5POWER_GPREGRET_GPREGRET_Msk (0xFFUL << POWER_GPREGRET_GPREGRET_Pos) 5POWER_GPREGRET2_GPREGRET_Pos (0UL) 5POWER_GPREGRET2_GPREGRET_Msk (0xFFUL << POWER_GPREGRET2_GPREGRET_Pos) 5POWER_RAMON_OFFRAM1_Pos (17UL) 5POWER_RAMON_OFFRAM1_Msk (0x1UL << POWER_RAMON_OFFRAM1_Pos) 5POWER_RAMON_OFFRAM1_RAM1Off (0UL) 6POWER_RAMON_OFFRAM1_RAM1On (1UL) 6POWER_RAMON_OFFRAM0_Pos (16UL) 6POWER_RAMON_OFFRAM0_Msk (0x1UL << POWER_RAMON_OFFRAM0_Pos) 6POWER_RAMON_OFFRAM0_RAM0Off (0UL) 6POWER_RAMON_OFFRAM0_RAM0On (1UL) 6POWER_RAMON_ONRAM1_Pos (1UL) 6POWER_RAMON_ONRAM1_Msk (0x1UL << POWER_RAMON_ONRAM1_Pos) 6POWER_RAMON_ONRAM1_RAM1Off (0UL) 6POWER_RAMON_ONRAM1_RAM1On (1UL) 6POWER_RAMON_ONRAM0_Pos (0UL) 6POWER_RAMON_ONRAM0_Msk (0x1UL << POWER_RAMON_ONRAM0_Pos) 6POWER_RAMON_ONRAM0_RAM0Off (0UL) 6POWER_RAMON_ONRAM0_RAM0On (1UL) 6POWER_RAMONB_OFFRAM3_Pos (17UL) 6POWER_RAMONB_OFFRAM3_Msk (0x1UL << POWER_RAMONB_OFFRAM3_Pos) 6POWER_RAMONB_OFFRAM3_RAM3Off (0UL) 6POWER_RAMONB_OFFRAM3_RAM3On (1UL) 6POWER_RAMONB_OFFRAM2_Pos (16UL) 6POWER_RAMONB_OFFRAM2_Msk (0x1UL << POWER_RAMONB_OFFRAM2_Pos) 6POWER_RAMONB_OFFRAM2_RAM2Off (0UL) 6POWER_RAMONB_OFFRAM2_RAM2On (1UL) 6POWER_RAMONB_ONRAM3_Pos (1UL) 6POWER_RAMONB_ONRAM3_Msk (0x1UL << POWER_RAMONB_ONRAM3_Pos) 6POWER_RAMONB_ONRAM3_RAM3Off (0UL) 6POWER_RAMONB_ONRAM3_RAM3On (1UL) 6POWER_RAMONB_ONRAM2_Pos (0UL) 6POWER_RAMONB_ONRAM2_Msk (0x1UL << POWER_RAMONB_ONRAM2_Pos) 6POWER_RAMONB_ONRAM2_RAM2Off (0UL) 6POWER_RAMONB_ONRAM2_RAM2On (1UL) 6POWER_DCDCEN_DCDCEN_Pos (0UL) 6POWER_DCDCEN_DCDCEN_Msk (0x1UL << POWER_DCDCEN_DCDCEN_Pos) 6POWER_DCDCEN_DCDCEN_Disabled (0UL) 6POWER_DCDCEN_DCDCEN_Enabled (1UL) 6POWER_RAM_POWER_S1RETENTION_Pos (17UL) 6POWER_RAM_POWER_S1RETENTION_Msk (0x1UL << POWER_RAM_POWER_S1RETENTION_Pos) 6POWER_RAM_POWER_S1RETENTION_Off (0UL) 6POWER_RAM_POWER_S1RETENTION_On (1UL) 6POWER_RAM_POWER_S0RETENTION_Pos (16UL) 6POWER_RAM_POWER_S0RETENTION_Msk (0x1UL << POWER_RAM_POWER_S0RETENTION_Pos) 6POWER_RAM_POWER_S0RETENTION_Off (0UL) 6POWER_RAM_POWER_S0RETENTION_On (1UL) 6POWER_RAM_POWER_S1POWER_Pos (1UL) 6POWER_RAM_POWER_S1POWER_Msk (0x1UL << POWER_RAM_POWER_S1POWER_Pos) 6POWER_RAM_POWER_S1POWER_Off (0UL) 6POWER_RAM_POWER_S1POWER_On (1UL) 6POWER_RAM_POWER_S0POWER_Pos (0UL) 6POWER_RAM_POWER_S0POWER_Msk (0x1UL << POWER_RAM_POWER_S0POWER_Pos) 6POWER_RAM_POWER_S0POWER_Off (0UL) 6POWER_RAM_POWER_S0POWER_On (1UL) 6POWER_RAM_POWERSET_S1RETENTION_Pos (17UL) 6POWER_RAM_POWERSET_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S1RETENTION_Pos) 6POWER_RAM_POWERSET_S1RETENTION_On (1UL) 6POWER_RAM_POWERSET_S0RETENTION_Pos (16UL) 6POWER_RAM_POWERSET_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S0RETENTION_Pos) 6POWER_RAM_POWERSET_S0RETENTION_On (1UL) 6POWER_RAM_POWERSET_S1POWER_Pos (1UL) 6POWER_RAM_POWERSET_S1POWER_Msk (0x1UL << POWER_RAM_POWERSET_S1POWER_Pos) 6POWER_RAM_POWERSET_S1POWER_On (1UL) 6POWER_RAM_POWERSET_S0POWER_Pos (0UL) 6POWER_RAM_POWERSET_S0POWER_Msk (0x1UL << POWER_RAM_POWERSET_S0POWER_Pos) 6POWER_RAM_POWERSET_S0POWER_On (1UL) 6POWER_RAM_POWERCLR_S1RETENTION_Pos (17UL) 6POWER_RAM_POWERCLR_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S1RETENTION_Pos) 6POWER_RAM_POWERCLR_S1RETENTION_Off (1UL) 6POWER_RAM_POWERCLR_S0RETENTION_Pos (16UL) 6POWER_RAM_POWERCLR_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S0RETENTION_Pos) 6POWER_RAM_POWERCLR_S0RETENTION_Off (1UL) 6POWER_RAM_POWERCLR_S1POWER_Pos (1UL) 6POWER_RAM_POWERCLR_S1POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S1POWER_Pos) 6POWER_RAM_POWERCLR_S1POWER_Off (1UL) 6POWER_RAM_POWERCLR_S0POWER_Pos (0UL) 6POWER_RAM_POWERCLR_S0POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S0POWER_Pos) 6POWER_RAM_POWERCLR_S0POWER_Off (1UL) 7PPI_CHEN_CH31_Pos (31UL) 7PPI_CHEN_CH31_Msk (0x1UL << PPI_CHEN_CH31_Pos) 7PPI_CHEN_CH31_Disabled (0UL) 7PPI_CHEN_CH31_Enabled (1UL) 7PPI_CHEN_CH30_Pos (30UL) 7PPI_CHEN_CH30_Msk (0x1UL << PPI_CHEN_CH30_Pos) 7PPI_CHEN_CH30_Disabled (0UL) 7PPI_CHEN_CH30_Enabled (1UL) 7PPI_CHEN_CH29_Pos (29UL) 7PPI_CHEN_CH29_Msk (0x1UL << PPI_CHEN_CH29_Pos) 7PPI_CHEN_CH29_Disabled (0UL) 7PPI_CHEN_CH29_Enabled (1UL) 7PPI_CHEN_CH28_Pos (28UL) 7PPI_CHEN_CH28_Msk (0x1UL << PPI_CHEN_CH28_Pos) 7PPI_CHEN_CH28_Disabled (0UL) 7PPI_CHEN_CH28_Enabled (1UL) 7PPI_CHEN_CH27_Pos (27UL) 7PPI_CHEN_CH27_Msk (0x1UL << PPI_CHEN_CH27_Pos) 7PPI_CHEN_CH27_Disabled (0UL) 7PPI_CHEN_CH27_Enabled (1UL) 7PPI_CHEN_CH26_Pos (26UL) 7PPI_CHEN_CH26_Msk (0x1UL << PPI_CHEN_CH26_Pos) 7PPI_CHEN_CH26_Disabled (0UL) 7PPI_CHEN_CH26_Enabled (1UL) 7PPI_CHEN_CH25_Pos (25UL) 7PPI_CHEN_CH25_Msk (0x1UL << PPI_CHEN_CH25_Pos) 7PPI_CHEN_CH25_Disabled (0UL) 7PPI_CHEN_CH25_Enabled (1UL) 7PPI_CHEN_CH24_Pos (24UL) 7PPI_CHEN_CH24_Msk (0x1UL << PPI_CHEN_CH24_Pos) 7PPI_CHEN_CH24_Disabled (0UL) 7PPI_CHEN_CH24_Enabled (1UL) 7PPI_CHEN_CH23_Pos (23UL) 7PPI_CHEN_CH23_Msk (0x1UL << PPI_CHEN_CH23_Pos) 7PPI_CHEN_CH23_Disabled (0UL) 7PPI_CHEN_CH23_Enabled (1UL) 7PPI_CHEN_CH22_Pos (22UL) 7PPI_CHEN_CH22_Msk (0x1UL << PPI_CHEN_CH22_Pos) 7PPI_CHEN_CH22_Disabled (0UL) 7PPI_CHEN_CH22_Enabled (1UL) 7PPI_CHEN_CH21_Pos (21UL) 7PPI_CHEN_CH21_Msk (0x1UL << PPI_CHEN_CH21_Pos) 7PPI_CHEN_CH21_Disabled (0UL) 7PPI_CHEN_CH21_Enabled (1UL) 7PPI_CHEN_CH20_Pos (20UL) 7PPI_CHEN_CH20_Msk (0x1UL << PPI_CHEN_CH20_Pos) 7PPI_CHEN_CH20_Disabled (0UL) 7PPI_CHEN_CH20_Enabled (1UL) 7PPI_CHEN_CH19_Pos (19UL) 7PPI_CHEN_CH19_Msk (0x1UL << PPI_CHEN_CH19_Pos) 7PPI_CHEN_CH19_Disabled (0UL) 7PPI_CHEN_CH19_Enabled (1UL) 7PPI_CHEN_CH18_Pos (18UL) 7PPI_CHEN_CH18_Msk (0x1UL << PPI_CHEN_CH18_Pos) 7PPI_CHEN_CH18_Disabled (0UL) 7PPI_CHEN_CH18_Enabled (1UL) 7PPI_CHEN_CH17_Pos (17UL) 7PPI_CHEN_CH17_Msk (0x1UL << PPI_CHEN_CH17_Pos) 7PPI_CHEN_CH17_Disabled (0UL) 7PPI_CHEN_CH17_Enabled (1UL) 7PPI_CHEN_CH16_Pos (16UL) 7PPI_CHEN_CH16_Msk (0x1UL << PPI_CHEN_CH16_Pos) 7PPI_CHEN_CH16_Disabled (0UL) 7PPI_CHEN_CH16_Enabled (1UL) 7PPI_CHEN_CH15_Pos (15UL) 7PPI_CHEN_CH15_Msk (0x1UL << PPI_CHEN_CH15_Pos) 7PPI_CHEN_CH15_Disabled (0UL) 7PPI_CHEN_CH15_Enabled (1UL) 7PPI_CHEN_CH14_Pos (14UL) 7PPI_CHEN_CH14_Msk (0x1UL << PPI_CHEN_CH14_Pos) 7PPI_CHEN_CH14_Disabled (0UL) 7PPI_CHEN_CH14_Enabled (1UL) 7PPI_CHEN_CH13_Pos (13UL) 7PPI_CHEN_CH13_Msk (0x1UL << PPI_CHEN_CH13_Pos) 7PPI_CHEN_CH13_Disabled (0UL) 7PPI_CHEN_CH13_Enabled (1UL) 7PPI_CHEN_CH12_Pos (12UL) 7PPI_CHEN_CH12_Msk (0x1UL << PPI_CHEN_CH12_Pos) 7PPI_CHEN_CH12_Disabled (0UL) 7PPI_CHEN_CH12_Enabled (1UL) 8PPI_CHEN_CH11_Pos (11UL) 8PPI_CHEN_CH11_Msk (0x1UL << PPI_CHEN_CH11_Pos) 8PPI_CHEN_CH11_Disabled (0UL) 8PPI_CHEN_CH11_Enabled (1UL) 8PPI_CHEN_CH10_Pos (10UL) 8PPI_CHEN_CH10_Msk (0x1UL << PPI_CHEN_CH10_Pos) 8PPI_CHEN_CH10_Disabled (0UL) 8PPI_CHEN_CH10_Enabled (1UL) 8PPI_CHEN_CH9_Pos (9UL) 8PPI_CHEN_CH9_Msk (0x1UL << PPI_CHEN_CH9_Pos) 8PPI_CHEN_CH9_Disabled (0UL) 8PPI_CHEN_CH9_Enabled (1UL) 8PPI_CHEN_CH8_Pos (8UL) 8PPI_CHEN_CH8_Msk (0x1UL << PPI_CHEN_CH8_Pos) 8PPI_CHEN_CH8_Disabled (0UL) 8PPI_CHEN_CH8_Enabled (1UL) 8PPI_CHEN_CH7_Pos (7UL) 8PPI_CHEN_CH7_Msk (0x1UL << PPI_CHEN_CH7_Pos) 8PPI_CHEN_CH7_Disabled (0UL) 8PPI_CHEN_CH7_Enabled (1UL) 8PPI_CHEN_CH6_Pos (6UL) 8PPI_CHEN_CH6_Msk (0x1UL << PPI_CHEN_CH6_Pos) 8PPI_CHEN_CH6_Disabled (0UL) 8PPI_CHEN_CH6_Enabled (1UL) 8PPI_CHEN_CH5_Pos (5UL) 8PPI_CHEN_CH5_Msk (0x1UL << PPI_CHEN_CH5_Pos) 8PPI_CHEN_CH5_Disabled (0UL) 8PPI_CHEN_CH5_Enabled (1UL) 8PPI_CHEN_CH4_Pos (4UL) 8PPI_CHEN_CH4_Msk (0x1UL << PPI_CHEN_CH4_Pos) 8PPI_CHEN_CH4_Disabled (0UL) 8PPI_CHEN_CH4_Enabled (1UL) 8PPI_CHEN_CH3_Pos (3UL) 8PPI_CHEN_CH3_Msk (0x1UL << PPI_CHEN_CH3_Pos) 8PPI_CHEN_CH3_Disabled (0UL) 8PPI_CHEN_CH3_Enabled (1UL) 8PPI_CHEN_CH2_Pos (2UL) 8PPI_CHEN_CH2_Msk (0x1UL << PPI_CHEN_CH2_Pos) 8PPI_CHEN_CH2_Disabled (0UL) 8PPI_CHEN_CH2_Enabled (1UL) 8PPI_CHEN_CH1_Pos (1UL) 8PPI_CHEN_CH1_Msk (0x1UL << PPI_CHEN_CH1_Pos) 8PPI_CHEN_CH1_Disabled (0UL) 8PPI_CHEN_CH1_Enabled (1UL) 8PPI_CHEN_CH0_Pos (0UL) 8PPI_CHEN_CH0_Msk (0x1UL << PPI_CHEN_CH0_Pos) 8PPI_CHEN_CH0_Disabled (0UL) 8PPI_CHEN_CH0_Enabled (1UL) 8PPI_CHENSET_CH31_Pos (31UL) 8PPI_CHENSET_CH31_Msk (0x1UL << PPI_CHENSET_CH31_Pos) 8PPI_CHENSET_CH31_Disabled (0UL) 8PPI_CHENSET_CH31_Enabled (1UL) 8PPI_CHENSET_CH31_Set (1UL) 8PPI_CHENSET_CH30_Pos (30UL) 8PPI_CHENSET_CH30_Msk (0x1UL << PPI_CHENSET_CH30_Pos) 8PPI_CHENSET_CH30_Disabled (0UL) 8PPI_CHENSET_CH30_Enabled (1UL) 8PPI_CHENSET_CH30_Set (1UL) 8PPI_CHENSET_CH29_Pos (29UL) 8PPI_CHENSET_CH29_Msk (0x1UL << PPI_CHENSET_CH29_Pos) 8PPI_CHENSET_CH29_Disabled (0UL) 8PPI_CHENSET_CH29_Enabled (1UL) 8PPI_CHENSET_CH29_Set (1UL) 8PPI_CHENSET_CH28_Pos (28UL) 8PPI_CHENSET_CH28_Msk (0x1UL << PPI_CHENSET_CH28_Pos) 8PPI_CHENSET_CH28_Disabled (0UL) 8PPI_CHENSET_CH28_Enabled (1UL) 8PPI_CHENSET_CH28_Set (1UL) 8PPI_CHENSET_CH27_Pos (27UL) 8PPI_CHENSET_CH27_Msk (0x1UL << PPI_CHENSET_CH27_Pos) 8PPI_CHENSET_CH27_Disabled (0UL) 8PPI_CHENSET_CH27_Enabled (1UL) 8PPI_CHENSET_CH27_Set (1UL) 8PPI_CHENSET_CH26_Pos (26UL) 8PPI_CHENSET_CH26_Msk (0x1UL << PPI_CHENSET_CH26_Pos) 8PPI_CHENSET_CH26_Disabled (0UL) 8PPI_CHENSET_CH26_Enabled (1UL) 8PPI_CHENSET_CH26_Set (1UL) 8PPI_CHENSET_CH25_Pos (25UL) 8PPI_CHENSET_CH25_Msk (0x1UL << PPI_CHENSET_CH25_Pos) 8PPI_CHENSET_CH25_Disabled (0UL) 8PPI_CHENSET_CH25_Enabled (1UL) 8PPI_CHENSET_CH25_Set (1UL) 8PPI_CHENSET_CH24_Pos (24UL) 8PPI_CHENSET_CH24_Msk (0x1UL << PPI_CHENSET_CH24_Pos) 8PPI_CHENSET_CH24_Disabled (0UL) 9PPI_CHENSET_CH24_Enabled (1UL) 9PPI_CHENSET_CH24_Set (1UL) 9PPI_CHENSET_CH23_Pos (23UL) 9PPI_CHENSET_CH23_Msk (0x1UL << PPI_CHENSET_CH23_Pos) 9PPI_CHENSET_CH23_Disabled (0UL) 9PPI_CHENSET_CH23_Enabled (1UL) 9PPI_CHENSET_CH23_Set (1UL) 9PPI_CHENSET_CH22_Pos (22UL) 9PPI_CHENSET_CH22_Msk (0x1UL << PPI_CHENSET_CH22_Pos) 9PPI_CHENSET_CH22_Disabled (0UL) 9PPI_CHENSET_CH22_Enabled (1UL) 9PPI_CHENSET_CH22_Set (1UL) 9PPI_CHENSET_CH21_Pos (21UL) 9PPI_CHENSET_CH21_Msk (0x1UL << PPI_CHENSET_CH21_Pos) 9PPI_CHENSET_CH21_Disabled (0UL) 9PPI_CHENSET_CH21_Enabled (1UL) 9PPI_CHENSET_CH21_Set (1UL) 9PPI_CHENSET_CH20_Pos (20UL) 9PPI_CHENSET_CH20_Msk (0x1UL << PPI_CHENSET_CH20_Pos) 9PPI_CHENSET_CH20_Disabled (0UL) 9PPI_CHENSET_CH20_Enabled (1UL) 9PPI_CHENSET_CH20_Set (1UL) 9PPI_CHENSET_CH19_Pos (19UL) 9PPI_CHENSET_CH19_Msk (0x1UL << PPI_CHENSET_CH19_Pos) 9PPI_CHENSET_CH19_Disabled (0UL) 9PPI_CHENSET_CH19_Enabled (1UL) 9PPI_CHENSET_CH19_Set (1UL) 9PPI_CHENSET_CH18_Pos (18UL) 9PPI_CHENSET_CH18_Msk (0x1UL << PPI_CHENSET_CH18_Pos) 9PPI_CHENSET_CH18_Disabled (0UL) 9PPI_CHENSET_CH18_Enabled (1UL) 9PPI_CHENSET_CH18_Set (1UL) 9PPI_CHENSET_CH17_Pos (17UL) 9PPI_CHENSET_CH17_Msk (0x1UL << PPI_CHENSET_CH17_Pos) 9PPI_CHENSET_CH17_Disabled (0UL) 9PPI_CHENSET_CH17_Enabled (1UL) 9PPI_CHENSET_CH17_Set (1UL) 9PPI_CHENSET_CH16_Pos (16UL) 9PPI_CHENSET_CH16_Msk (0x1UL << PPI_CHENSET_CH16_Pos) 9PPI_CHENSET_CH16_Disabled (0UL) 9PPI_CHENSET_CH16_Enabled (1UL) 9PPI_CHENSET_CH16_Set (1UL) 9PPI_CHENSET_CH15_Pos (15UL) 9PPI_CHENSET_CH15_Msk (0x1UL << PPI_CHENSET_CH15_Pos) 9PPI_CHENSET_CH15_Disabled (0UL) 9PPI_CHENSET_CH15_Enabled (1UL) 9PPI_CHENSET_CH15_Set (1UL) 9PPI_CHENSET_CH14_Pos (14UL) 9PPI_CHENSET_CH14_Msk (0x1UL << PPI_CHENSET_CH14_Pos) 9PPI_CHENSET_CH14_Disabled (0UL) 9PPI_CHENSET_CH14_Enabled (1UL) 9PPI_CHENSET_CH14_Set (1UL) 9PPI_CHENSET_CH13_Pos (13UL) 9PPI_CHENSET_CH13_Msk (0x1UL << PPI_CHENSET_CH13_Pos) 9PPI_CHENSET_CH13_Disabled (0UL) 9PPI_CHENSET_CH13_Enabled (1UL) 9PPI_CHENSET_CH13_Set (1UL) 9PPI_CHENSET_CH12_Pos (12UL) 9PPI_CHENSET_CH12_Msk (0x1UL << PPI_CHENSET_CH12_Pos) 9PPI_CHENSET_CH12_Disabled (0UL) 9PPI_CHENSET_CH12_Enabled (1UL) 9PPI_CHENSET_CH12_Set (1UL) 9PPI_CHENSET_CH11_Pos (11UL) 9PPI_CHENSET_CH11_Msk (0x1UL << PPI_CHENSET_CH11_Pos) 9PPI_CHENSET_CH11_Disabled (0UL) 9PPI_CHENSET_CH11_Enabled (1UL) 9PPI_CHENSET_CH11_Set (1UL) 9PPI_CHENSET_CH10_Pos (10UL) 9PPI_CHENSET_CH10_Msk (0x1UL << PPI_CHENSET_CH10_Pos) 9PPI_CHENSET_CH10_Disabled (0UL) 9PPI_CHENSET_CH10_Enabled (1UL) 9PPI_CHENSET_CH10_Set (1UL) 9PPI_CHENSET_CH9_Pos (9UL) 9PPI_CHENSET_CH9_Msk (0x1UL << PPI_CHENSET_CH9_Pos) 9PPI_CHENSET_CH9_Disabled (0UL) 9PPI_CHENSET_CH9_Enabled (1UL) 9PPI_CHENSET_CH9_Set (1UL) 9PPI_CHENSET_CH8_Pos (8UL) 9PPI_CHENSET_CH8_Msk (0x1UL << PPI_CHENSET_CH8_Pos) 9PPI_CHENSET_CH8_Disabled (0UL) 9PPI_CHENSET_CH8_Enabled (1UL) 9PPI_CHENSET_CH8_Set (1UL) 9PPI_CHENSET_CH7_Pos (7UL) 9PPI_CHENSET_CH7_Msk (0x1UL << PPI_CHENSET_CH7_Pos) 9PPI_CHENSET_CH7_Disabled (0UL) 9PPI_CHENSET_CH7_Enabled (1UL) 9PPI_CHENSET_CH7_Set (1UL) 9PPI_CHENSET_CH6_Pos (6UL) 9PPI_CHENSET_CH6_Msk (0x1UL << PPI_CHENSET_CH6_Pos) 9PPI_CHENSET_CH6_Disabled (0UL) 9PPI_CHENSET_CH6_Enabled (1UL) 9PPI_CHENSET_CH6_Set (1UL) :PPI_CHENSET_CH5_Pos (5UL) :PPI_CHENSET_CH5_Msk (0x1UL << PPI_CHENSET_CH5_Pos) :PPI_CHENSET_CH5_Disabled (0UL) :PPI_CHENSET_CH5_Enabled (1UL) :PPI_CHENSET_CH5_Set (1UL) :PPI_CHENSET_CH4_Pos (4UL) :PPI_CHENSET_CH4_Msk (0x1UL << PPI_CHENSET_CH4_Pos) :PPI_CHENSET_CH4_Disabled (0UL) :PPI_CHENSET_CH4_Enabled (1UL) :PPI_CHENSET_CH4_Set (1UL) :PPI_CHENSET_CH3_Pos (3UL) :PPI_CHENSET_CH3_Msk (0x1UL << PPI_CHENSET_CH3_Pos) :PPI_CHENSET_CH3_Disabled (0UL) :PPI_CHENSET_CH3_Enabled (1UL) :PPI_CHENSET_CH3_Set (1UL) :PPI_CHENSET_CH2_Pos (2UL) :PPI_CHENSET_CH2_Msk (0x1UL << PPI_CHENSET_CH2_Pos) :PPI_CHENSET_CH2_Disabled (0UL) :PPI_CHENSET_CH2_Enabled (1UL) :PPI_CHENSET_CH2_Set (1UL) :PPI_CHENSET_CH1_Pos (1UL) :PPI_CHENSET_CH1_Msk (0x1UL << PPI_CHENSET_CH1_Pos) :PPI_CHENSET_CH1_Disabled (0UL) :PPI_CHENSET_CH1_Enabled (1UL) :PPI_CHENSET_CH1_Set (1UL) :PPI_CHENSET_CH0_Pos (0UL) :PPI_CHENSET_CH0_Msk (0x1UL << PPI_CHENSET_CH0_Pos) :PPI_CHENSET_CH0_Disabled (0UL) :PPI_CHENSET_CH0_Enabled (1UL) :PPI_CHENSET_CH0_Set (1UL) :PPI_CHENCLR_CH31_Pos (31UL) :PPI_CHENCLR_CH31_Msk (0x1UL << PPI_CHENCLR_CH31_Pos) :PPI_CHENCLR_CH31_Disabled (0UL) :PPI_CHENCLR_CH31_Enabled (1UL) :PPI_CHENCLR_CH31_Clear (1UL) :PPI_CHENCLR_CH30_Pos (30UL) :PPI_CHENCLR_CH30_Msk (0x1UL << PPI_CHENCLR_CH30_Pos) :PPI_CHENCLR_CH30_Disabled (0UL) :PPI_CHENCLR_CH30_Enabled (1UL) :PPI_CHENCLR_CH30_Clear (1UL) :PPI_CHENCLR_CH29_Pos (29UL) :PPI_CHENCLR_CH29_Msk (0x1UL << PPI_CHENCLR_CH29_Pos) :PPI_CHENCLR_CH29_Disabled (0UL) :PPI_CHENCLR_CH29_Enabled (1UL) :PPI_CHENCLR_CH29_Clear (1UL) :PPI_CHENCLR_CH28_Pos (28UL) :PPI_CHENCLR_CH28_Msk (0x1UL << PPI_CHENCLR_CH28_Pos) :PPI_CHENCLR_CH28_Disabled (0UL) :PPI_CHENCLR_CH28_Enabled (1UL) :PPI_CHENCLR_CH28_Clear (1UL) :PPI_CHENCLR_CH27_Pos (27UL) :PPI_CHENCLR_CH27_Msk (0x1UL << PPI_CHENCLR_CH27_Pos) :PPI_CHENCLR_CH27_Disabled (0UL) :PPI_CHENCLR_CH27_Enabled (1UL) :PPI_CHENCLR_CH27_Clear (1UL) :PPI_CHENCLR_CH26_Pos (26UL) :PPI_CHENCLR_CH26_Msk (0x1UL << PPI_CHENCLR_CH26_Pos) :PPI_CHENCLR_CH26_Disabled (0UL) :PPI_CHENCLR_CH26_Enabled (1UL) :PPI_CHENCLR_CH26_Clear (1UL) :PPI_CHENCLR_CH25_Pos (25UL) :PPI_CHENCLR_CH25_Msk (0x1UL << PPI_CHENCLR_CH25_Pos) :PPI_CHENCLR_CH25_Disabled (0UL) :PPI_CHENCLR_CH25_Enabled (1UL) :PPI_CHENCLR_CH25_Clear (1UL) :PPI_CHENCLR_CH24_Pos (24UL) :PPI_CHENCLR_CH24_Msk (0x1UL << PPI_CHENCLR_CH24_Pos) :PPI_CHENCLR_CH24_Disabled (0UL) :PPI_CHENCLR_CH24_Enabled (1UL) :PPI_CHENCLR_CH24_Clear (1UL) :PPI_CHENCLR_CH23_Pos (23UL) :PPI_CHENCLR_CH23_Msk (0x1UL << PPI_CHENCLR_CH23_Pos) :PPI_CHENCLR_CH23_Disabled (0UL) :PPI_CHENCLR_CH23_Enabled (1UL) :PPI_CHENCLR_CH23_Clear (1UL) :PPI_CHENCLR_CH22_Pos (22UL) :PPI_CHENCLR_CH22_Msk (0x1UL << PPI_CHENCLR_CH22_Pos) :PPI_CHENCLR_CH22_Disabled (0UL) :PPI_CHENCLR_CH22_Enabled (1UL) :PPI_CHENCLR_CH22_Clear (1UL) :PPI_CHENCLR_CH21_Pos (21UL) :PPI_CHENCLR_CH21_Msk (0x1UL << PPI_CHENCLR_CH21_Pos) :PPI_CHENCLR_CH21_Disabled (0UL) :PPI_CHENCLR_CH21_Enabled (1UL) :PPI_CHENCLR_CH21_Clear (1UL) :PPI_CHENCLR_CH20_Pos (20UL) :PPI_CHENCLR_CH20_Msk (0x1UL << PPI_CHENCLR_CH20_Pos) :PPI_CHENCLR_CH20_Disabled (0UL) :PPI_CHENCLR_CH20_Enabled (1UL) ;PPI_CHENCLR_CH20_Clear (1UL) ;PPI_CHENCLR_CH19_Pos (19UL) ;PPI_CHENCLR_CH19_Msk (0x1UL << PPI_CHENCLR_CH19_Pos) ;PPI_CHENCLR_CH19_Disabled (0UL) ;PPI_CHENCLR_CH19_Enabled (1UL) ;PPI_CHENCLR_CH19_Clear (1UL) ;PPI_CHENCLR_CH18_Pos (18UL) ;PPI_CHENCLR_CH18_Msk (0x1UL << PPI_CHENCLR_CH18_Pos) ;PPI_CHENCLR_CH18_Disabled (0UL) ;PPI_CHENCLR_CH18_Enabled (1UL) ;PPI_CHENCLR_CH18_Clear (1UL) ;PPI_CHENCLR_CH17_Pos (17UL) ;PPI_CHENCLR_CH17_Msk (0x1UL << PPI_CHENCLR_CH17_Pos) ;PPI_CHENCLR_CH17_Disabled (0UL) ;PPI_CHENCLR_CH17_Enabled (1UL) ;PPI_CHENCLR_CH17_Clear (1UL) ;PPI_CHENCLR_CH16_Pos (16UL) ;PPI_CHENCLR_CH16_Msk (0x1UL << PPI_CHENCLR_CH16_Pos) ;PPI_CHENCLR_CH16_Disabled (0UL) ;PPI_CHENCLR_CH16_Enabled (1UL) ;PPI_CHENCLR_CH16_Clear (1UL) ;PPI_CHENCLR_CH15_Pos (15UL) ;PPI_CHENCLR_CH15_Msk (0x1UL << PPI_CHENCLR_CH15_Pos) ;PPI_CHENCLR_CH15_Disabled (0UL) ;PPI_CHENCLR_CH15_Enabled (1UL) ;PPI_CHENCLR_CH15_Clear (1UL) ;PPI_CHENCLR_CH14_Pos (14UL) ;PPI_CHENCLR_CH14_Msk (0x1UL << PPI_CHENCLR_CH14_Pos) ;PPI_CHENCLR_CH14_Disabled (0UL) ;PPI_CHENCLR_CH14_Enabled (1UL) ;PPI_CHENCLR_CH14_Clear (1UL) ;PPI_CHENCLR_CH13_Pos (13UL) ;PPI_CHENCLR_CH13_Msk (0x1UL << PPI_CHENCLR_CH13_Pos) ;PPI_CHENCLR_CH13_Disabled (0UL) ;PPI_CHENCLR_CH13_Enabled (1UL) ;PPI_CHENCLR_CH13_Clear (1UL) ;PPI_CHENCLR_CH12_Pos (12UL) ;PPI_CHENCLR_CH12_Msk (0x1UL << PPI_CHENCLR_CH12_Pos) ;PPI_CHENCLR_CH12_Disabled (0UL) ;PPI_CHENCLR_CH12_Enabled (1UL) ;PPI_CHENCLR_CH12_Clear (1UL) ;PPI_CHENCLR_CH11_Pos (11UL) ;PPI_CHENCLR_CH11_Msk (0x1UL << PPI_CHENCLR_CH11_Pos) ;PPI_CHENCLR_CH11_Disabled (0UL) ;PPI_CHENCLR_CH11_Enabled (1UL) ;PPI_CHENCLR_CH11_Clear (1UL) ;PPI_CHENCLR_CH10_Pos (10UL) ;PPI_CHENCLR_CH10_Msk (0x1UL << PPI_CHENCLR_CH10_Pos) ;PPI_CHENCLR_CH10_Disabled (0UL) ;PPI_CHENCLR_CH10_Enabled (1UL) ;PPI_CHENCLR_CH10_Clear (1UL) ;PPI_CHENCLR_CH9_Pos (9UL) ;PPI_CHENCLR_CH9_Msk (0x1UL << PPI_CHENCLR_CH9_Pos) ;PPI_CHENCLR_CH9_Disabled (0UL) ;PPI_CHENCLR_CH9_Enabled (1UL) ;PPI_CHENCLR_CH9_Clear (1UL) ;PPI_CHENCLR_CH8_Pos (8UL) ;PPI_CHENCLR_CH8_Msk (0x1UL << PPI_CHENCLR_CH8_Pos) ;PPI_CHENCLR_CH8_Disabled (0UL) ;PPI_CHENCLR_CH8_Enabled (1UL) ;PPI_CHENCLR_CH8_Clear (1UL) ;PPI_CHENCLR_CH7_Pos (7UL) ;PPI_CHENCLR_CH7_Msk (0x1UL << PPI_CHENCLR_CH7_Pos) ;PPI_CHENCLR_CH7_Disabled (0UL) ;PPI_CHENCLR_CH7_Enabled (1UL) ;PPI_CHENCLR_CH7_Clear (1UL) ;PPI_CHENCLR_CH6_Pos (6UL) ;PPI_CHENCLR_CH6_Msk (0x1UL << PPI_CHENCLR_CH6_Pos) ;PPI_CHENCLR_CH6_Disabled (0UL) ;PPI_CHENCLR_CH6_Enabled (1UL) ;PPI_CHENCLR_CH6_Clear (1UL) ;PPI_CHENCLR_CH5_Pos (5UL) ;PPI_CHENCLR_CH5_Msk (0x1UL << PPI_CHENCLR_CH5_Pos) ;PPI_CHENCLR_CH5_Disabled (0UL) ;PPI_CHENCLR_CH5_Enabled (1UL) ;PPI_CHENCLR_CH5_Clear (1UL) ;PPI_CHENCLR_CH4_Pos (4UL) ;PPI_CHENCLR_CH4_Msk (0x1UL << PPI_CHENCLR_CH4_Pos) ;PPI_CHENCLR_CH4_Disabled (0UL) ;PPI_CHENCLR_CH4_Enabled (1UL) ;PPI_CHENCLR_CH4_Clear (1UL) ;PPI_CHENCLR_CH3_Pos (3UL) ;PPI_CHENCLR_CH3_Msk (0x1UL << PPI_CHENCLR_CH3_Pos) ;PPI_CHENCLR_CH3_Disabled (0UL) ;PPI_CHENCLR_CH3_Enabled (1UL) ;PPI_CHENCLR_CH3_Clear (1UL) ;PPI_CHENCLR_CH2_Pos (2UL) ;PPI_CHENCLR_CH2_Msk (0x1UL << PPI_CHENCLR_CH2_Pos) ;PPI_CHENCLR_CH2_Disabled (0UL) ;PPI_CHENCLR_CH2_Enabled (1UL) ;PPI_CHENCLR_CH2_Clear (1UL) <PPI_CHENCLR_CH1_Pos (1UL) <PPI_CHENCLR_CH1_Msk (0x1UL << PPI_CHENCLR_CH1_Pos) <PPI_CHENCLR_CH1_Disabled (0UL) <PPI_CHENCLR_CH1_Enabled (1UL) <PPI_CHENCLR_CH1_Clear (1UL) <PPI_CHENCLR_CH0_Pos (0UL) <PPI_CHENCLR_CH0_Msk (0x1UL << PPI_CHENCLR_CH0_Pos) <PPI_CHENCLR_CH0_Disabled (0UL) <PPI_CHENCLR_CH0_Enabled (1UL) <PPI_CHENCLR_CH0_Clear (1UL) <PPI_CH_EEP_EEP_Pos (0UL) <PPI_CH_EEP_EEP_Msk (0xFFFFFFFFUL << PPI_CH_EEP_EEP_Pos) <PPI_CH_TEP_TEP_Pos (0UL) <PPI_CH_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_CH_TEP_TEP_Pos) <PPI_CHG_CH31_Pos (31UL) <PPI_CHG_CH31_Msk (0x1UL << PPI_CHG_CH31_Pos) <PPI_CHG_CH31_Excluded (0UL) <PPI_CHG_CH31_Included (1UL) <PPI_CHG_CH30_Pos (30UL) <PPI_CHG_CH30_Msk (0x1UL << PPI_CHG_CH30_Pos) <PPI_CHG_CH30_Excluded (0UL) <PPI_CHG_CH30_Included (1UL) <PPI_CHG_CH29_Pos (29UL) <PPI_CHG_CH29_Msk (0x1UL << PPI_CHG_CH29_Pos) <PPI_CHG_CH29_Excluded (0UL) <PPI_CHG_CH29_Included (1UL) <PPI_CHG_CH28_Pos (28UL) <PPI_CHG_CH28_Msk (0x1UL << PPI_CHG_CH28_Pos) <PPI_CHG_CH28_Excluded (0UL) <PPI_CHG_CH28_Included (1UL) <PPI_CHG_CH27_Pos (27UL) <PPI_CHG_CH27_Msk (0x1UL << PPI_CHG_CH27_Pos) <PPI_CHG_CH27_Excluded (0UL) <PPI_CHG_CH27_Included (1UL) <PPI_CHG_CH26_Pos (26UL) <PPI_CHG_CH26_Msk (0x1UL << PPI_CHG_CH26_Pos) <PPI_CHG_CH26_Excluded (0UL) <PPI_CHG_CH26_Included (1UL) <PPI_CHG_CH25_Pos (25UL) <PPI_CHG_CH25_Msk (0x1UL << PPI_CHG_CH25_Pos) <PPI_CHG_CH25_Excluded (0UL) <PPI_CHG_CH25_Included (1UL) <PPI_CHG_CH24_Pos (24UL) <PPI_CHG_CH24_Msk (0x1UL << PPI_CHG_CH24_Pos) <PPI_CHG_CH24_Excluded (0UL) <PPI_CHG_CH24_Included (1UL) <PPI_CHG_CH23_Pos (23UL) <PPI_CHG_CH23_Msk (0x1UL << PPI_CHG_CH23_Pos) <PPI_CHG_CH23_Excluded (0UL) <PPI_CHG_CH23_Included (1UL) <PPI_CHG_CH22_Pos (22UL) <PPI_CHG_CH22_Msk (0x1UL << PPI_CHG_CH22_Pos) <PPI_CHG_CH22_Excluded (0UL) <PPI_CHG_CH22_Included (1UL) <PPI_CHG_CH21_Pos (21UL) <PPI_CHG_CH21_Msk (0x1UL << PPI_CHG_CH21_Pos) <PPI_CHG_CH21_Excluded (0UL) <PPI_CHG_CH21_Included (1UL) <PPI_CHG_CH20_Pos (20UL) <PPI_CHG_CH20_Msk (0x1UL << PPI_CHG_CH20_Pos) <PPI_CHG_CH20_Excluded (0UL) <PPI_CHG_CH20_Included (1UL) <PPI_CHG_CH19_Pos (19UL) <PPI_CHG_CH19_Msk (0x1UL << PPI_CHG_CH19_Pos) <PPI_CHG_CH19_Excluded (0UL) <PPI_CHG_CH19_Included (1UL) <PPI_CHG_CH18_Pos (18UL) <PPI_CHG_CH18_Msk (0x1UL << PPI_CHG_CH18_Pos) <PPI_CHG_CH18_Excluded (0UL) <PPI_CHG_CH18_Included (1UL) <PPI_CHG_CH17_Pos (17UL) <PPI_CHG_CH17_Msk (0x1UL << PPI_CHG_CH17_Pos) <PPI_CHG_CH17_Excluded (0UL) <PPI_CHG_CH17_Included (1UL) <PPI_CHG_CH16_Pos (16UL) <PPI_CHG_CH16_Msk (0x1UL << PPI_CHG_CH16_Pos) <PPI_CHG_CH16_Excluded (0UL) <PPI_CHG_CH16_Included (1UL) =PPI_CHG_CH15_Pos (15UL) =PPI_CHG_CH15_Msk (0x1UL << PPI_CHG_CH15_Pos) =PPI_CHG_CH15_Excluded (0UL) =PPI_CHG_CH15_Included (1UL) =PPI_CHG_CH14_Pos (14UL) =PPI_CHG_CH14_Msk (0x1UL << PPI_CHG_CH14_Pos) =PPI_CHG_CH14_Excluded (0UL) =PPI_CHG_CH14_Included (1UL) =PPI_CHG_CH13_Pos (13UL) =PPI_CHG_CH13_Msk (0x1UL << PPI_CHG_CH13_Pos) =PPI_CHG_CH13_Excluded (0UL) =PPI_CHG_CH13_Included (1UL) =PPI_CHG_CH12_Pos (12UL) =PPI_CHG_CH12_Msk (0x1UL << PPI_CHG_CH12_Pos) =PPI_CHG_CH12_Excluded (0UL) =PPI_CHG_CH12_Included (1UL) =PPI_CHG_CH11_Pos (11UL) =PPI_CHG_CH11_Msk (0x1UL << PPI_CHG_CH11_Pos) =PPI_CHG_CH11_Excluded (0UL) =PPI_CHG_CH11_Included (1UL) =PPI_CHG_CH10_Pos (10UL) =PPI_CHG_CH10_Msk (0x1UL << PPI_CHG_CH10_Pos) =PPI_CHG_CH10_Excluded (0UL) =PPI_CHG_CH10_Included (1UL) =PPI_CHG_CH9_Pos (9UL) =PPI_CHG_CH9_Msk (0x1UL << PPI_CHG_CH9_Pos) =PPI_CHG_CH9_Excluded (0UL) =PPI_CHG_CH9_Included (1UL) =PPI_CHG_CH8_Pos (8UL) =PPI_CHG_CH8_Msk (0x1UL << PPI_CHG_CH8_Pos) =PPI_CHG_CH8_Excluded (0UL) =PPI_CHG_CH8_Included (1UL) =PPI_CHG_CH7_Pos (7UL) =PPI_CHG_CH7_Msk (0x1UL << PPI_CHG_CH7_Pos) =PPI_CHG_CH7_Excluded (0UL) =PPI_CHG_CH7_Included (1UL) =PPI_CHG_CH6_Pos (6UL) =PPI_CHG_CH6_Msk (0x1UL << PPI_CHG_CH6_Pos) =PPI_CHG_CH6_Excluded (0UL) =PPI_CHG_CH6_Included (1UL) =PPI_CHG_CH5_Pos (5UL) =PPI_CHG_CH5_Msk (0x1UL << PPI_CHG_CH5_Pos) =PPI_CHG_CH5_Excluded (0UL) =PPI_CHG_CH5_Included (1UL) =PPI_CHG_CH4_Pos (4UL) =PPI_CHG_CH4_Msk (0x1UL << PPI_CHG_CH4_Pos) =PPI_CHG_CH4_Excluded (0UL) =PPI_CHG_CH4_Included (1UL) =PPI_CHG_CH3_Pos (3UL) =PPI_CHG_CH3_Msk (0x1UL << PPI_CHG_CH3_Pos) =PPI_CHG_CH3_Excluded (0UL) =PPI_CHG_CH3_Included (1UL) =PPI_CHG_CH2_Pos (2UL) =PPI_CHG_CH2_Msk (0x1UL << PPI_CHG_CH2_Pos) =PPI_CHG_CH2_Excluded (0UL) =PPI_CHG_CH2_Included (1UL) =PPI_CHG_CH1_Pos (1UL) =PPI_CHG_CH1_Msk (0x1UL << PPI_CHG_CH1_Pos) =PPI_CHG_CH1_Excluded (0UL) =PPI_CHG_CH1_Included (1UL) =PPI_CHG_CH0_Pos (0UL) =PPI_CHG_CH0_Msk (0x1UL << PPI_CHG_CH0_Pos) =PPI_CHG_CH0_Excluded (0UL) =PPI_CHG_CH0_Included (1UL) =PPI_FORK_TEP_TEP_Pos (0UL) =PPI_FORK_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_FORK_TEP_TEP_Pos) =PWM_SHORTS_LOOPSDONE_STOP_Pos (4UL) =PWM_SHORTS_LOOPSDONE_STOP_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_STOP_Pos) =PWM_SHORTS_LOOPSDONE_STOP_Disabled (0UL) =PWM_SHORTS_LOOPSDONE_STOP_Enabled (1UL) =PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos (3UL) =PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos) =PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled (0UL) =PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled (1UL) =PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos (2UL) =PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos) =PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled (0UL) =PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled (1UL) >PWM_SHORTS_SEQEND1_STOP_Pos (1UL) >PWM_SHORTS_SEQEND1_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND1_STOP_Pos) >PWM_SHORTS_SEQEND1_STOP_Disabled (0UL) >PWM_SHORTS_SEQEND1_STOP_Enabled (1UL) >PWM_SHORTS_SEQEND0_STOP_Pos (0UL) >PWM_SHORTS_SEQEND0_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND0_STOP_Pos) >PWM_SHORTS_SEQEND0_STOP_Disabled (0UL) >PWM_SHORTS_SEQEND0_STOP_Enabled (1UL) >PWM_INTEN_LOOPSDONE_Pos (7UL) >PWM_INTEN_LOOPSDONE_Msk (0x1UL << PWM_INTEN_LOOPSDONE_Pos) >PWM_INTEN_LOOPSDONE_Disabled (0UL) >PWM_INTEN_LOOPSDONE_Enabled (1UL) >PWM_INTEN_PWMPERIODEND_Pos (6UL) >PWM_INTEN_PWMPERIODEND_Msk (0x1UL << PWM_INTEN_PWMPERIODEND_Pos) >PWM_INTEN_PWMPERIODEND_Disabled (0UL) >PWM_INTEN_PWMPERIODEND_Enabled (1UL) >PWM_INTEN_SEQEND1_Pos (5UL) >PWM_INTEN_SEQEND1_Msk (0x1UL << PWM_INTEN_SEQEND1_Pos) >PWM_INTEN_SEQEND1_Disabled (0UL) >PWM_INTEN_SEQEND1_Enabled (1UL) >PWM_INTEN_SEQEND0_Pos (4UL) >PWM_INTEN_SEQEND0_Msk (0x1UL << PWM_INTEN_SEQEND0_Pos) >PWM_INTEN_SEQEND0_Disabled (0UL) >PWM_INTEN_SEQEND0_Enabled (1UL) >PWM_INTEN_SEQSTARTED1_Pos (3UL) >PWM_INTEN_SEQSTARTED1_Msk (0x1UL << PWM_INTEN_SEQSTARTED1_Pos) >PWM_INTEN_SEQSTARTED1_Disabled (0UL) >PWM_INTEN_SEQSTARTED1_Enabled (1UL) >PWM_INTEN_SEQSTARTED0_Pos (2UL) >PWM_INTEN_SEQSTARTED0_Msk (0x1UL << PWM_INTEN_SEQSTARTED0_Pos) >PWM_INTEN_SEQSTARTED0_Disabled (0UL) >PWM_INTEN_SEQSTARTED0_Enabled (1UL) >PWM_INTEN_STOPPED_Pos (1UL) >PWM_INTEN_STOPPED_Msk (0x1UL << PWM_INTEN_STOPPED_Pos) >PWM_INTEN_STOPPED_Disabled (0UL) >PWM_INTEN_STOPPED_Enabled (1UL) >PWM_INTENSET_LOOPSDONE_Pos (7UL) >PWM_INTENSET_LOOPSDONE_Msk (0x1UL << PWM_INTENSET_LOOPSDONE_Pos) >PWM_INTENSET_LOOPSDONE_Disabled (0UL) >PWM_INTENSET_LOOPSDONE_Enabled (1UL) >PWM_INTENSET_LOOPSDONE_Set (1UL) >PWM_INTENSET_PWMPERIODEND_Pos (6UL) >PWM_INTENSET_PWMPERIODEND_Msk (0x1UL << PWM_INTENSET_PWMPERIODEND_Pos) >PWM_INTENSET_PWMPERIODEND_Disabled (0UL) >PWM_INTENSET_PWMPERIODEND_Enabled (1UL) >PWM_INTENSET_PWMPERIODEND_Set (1UL) >PWM_INTENSET_SEQEND1_Pos (5UL) >PWM_INTENSET_SEQEND1_Msk (0x1UL << PWM_INTENSET_SEQEND1_Pos) >PWM_INTENSET_SEQEND1_Disabled (0UL) >PWM_INTENSET_SEQEND1_Enabled (1UL) >PWM_INTENSET_SEQEND1_Set (1UL) >PWM_INTENSET_SEQEND0_Pos (4UL) >PWM_INTENSET_SEQEND0_Msk (0x1UL << PWM_INTENSET_SEQEND0_Pos) >PWM_INTENSET_SEQEND0_Disabled (0UL) >PWM_INTENSET_SEQEND0_Enabled (1UL) >PWM_INTENSET_SEQEND0_Set (1UL) >PWM_INTENSET_SEQSTARTED1_Pos (3UL) >PWM_INTENSET_SEQSTARTED1_Msk (0x1UL << PWM_INTENSET_SEQSTARTED1_Pos) >PWM_INTENSET_SEQSTARTED1_Disabled (0UL) >PWM_INTENSET_SEQSTARTED1_Enabled (1UL) >PWM_INTENSET_SEQSTARTED1_Set (1UL) >PWM_INTENSET_SEQSTARTED0_Pos (2UL) >PWM_INTENSET_SEQSTARTED0_Msk (0x1UL << PWM_INTENSET_SEQSTARTED0_Pos) >PWM_INTENSET_SEQSTARTED0_Disabled (0UL) >PWM_INTENSET_SEQSTARTED0_Enabled (1UL) >PWM_INTENSET_SEQSTARTED0_Set (1UL) >PWM_INTENSET_STOPPED_Pos (1UL) >PWM_INTENSET_STOPPED_Msk (0x1UL << PWM_INTENSET_STOPPED_Pos) >PWM_INTENSET_STOPPED_Disabled (0UL) >PWM_INTENSET_STOPPED_Enabled (1UL) >PWM_INTENSET_STOPPED_Set (1UL) >PWM_INTENCLR_LOOPSDONE_Pos (7UL) >PWM_INTENCLR_LOOPSDONE_Msk (0x1UL << PWM_INTENCLR_LOOPSDONE_Pos) >PWM_INTENCLR_LOOPSDONE_Disabled (0UL) >PWM_INTENCLR_LOOPSDONE_Enabled (1UL) >PWM_INTENCLR_LOOPSDONE_Clear (1UL) >PWM_INTENCLR_PWMPERIODEND_Pos (6UL) >PWM_INTENCLR_PWMPERIODEND_Msk (0x1UL << PWM_INTENCLR_PWMPERIODEND_Pos) >PWM_INTENCLR_PWMPERIODEND_Disabled (0UL) >PWM_INTENCLR_PWMPERIODEND_Enabled (1UL) >PWM_INTENCLR_PWMPERIODEND_Clear (1UL) >PWM_INTENCLR_SEQEND1_Pos (5UL) >PWM_INTENCLR_SEQEND1_Msk (0x1UL << PWM_INTENCLR_SEQEND1_Pos) ?PWM_INTENCLR_SEQEND1_Disabled (0UL) ?PWM_INTENCLR_SEQEND1_Enabled (1UL) ?PWM_INTENCLR_SEQEND1_Clear (1UL) ?PWM_INTENCLR_SEQEND0_Pos (4UL) ?PWM_INTENCLR_SEQEND0_Msk (0x1UL << PWM_INTENCLR_SEQEND0_Pos) ?PWM_INTENCLR_SEQEND0_Disabled (0UL) ?PWM_INTENCLR_SEQEND0_Enabled (1UL) ?PWM_INTENCLR_SEQEND0_Clear (1UL) ?PWM_INTENCLR_SEQSTARTED1_Pos (3UL) ?PWM_INTENCLR_SEQSTARTED1_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED1_Pos) ?PWM_INTENCLR_SEQSTARTED1_Disabled (0UL) ?PWM_INTENCLR_SEQSTARTED1_Enabled (1UL) ?PWM_INTENCLR_SEQSTARTED1_Clear (1UL) ?PWM_INTENCLR_SEQSTARTED0_Pos (2UL) ?PWM_INTENCLR_SEQSTARTED0_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED0_Pos) ?PWM_INTENCLR_SEQSTARTED0_Disabled (0UL) ?PWM_INTENCLR_SEQSTARTED0_Enabled (1UL) ?PWM_INTENCLR_SEQSTARTED0_Clear (1UL) ?PWM_INTENCLR_STOPPED_Pos (1UL) ?PWM_INTENCLR_STOPPED_Msk (0x1UL << PWM_INTENCLR_STOPPED_Pos) ?PWM_INTENCLR_STOPPED_Disabled (0UL) ?PWM_INTENCLR_STOPPED_Enabled (1UL) ?PWM_INTENCLR_STOPPED_Clear (1UL) ?PWM_ENABLE_ENABLE_Pos (0UL) ?PWM_ENABLE_ENABLE_Msk (0x1UL << PWM_ENABLE_ENABLE_Pos) ?PWM_ENABLE_ENABLE_Disabled (0UL) ?PWM_ENABLE_ENABLE_Enabled (1UL) ?PWM_MODE_UPDOWN_Pos (0UL) ?PWM_MODE_UPDOWN_Msk (0x1UL << PWM_MODE_UPDOWN_Pos) ?PWM_MODE_UPDOWN_Up (0UL) ?PWM_MODE_UPDOWN_UpAndDown (1UL) ?PWM_COUNTERTOP_COUNTERTOP_Pos (0UL) ?PWM_COUNTERTOP_COUNTERTOP_Msk (0x7FFFUL << PWM_COUNTERTOP_COUNTERTOP_Pos) ?PWM_PRESCALER_PRESCALER_Pos (0UL) ?PWM_PRESCALER_PRESCALER_Msk (0x7UL << PWM_PRESCALER_PRESCALER_Pos) ?PWM_PRESCALER_PRESCALER_DIV_1 (0UL) ?PWM_PRESCALER_PRESCALER_DIV_2 (1UL) ?PWM_PRESCALER_PRESCALER_DIV_4 (2UL) ?PWM_PRESCALER_PRESCALER_DIV_8 (3UL) ?PWM_PRESCALER_PRESCALER_DIV_16 (4UL) ?PWM_PRESCALER_PRESCALER_DIV_32 (5UL) ?PWM_PRESCALER_PRESCALER_DIV_64 (6UL) ?PWM_PRESCALER_PRESCALER_DIV_128 (7UL) ?PWM_DECODER_MODE_Pos (8UL) ?PWM_DECODER_MODE_Msk (0x1UL << PWM_DECODER_MODE_Pos) ?PWM_DECODER_MODE_RefreshCount (0UL) ?PWM_DECODER_MODE_NextStep (1UL) ?PWM_DECODER_LOAD_Pos (0UL) ?PWM_DECODER_LOAD_Msk (0x7UL << PWM_DECODER_LOAD_Pos) ?PWM_DECODER_LOAD_Common (0UL) ?PWM_DECODER_LOAD_Grouped (1UL) ?PWM_DECODER_LOAD_Individual (2UL) ?PWM_DECODER_LOAD_WaveForm (3UL) ?PWM_LOOP_CNT_Pos (0UL) ?PWM_LOOP_CNT_Msk (0xFFFFUL << PWM_LOOP_CNT_Pos) ?PWM_LOOP_CNT_Disabled (0UL) ?PWM_SEQ_PTR_PTR_Pos (0UL) ?PWM_SEQ_PTR_PTR_Msk (0xFFFFFFFFUL << PWM_SEQ_PTR_PTR_Pos) ?PWM_SEQ_CNT_CNT_Pos (0UL) ?PWM_SEQ_CNT_CNT_Msk (0x7FFFUL << PWM_SEQ_CNT_CNT_Pos) ?PWM_SEQ_CNT_CNT_Disabled (0UL) ?PWM_SEQ_REFRESH_CNT_Pos (0UL) ?PWM_SEQ_REFRESH_CNT_Msk (0xFFFFFFUL << PWM_SEQ_REFRESH_CNT_Pos) ?PWM_SEQ_REFRESH_CNT_Continuous (0UL) ?PWM_SEQ_ENDDELAY_CNT_Pos (0UL) ?PWM_SEQ_ENDDELAY_CNT_Msk (0xFFFFFFUL << PWM_SEQ_ENDDELAY_CNT_Pos) @PWM_PSEL_OUT_CONNECT_Pos (31UL) @PWM_PSEL_OUT_CONNECT_Msk (0x1UL << PWM_PSEL_OUT_CONNECT_Pos) @PWM_PSEL_OUT_CONNECT_Connected (0UL) @PWM_PSEL_OUT_CONNECT_Disconnected (1UL) @PWM_PSEL_OUT_PIN_Pos (0UL) @PWM_PSEL_OUT_PIN_Msk (0x1FUL << PWM_PSEL_OUT_PIN_Pos) @QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos (6UL) @QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos) @QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled (0UL) @QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled (1UL) @QDEC_SHORTS_DBLRDY_STOP_Pos (5UL) @QDEC_SHORTS_DBLRDY_STOP_Msk (0x1UL << QDEC_SHORTS_DBLRDY_STOP_Pos) @QDEC_SHORTS_DBLRDY_STOP_Disabled (0UL) @QDEC_SHORTS_DBLRDY_STOP_Enabled (1UL) @QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos (4UL) @QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk (0x1UL << QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos) @QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled (0UL) @QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled (1UL) @QDEC_SHORTS_REPORTRDY_STOP_Pos (3UL) @QDEC_SHORTS_REPORTRDY_STOP_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_STOP_Pos) @QDEC_SHORTS_REPORTRDY_STOP_Disabled (0UL) @QDEC_SHORTS_REPORTRDY_STOP_Enabled (1UL) @QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos (2UL) @QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos) @QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled (0UL) @QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled (1UL) @QDEC_SHORTS_SAMPLERDY_STOP_Pos (1UL) @QDEC_SHORTS_SAMPLERDY_STOP_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_STOP_Pos) @QDEC_SHORTS_SAMPLERDY_STOP_Disabled (0UL) @QDEC_SHORTS_SAMPLERDY_STOP_Enabled (1UL) @QDEC_SHORTS_REPORTRDY_READCLRACC_Pos (0UL) @QDEC_SHORTS_REPORTRDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_READCLRACC_Pos) @QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled (0UL) @QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled (1UL) @QDEC_INTENSET_STOPPED_Pos (4UL) @QDEC_INTENSET_STOPPED_Msk (0x1UL << QDEC_INTENSET_STOPPED_Pos) @QDEC_INTENSET_STOPPED_Disabled (0UL) @QDEC_INTENSET_STOPPED_Enabled (1UL) @QDEC_INTENSET_STOPPED_Set (1UL) @QDEC_INTENSET_DBLRDY_Pos (3UL) @QDEC_INTENSET_DBLRDY_Msk (0x1UL << QDEC_INTENSET_DBLRDY_Pos) @QDEC_INTENSET_DBLRDY_Disabled (0UL) @QDEC_INTENSET_DBLRDY_Enabled (1UL) @QDEC_INTENSET_DBLRDY_Set (1UL) @QDEC_INTENSET_ACCOF_Pos (2UL) @QDEC_INTENSET_ACCOF_Msk (0x1UL << QDEC_INTENSET_ACCOF_Pos) @QDEC_INTENSET_ACCOF_Disabled (0UL) @QDEC_INTENSET_ACCOF_Enabled (1UL) @QDEC_INTENSET_ACCOF_Set (1UL) @QDEC_INTENSET_REPORTRDY_Pos (1UL) @QDEC_INTENSET_REPORTRDY_Msk (0x1UL << QDEC_INTENSET_REPORTRDY_Pos) @QDEC_INTENSET_REPORTRDY_Disabled (0UL) @QDEC_INTENSET_REPORTRDY_Enabled (1UL) @QDEC_INTENSET_REPORTRDY_Set (1UL) @QDEC_INTENSET_SAMPLERDY_Pos (0UL) @QDEC_INTENSET_SAMPLERDY_Msk (0x1UL << QDEC_INTENSET_SAMPLERDY_Pos) @QDEC_INTENSET_SAMPLERDY_Disabled (0UL) @QDEC_INTENSET_SAMPLERDY_Enabled (1UL) @QDEC_INTENSET_SAMPLERDY_Set (1UL) @QDEC_INTENCLR_STOPPED_Pos (4UL) @QDEC_INTENCLR_STOPPED_Msk (0x1UL << QDEC_INTENCLR_STOPPED_Pos) @QDEC_INTENCLR_STOPPED_Disabled (0UL) @QDEC_INTENCLR_STOPPED_Enabled (1UL) @QDEC_INTENCLR_STOPPED_Clear (1UL) @QDEC_INTENCLR_DBLRDY_Pos (3UL) @QDEC_INTENCLR_DBLRDY_Msk (0x1UL << QDEC_INTENCLR_DBLRDY_Pos) @QDEC_INTENCLR_DBLRDY_Disabled (0UL) @QDEC_INTENCLR_DBLRDY_Enabled (1UL) @QDEC_INTENCLR_DBLRDY_Clear (1UL) @QDEC_INTENCLR_ACCOF_Pos (2UL) @QDEC_INTENCLR_ACCOF_Msk (0x1UL << QDEC_INTENCLR_ACCOF_Pos) @QDEC_INTENCLR_ACCOF_Disabled (0UL) @QDEC_INTENCLR_ACCOF_Enabled (1UL) @QDEC_INTENCLR_ACCOF_Clear (1UL) @QDEC_INTENCLR_REPORTRDY_Pos (1UL) @QDEC_INTENCLR_REPORTRDY_Msk (0x1UL << QDEC_INTENCLR_REPORTRDY_Pos) @QDEC_INTENCLR_REPORTRDY_Disabled (0UL) @QDEC_INTENCLR_REPORTRDY_Enabled (1UL) AQDEC_INTENCLR_REPORTRDY_Clear (1UL) AQDEC_INTENCLR_SAMPLERDY_Pos (0UL) AQDEC_INTENCLR_SAMPLERDY_Msk (0x1UL << QDEC_INTENCLR_SAMPLERDY_Pos) AQDEC_INTENCLR_SAMPLERDY_Disabled (0UL) AQDEC_INTENCLR_SAMPLERDY_Enabled (1UL) AQDEC_INTENCLR_SAMPLERDY_Clear (1UL) AQDEC_ENABLE_ENABLE_Pos (0UL) AQDEC_ENABLE_ENABLE_Msk (0x1UL << QDEC_ENABLE_ENABLE_Pos) AQDEC_ENABLE_ENABLE_Disabled (0UL) AQDEC_ENABLE_ENABLE_Enabled (1UL) AQDEC_LEDPOL_LEDPOL_Pos (0UL) AQDEC_LEDPOL_LEDPOL_Msk (0x1UL << QDEC_LEDPOL_LEDPOL_Pos) AQDEC_LEDPOL_LEDPOL_ActiveLow (0UL) AQDEC_LEDPOL_LEDPOL_ActiveHigh (1UL) AQDEC_SAMPLEPER_SAMPLEPER_Pos (0UL) AQDEC_SAMPLEPER_SAMPLEPER_Msk (0xFUL << QDEC_SAMPLEPER_SAMPLEPER_Pos) AQDEC_SAMPLEPER_SAMPLEPER_128us (0UL) AQDEC_SAMPLEPER_SAMPLEPER_256us (1UL) AQDEC_SAMPLEPER_SAMPLEPER_512us (2UL) AQDEC_SAMPLEPER_SAMPLEPER_1024us (3UL) AQDEC_SAMPLEPER_SAMPLEPER_2048us (4UL) AQDEC_SAMPLEPER_SAMPLEPER_4096us (5UL) AQDEC_SAMPLEPER_SAMPLEPER_8192us (6UL) AQDEC_SAMPLEPER_SAMPLEPER_16384us (7UL) AQDEC_SAMPLEPER_SAMPLEPER_32ms (8UL) AQDEC_SAMPLEPER_SAMPLEPER_65ms (9UL) AQDEC_SAMPLEPER_SAMPLEPER_131ms (10UL) AQDEC_SAMPLE_SAMPLE_Pos (0UL) AQDEC_SAMPLE_SAMPLE_Msk (0xFFFFFFFFUL << QDEC_SAMPLE_SAMPLE_Pos) AQDEC_REPORTPER_REPORTPER_Pos (0UL) AQDEC_REPORTPER_REPORTPER_Msk (0xFUL << QDEC_REPORTPER_REPORTPER_Pos) AQDEC_REPORTPER_REPORTPER_10Smpl (0UL) AQDEC_REPORTPER_REPORTPER_40Smpl (1UL) AQDEC_REPORTPER_REPORTPER_80Smpl (2UL) AQDEC_REPORTPER_REPORTPER_120Smpl (3UL) AQDEC_REPORTPER_REPORTPER_160Smpl (4UL) AQDEC_REPORTPER_REPORTPER_200Smpl (5UL) AQDEC_REPORTPER_REPORTPER_240Smpl (6UL) AQDEC_REPORTPER_REPORTPER_280Smpl (7UL) AQDEC_REPORTPER_REPORTPER_1Smpl (8UL) AQDEC_ACC_ACC_Pos (0UL) AQDEC_ACC_ACC_Msk (0xFFFFFFFFUL << QDEC_ACC_ACC_Pos) AQDEC_ACCREAD_ACCREAD_Pos (0UL) AQDEC_ACCREAD_ACCREAD_Msk (0xFFFFFFFFUL << QDEC_ACCREAD_ACCREAD_Pos) AQDEC_PSEL_LED_CONNECT_Pos (31UL) AQDEC_PSEL_LED_CONNECT_Msk (0x1UL << QDEC_PSEL_LED_CONNECT_Pos) AQDEC_PSEL_LED_CONNECT_Connected (0UL) AQDEC_PSEL_LED_CONNECT_Disconnected (1UL) AQDEC_PSEL_LED_PIN_Pos (0UL) AQDEC_PSEL_LED_PIN_Msk (0x1FUL << QDEC_PSEL_LED_PIN_Pos) AQDEC_PSEL_A_CONNECT_Pos (31UL) AQDEC_PSEL_A_CONNECT_Msk (0x1UL << QDEC_PSEL_A_CONNECT_Pos) AQDEC_PSEL_A_CONNECT_Connected (0UL) AQDEC_PSEL_A_CONNECT_Disconnected (1UL) AQDEC_PSEL_A_PIN_Pos (0UL) AQDEC_PSEL_A_PIN_Msk (0x1FUL << QDEC_PSEL_A_PIN_Pos) AQDEC_PSEL_B_CONNECT_Pos (31UL) AQDEC_PSEL_B_CONNECT_Msk (0x1UL << QDEC_PSEL_B_CONNECT_Pos) AQDEC_PSEL_B_CONNECT_Connected (0UL) AQDEC_PSEL_B_CONNECT_Disconnected (1UL) AQDEC_PSEL_B_PIN_Pos (0UL) AQDEC_PSEL_B_PIN_Msk (0x1FUL << QDEC_PSEL_B_PIN_Pos) AQDEC_DBFEN_DBFEN_Pos (0UL) AQDEC_DBFEN_DBFEN_Msk (0x1UL << QDEC_DBFEN_DBFEN_Pos) AQDEC_DBFEN_DBFEN_Disabled (0UL) BQDEC_DBFEN_DBFEN_Enabled (1UL) BQDEC_LEDPRE_LEDPRE_Pos (0UL) BQDEC_LEDPRE_LEDPRE_Msk (0x1FFUL << QDEC_LEDPRE_LEDPRE_Pos) BQDEC_ACCDBL_ACCDBL_Pos (0UL) BQDEC_ACCDBL_ACCDBL_Msk (0xFUL << QDEC_ACCDBL_ACCDBL_Pos) BQDEC_ACCDBLREAD_ACCDBLREAD_Pos (0UL) BQDEC_ACCDBLREAD_ACCDBLREAD_Msk (0xFUL << QDEC_ACCDBLREAD_ACCDBLREAD_Pos) BRADIO_SHORTS_DISABLED_RSSISTOP_Pos (8UL) BRADIO_SHORTS_DISABLED_RSSISTOP_Msk (0x1UL << RADIO_SHORTS_DISABLED_RSSISTOP_Pos) BRADIO_SHORTS_DISABLED_RSSISTOP_Disabled (0UL) BRADIO_SHORTS_DISABLED_RSSISTOP_Enabled (1UL) BRADIO_SHORTS_ADDRESS_BCSTART_Pos (6UL) BRADIO_SHORTS_ADDRESS_BCSTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_BCSTART_Pos) BRADIO_SHORTS_ADDRESS_BCSTART_Disabled (0UL) BRADIO_SHORTS_ADDRESS_BCSTART_Enabled (1UL) BRADIO_SHORTS_END_START_Pos (5UL) BRADIO_SHORTS_END_START_Msk (0x1UL << RADIO_SHORTS_END_START_Pos) BRADIO_SHORTS_END_START_Disabled (0UL) BRADIO_SHORTS_END_START_Enabled (1UL) BRADIO_SHORTS_ADDRESS_RSSISTART_Pos (4UL) BRADIO_SHORTS_ADDRESS_RSSISTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_RSSISTART_Pos) BRADIO_SHORTS_ADDRESS_RSSISTART_Disabled (0UL) BRADIO_SHORTS_ADDRESS_RSSISTART_Enabled (1UL) BRADIO_SHORTS_DISABLED_RXEN_Pos (3UL) BRADIO_SHORTS_DISABLED_RXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_RXEN_Pos) BRADIO_SHORTS_DISABLED_RXEN_Disabled (0UL) BRADIO_SHORTS_DISABLED_RXEN_Enabled (1UL) BRADIO_SHORTS_DISABLED_TXEN_Pos (2UL) BRADIO_SHORTS_DISABLED_TXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_TXEN_Pos) BRADIO_SHORTS_DISABLED_TXEN_Disabled (0UL) BRADIO_SHORTS_DISABLED_TXEN_Enabled (1UL) BRADIO_SHORTS_END_DISABLE_Pos (1UL) BRADIO_SHORTS_END_DISABLE_Msk (0x1UL << RADIO_SHORTS_END_DISABLE_Pos) BRADIO_SHORTS_END_DISABLE_Disabled (0UL) BRADIO_SHORTS_END_DISABLE_Enabled (1UL) BRADIO_SHORTS_READY_START_Pos (0UL) BRADIO_SHORTS_READY_START_Msk (0x1UL << RADIO_SHORTS_READY_START_Pos) BRADIO_SHORTS_READY_START_Disabled (0UL) BRADIO_SHORTS_READY_START_Enabled (1UL) BRADIO_INTENSET_CRCERROR_Pos (13UL) BRADIO_INTENSET_CRCERROR_Msk (0x1UL << RADIO_INTENSET_CRCERROR_Pos) BRADIO_INTENSET_CRCERROR_Disabled (0UL) BRADIO_INTENSET_CRCERROR_Enabled (1UL) BRADIO_INTENSET_CRCERROR_Set (1UL) BRADIO_INTENSET_CRCOK_Pos (12UL) BRADIO_INTENSET_CRCOK_Msk (0x1UL << RADIO_INTENSET_CRCOK_Pos) BRADIO_INTENSET_CRCOK_Disabled (0UL) BRADIO_INTENSET_CRCOK_Enabled (1UL) BRADIO_INTENSET_CRCOK_Set (1UL) BRADIO_INTENSET_BCMATCH_Pos (10UL) BRADIO_INTENSET_BCMATCH_Msk (0x1UL << RADIO_INTENSET_BCMATCH_Pos) BRADIO_INTENSET_BCMATCH_Disabled (0UL) BRADIO_INTENSET_BCMATCH_Enabled (1UL) BRADIO_INTENSET_BCMATCH_Set (1UL) BRADIO_INTENSET_RSSIEND_Pos (7UL) BRADIO_INTENSET_RSSIEND_Msk (0x1UL << RADIO_INTENSET_RSSIEND_Pos) BRADIO_INTENSET_RSSIEND_Disabled (0UL) BRADIO_INTENSET_RSSIEND_Enabled (1UL) BRADIO_INTENSET_RSSIEND_Set (1UL) BRADIO_INTENSET_DEVMISS_Pos (6UL) BRADIO_INTENSET_DEVMISS_Msk (0x1UL << RADIO_INTENSET_DEVMISS_Pos) BRADIO_INTENSET_DEVMISS_Disabled (0UL) BRADIO_INTENSET_DEVMISS_Enabled (1UL) BRADIO_INTENSET_DEVMISS_Set (1UL) BRADIO_INTENSET_DEVMATCH_Pos (5UL) BRADIO_INTENSET_DEVMATCH_Msk (0x1UL << RADIO_INTENSET_DEVMATCH_Pos) BRADIO_INTENSET_DEVMATCH_Disabled (0UL) BRADIO_INTENSET_DEVMATCH_Enabled (1UL) BRADIO_INTENSET_DEVMATCH_Set (1UL) BRADIO_INTENSET_DISABLED_Pos (4UL) BRADIO_INTENSET_DISABLED_Msk (0x1UL << RADIO_INTENSET_DISABLED_Pos) BRADIO_INTENSET_DISABLED_Disabled (0UL) BRADIO_INTENSET_DISABLED_Enabled (1UL) CRADIO_INTENSET_DISABLED_Set (1UL) CRADIO_INTENSET_END_Pos (3UL) CRADIO_INTENSET_END_Msk (0x1UL << RADIO_INTENSET_END_Pos) CRADIO_INTENSET_END_Disabled (0UL) CRADIO_INTENSET_END_Enabled (1UL) CRADIO_INTENSET_END_Set (1UL) CRADIO_INTENSET_PAYLOAD_Pos (2UL) CRADIO_INTENSET_PAYLOAD_Msk (0x1UL << RADIO_INTENSET_PAYLOAD_Pos) CRADIO_INTENSET_PAYLOAD_Disabled (0UL) CRADIO_INTENSET_PAYLOAD_Enabled (1UL) CRADIO_INTENSET_PAYLOAD_Set (1UL) CRADIO_INTENSET_ADDRESS_Pos (1UL) CRADIO_INTENSET_ADDRESS_Msk (0x1UL << RADIO_INTENSET_ADDRESS_Pos) CRADIO_INTENSET_ADDRESS_Disabled (0UL) CRADIO_INTENSET_ADDRESS_Enabled (1UL) CRADIO_INTENSET_ADDRESS_Set (1UL) CRADIO_INTENSET_READY_Pos (0UL) CRADIO_INTENSET_READY_Msk (0x1UL << RADIO_INTENSET_READY_Pos) CRADIO_INTENSET_READY_Disabled (0UL) CRADIO_INTENSET_READY_Enabled (1UL) CRADIO_INTENSET_READY_Set (1UL) CRADIO_INTENCLR_CRCERROR_Pos (13UL) CRADIO_INTENCLR_CRCERROR_Msk (0x1UL << RADIO_INTENCLR_CRCERROR_Pos) CRADIO_INTENCLR_CRCERROR_Disabled (0UL) CRADIO_INTENCLR_CRCERROR_Enabled (1UL) CRADIO_INTENCLR_CRCERROR_Clear (1UL) CRADIO_INTENCLR_CRCOK_Pos (12UL) CRADIO_INTENCLR_CRCOK_Msk (0x1UL << RADIO_INTENCLR_CRCOK_Pos) CRADIO_INTENCLR_CRCOK_Disabled (0UL) CRADIO_INTENCLR_CRCOK_Enabled (1UL) CRADIO_INTENCLR_CRCOK_Clear (1UL) CRADIO_INTENCLR_BCMATCH_Pos (10UL) CRADIO_INTENCLR_BCMATCH_Msk (0x1UL << RADIO_INTENCLR_BCMATCH_Pos) CRADIO_INTENCLR_BCMATCH_Disabled (0UL) CRADIO_INTENCLR_BCMATCH_Enabled (1UL) CRADIO_INTENCLR_BCMATCH_Clear (1UL) CRADIO_INTENCLR_RSSIEND_Pos (7UL) CRADIO_INTENCLR_RSSIEND_Msk (0x1UL << RADIO_INTENCLR_RSSIEND_Pos) CRADIO_INTENCLR_RSSIEND_Disabled (0UL) CRADIO_INTENCLR_RSSIEND_Enabled (1UL) CRADIO_INTENCLR_RSSIEND_Clear (1UL) CRADIO_INTENCLR_DEVMISS_Pos (6UL) CRADIO_INTENCLR_DEVMISS_Msk (0x1UL << RADIO_INTENCLR_DEVMISS_Pos) CRADIO_INTENCLR_DEVMISS_Disabled (0UL) CRADIO_INTENCLR_DEVMISS_Enabled (1UL) CRADIO_INTENCLR_DEVMISS_Clear (1UL) CRADIO_INTENCLR_DEVMATCH_Pos (5UL) CRADIO_INTENCLR_DEVMATCH_Msk (0x1UL << RADIO_INTENCLR_DEVMATCH_Pos) CRADIO_INTENCLR_DEVMATCH_Disabled (0UL) CRADIO_INTENCLR_DEVMATCH_Enabled (1UL) CRADIO_INTENCLR_DEVMATCH_Clear (1UL) CRADIO_INTENCLR_DISABLED_Pos (4UL) CRADIO_INTENCLR_DISABLED_Msk (0x1UL << RADIO_INTENCLR_DISABLED_Pos) CRADIO_INTENCLR_DISABLED_Disabled (0UL) CRADIO_INTENCLR_DISABLED_Enabled (1UL) CRADIO_INTENCLR_DISABLED_Clear (1UL) CRADIO_INTENCLR_END_Pos (3UL) CRADIO_INTENCLR_END_Msk (0x1UL << RADIO_INTENCLR_END_Pos) CRADIO_INTENCLR_END_Disabled (0UL) CRADIO_INTENCLR_END_Enabled (1UL) CRADIO_INTENCLR_END_Clear (1UL) CRADIO_INTENCLR_PAYLOAD_Pos (2UL) CRADIO_INTENCLR_PAYLOAD_Msk (0x1UL << RADIO_INTENCLR_PAYLOAD_Pos) CRADIO_INTENCLR_PAYLOAD_Disabled (0UL) CRADIO_INTENCLR_PAYLOAD_Enabled (1UL) CRADIO_INTENCLR_PAYLOAD_Clear (1UL) CRADIO_INTENCLR_ADDRESS_Pos (1UL) CRADIO_INTENCLR_ADDRESS_Msk (0x1UL << RADIO_INTENCLR_ADDRESS_Pos) CRADIO_INTENCLR_ADDRESS_Disabled (0UL) CRADIO_INTENCLR_ADDRESS_Enabled (1UL) CRADIO_INTENCLR_ADDRESS_Clear (1UL) CRADIO_INTENCLR_READY_Pos (0UL) CRADIO_INTENCLR_READY_Msk (0x1UL << RADIO_INTENCLR_READY_Pos) CRADIO_INTENCLR_READY_Disabled (0UL) CRADIO_INTENCLR_READY_Enabled (1UL) CRADIO_INTENCLR_READY_Clear (1UL) CRADIO_CRCSTATUS_CRCSTATUS_Pos (0UL) CRADIO_CRCSTATUS_CRCSTATUS_Msk (0x1UL << RADIO_CRCSTATUS_CRCSTATUS_Pos) CRADIO_CRCSTATUS_CRCSTATUS_CRCError (0UL) CRADIO_CRCSTATUS_CRCSTATUS_CRCOk (1UL) CRADIO_RXMATCH_RXMATCH_Pos (0UL) CRADIO_RXMATCH_RXMATCH_Msk (0x7UL << RADIO_RXMATCH_RXMATCH_Pos) DRADIO_RXCRC_RXCRC_Pos (0UL) DRADIO_RXCRC_RXCRC_Msk (0xFFFFFFUL << RADIO_RXCRC_RXCRC_Pos) DRADIO_DAI_DAI_Pos (0UL) DRADIO_DAI_DAI_Msk (0x7UL << RADIO_DAI_DAI_Pos) DRADIO_PACKETPTR_PACKETPTR_Pos (0UL) DRADIO_PACKETPTR_PACKETPTR_Msk (0xFFFFFFFFUL << RADIO_PACKETPTR_PACKETPTR_Pos) DRADIO_FREQUENCY_MAP_Pos (8UL) DRADIO_FREQUENCY_MAP_Msk (0x1UL << RADIO_FREQUENCY_MAP_Pos) DRADIO_FREQUENCY_MAP_Default (0UL) DRADIO_FREQUENCY_MAP_Low (1UL) DRADIO_FREQUENCY_FREQUENCY_Pos (0UL) DRADIO_FREQUENCY_FREQUENCY_Msk (0x7FUL << RADIO_FREQUENCY_FREQUENCY_Pos) DRADIO_TXPOWER_TXPOWER_Pos (0UL) DRADIO_TXPOWER_TXPOWER_Msk (0xFFUL << RADIO_TXPOWER_TXPOWER_Pos) DRADIO_TXPOWER_TXPOWER_0dBm (0x00UL) DRADIO_TXPOWER_TXPOWER_Pos3dBm (0x03UL) DRADIO_TXPOWER_TXPOWER_Pos4dBm (0x04UL) DRADIO_TXPOWER_TXPOWER_Neg30dBm (0xD8UL) DRADIO_TXPOWER_TXPOWER_Neg40dBm (0xD8UL) DRADIO_TXPOWER_TXPOWER_Neg20dBm (0xECUL) DRADIO_TXPOWER_TXPOWER_Neg16dBm (0xF0UL) DRADIO_TXPOWER_TXPOWER_Neg12dBm (0xF4UL) DRADIO_TXPOWER_TXPOWER_Neg8dBm (0xF8UL) DRADIO_TXPOWER_TXPOWER_Neg4dBm (0xFCUL) DRADIO_MODE_MODE_Pos (0UL) DRADIO_MODE_MODE_Msk (0xFUL << RADIO_MODE_MODE_Pos) DRADIO_MODE_MODE_Nrf_1Mbit (0UL) DRADIO_MODE_MODE_Nrf_2Mbit (1UL) DRADIO_MODE_MODE_Nrf_250Kbit (2UL) DRADIO_MODE_MODE_Ble_1Mbit (3UL) DRADIO_PCNF0_PLEN_Pos (24UL) DRADIO_PCNF0_PLEN_Msk (0x1UL << RADIO_PCNF0_PLEN_Pos) DRADIO_PCNF0_PLEN_8bit (0UL) DRADIO_PCNF0_PLEN_16bit (1UL) DRADIO_PCNF0_S1INCL_Pos (20UL) DRADIO_PCNF0_S1INCL_Msk (0x1UL << RADIO_PCNF0_S1INCL_Pos) DRADIO_PCNF0_S1INCL_Automatic (0UL) DRADIO_PCNF0_S1INCL_Include (1UL) DRADIO_PCNF0_S1LEN_Pos (16UL) DRADIO_PCNF0_S1LEN_Msk (0xFUL << RADIO_PCNF0_S1LEN_Pos) DRADIO_PCNF0_S0LEN_Pos (8UL) DRADIO_PCNF0_S0LEN_Msk (0x1UL << RADIO_PCNF0_S0LEN_Pos) DRADIO_PCNF0_LFLEN_Pos (0UL) DRADIO_PCNF0_LFLEN_Msk (0xFUL << RADIO_PCNF0_LFLEN_Pos) DRADIO_PCNF1_WHITEEN_Pos (25UL) DRADIO_PCNF1_WHITEEN_Msk (0x1UL << RADIO_PCNF1_WHITEEN_Pos) DRADIO_PCNF1_WHITEEN_Disabled (0UL) DRADIO_PCNF1_WHITEEN_Enabled (1UL) DRADIO_PCNF1_ENDIAN_Pos (24UL) DRADIO_PCNF1_ENDIAN_Msk (0x1UL << RADIO_PCNF1_ENDIAN_Pos) DRADIO_PCNF1_ENDIAN_Little (0UL) DRADIO_PCNF1_ENDIAN_Big (1UL) DRADIO_PCNF1_BALEN_Pos (16UL) DRADIO_PCNF1_BALEN_Msk (0x7UL << RADIO_PCNF1_BALEN_Pos) DRADIO_PCNF1_STATLEN_Pos (8UL) DRADIO_PCNF1_STATLEN_Msk (0xFFUL << RADIO_PCNF1_STATLEN_Pos) DRADIO_PCNF1_MAXLEN_Pos (0UL) DRADIO_PCNF1_MAXLEN_Msk (0xFFUL << RADIO_PCNF1_MAXLEN_Pos) DRADIO_BASE0_BASE0_Pos (0UL) DRADIO_BASE0_BASE0_Msk (0xFFFFFFFFUL << RADIO_BASE0_BASE0_Pos) DRADIO_BASE1_BASE1_Pos (0UL) DRADIO_BASE1_BASE1_Msk (0xFFFFFFFFUL << RADIO_BASE1_BASE1_Pos) ERADIO_PREFIX0_AP3_Pos (24UL) ERADIO_PREFIX0_AP3_Msk (0xFFUL << RADIO_PREFIX0_AP3_Pos) ERADIO_PREFIX0_AP2_Pos (16UL) ERADIO_PREFIX0_AP2_Msk (0xFFUL << RADIO_PREFIX0_AP2_Pos) ERADIO_PREFIX0_AP1_Pos (8UL) ERADIO_PREFIX0_AP1_Msk (0xFFUL << RADIO_PREFIX0_AP1_Pos) ERADIO_PREFIX0_AP0_Pos (0UL) ERADIO_PREFIX0_AP0_Msk (0xFFUL << RADIO_PREFIX0_AP0_Pos) ERADIO_PREFIX1_AP7_Pos (24UL) ERADIO_PREFIX1_AP7_Msk (0xFFUL << RADIO_PREFIX1_AP7_Pos) ERADIO_PREFIX1_AP6_Pos (16UL) ERADIO_PREFIX1_AP6_Msk (0xFFUL << RADIO_PREFIX1_AP6_Pos) ERADIO_PREFIX1_AP5_Pos (8UL) ERADIO_PREFIX1_AP5_Msk (0xFFUL << RADIO_PREFIX1_AP5_Pos) ERADIO_PREFIX1_AP4_Pos (0UL) ERADIO_PREFIX1_AP4_Msk (0xFFUL << RADIO_PREFIX1_AP4_Pos) ERADIO_TXADDRESS_TXADDRESS_Pos (0UL) ERADIO_TXADDRESS_TXADDRESS_Msk (0x7UL << RADIO_TXADDRESS_TXADDRESS_Pos) ERADIO_RXADDRESSES_ADDR7_Pos (7UL) ERADIO_RXADDRESSES_ADDR7_Msk (0x1UL << RADIO_RXADDRESSES_ADDR7_Pos) ERADIO_RXADDRESSES_ADDR7_Disabled (0UL) ERADIO_RXADDRESSES_ADDR7_Enabled (1UL) ERADIO_RXADDRESSES_ADDR6_Pos (6UL) ERADIO_RXADDRESSES_ADDR6_Msk (0x1UL << RADIO_RXADDRESSES_ADDR6_Pos) ERADIO_RXADDRESSES_ADDR6_Disabled (0UL) ERADIO_RXADDRESSES_ADDR6_Enabled (1UL) ERADIO_RXADDRESSES_ADDR5_Pos (5UL) ERADIO_RXADDRESSES_ADDR5_Msk (0x1UL << RADIO_RXADDRESSES_ADDR5_Pos) ERADIO_RXADDRESSES_ADDR5_Disabled (0UL) ERADIO_RXADDRESSES_ADDR5_Enabled (1UL) ERADIO_RXADDRESSES_ADDR4_Pos (4UL) ERADIO_RXADDRESSES_ADDR4_Msk (0x1UL << RADIO_RXADDRESSES_ADDR4_Pos) ERADIO_RXADDRESSES_ADDR4_Disabled (0UL) ERADIO_RXADDRESSES_ADDR4_Enabled (1UL) ERADIO_RXADDRESSES_ADDR3_Pos (3UL) ERADIO_RXADDRESSES_ADDR3_Msk (0x1UL << RADIO_RXADDRESSES_ADDR3_Pos) ERADIO_RXADDRESSES_ADDR3_Disabled (0UL) ERADIO_RXADDRESSES_ADDR3_Enabled (1UL) ERADIO_RXADDRESSES_ADDR2_Pos (2UL) ERADIO_RXADDRESSES_ADDR2_Msk (0x1UL << RADIO_RXADDRESSES_ADDR2_Pos) ERADIO_RXADDRESSES_ADDR2_Disabled (0UL) ERADIO_RXADDRESSES_ADDR2_Enabled (1UL) ERADIO_RXADDRESSES_ADDR1_Pos (1UL) ERADIO_RXADDRESSES_ADDR1_Msk (0x1UL << RADIO_RXADDRESSES_ADDR1_Pos) ERADIO_RXADDRESSES_ADDR1_Disabled (0UL) ERADIO_RXADDRESSES_ADDR1_Enabled (1UL) ERADIO_RXADDRESSES_ADDR0_Pos (0UL) ERADIO_RXADDRESSES_ADDR0_Msk (0x1UL << RADIO_RXADDRESSES_ADDR0_Pos) ERADIO_RXADDRESSES_ADDR0_Disabled (0UL) ERADIO_RXADDRESSES_ADDR0_Enabled (1UL) ERADIO_CRCCNF_SKIPADDR_Pos (8UL) ERADIO_CRCCNF_SKIPADDR_Msk (0x1UL << RADIO_CRCCNF_SKIPADDR_Pos) ERADIO_CRCCNF_SKIPADDR_Include (0UL) ERADIO_CRCCNF_SKIPADDR_Skip (1UL) ERADIO_CRCCNF_LEN_Pos (0UL) ERADIO_CRCCNF_LEN_Msk (0x3UL << RADIO_CRCCNF_LEN_Pos) ERADIO_CRCCNF_LEN_Disabled (0UL) ERADIO_CRCCNF_LEN_One (1UL) ERADIO_CRCCNF_LEN_Two (2UL) ERADIO_CRCCNF_LEN_Three (3UL) ERADIO_CRCPOLY_CRCPOLY_Pos (0UL) ERADIO_CRCPOLY_CRCPOLY_Msk (0xFFFFFFUL << RADIO_CRCPOLY_CRCPOLY_Pos) ERADIO_CRCINIT_CRCINIT_Pos (0UL) ERADIO_CRCINIT_CRCINIT_Msk (0xFFFFFFUL << RADIO_CRCINIT_CRCINIT_Pos) FRADIO_TIFS_TIFS_Pos (0UL) FRADIO_TIFS_TIFS_Msk (0xFFUL << RADIO_TIFS_TIFS_Pos) FRADIO_RSSISAMPLE_RSSISAMPLE_Pos (0UL) FRADIO_RSSISAMPLE_RSSISAMPLE_Msk (0x7FUL << RADIO_RSSISAMPLE_RSSISAMPLE_Pos) FRADIO_STATE_STATE_Pos (0UL) FRADIO_STATE_STATE_Msk (0xFUL << RADIO_STATE_STATE_Pos) FRADIO_STATE_STATE_Disabled (0UL) FRADIO_STATE_STATE_RxRu (1UL) FRADIO_STATE_STATE_RxIdle (2UL) FRADIO_STATE_STATE_Rx (3UL) FRADIO_STATE_STATE_RxDisable (4UL) FRADIO_STATE_STATE_TxRu (9UL) FRADIO_STATE_STATE_TxIdle (10UL) FRADIO_STATE_STATE_Tx (11UL) FRADIO_STATE_STATE_TxDisable (12UL) FRADIO_DATAWHITEIV_DATAWHITEIV_Pos (0UL) FRADIO_DATAWHITEIV_DATAWHITEIV_Msk (0x7FUL << RADIO_DATAWHITEIV_DATAWHITEIV_Pos) FRADIO_BCC_BCC_Pos (0UL) FRADIO_BCC_BCC_Msk (0xFFFFFFFFUL << RADIO_BCC_BCC_Pos) FRADIO_DAB_DAB_Pos (0UL) FRADIO_DAB_DAB_Msk (0xFFFFFFFFUL << RADIO_DAB_DAB_Pos) FRADIO_DAP_DAP_Pos (0UL) FRADIO_DAP_DAP_Msk (0xFFFFUL << RADIO_DAP_DAP_Pos) FRADIO_DACNF_TXADD7_Pos (15UL) FRADIO_DACNF_TXADD7_Msk (0x1UL << RADIO_DACNF_TXADD7_Pos) FRADIO_DACNF_TXADD6_Pos (14UL) FRADIO_DACNF_TXADD6_Msk (0x1UL << RADIO_DACNF_TXADD6_Pos) FRADIO_DACNF_TXADD5_Pos (13UL) FRADIO_DACNF_TXADD5_Msk (0x1UL << RADIO_DACNF_TXADD5_Pos) FRADIO_DACNF_TXADD4_Pos (12UL) FRADIO_DACNF_TXADD4_Msk (0x1UL << RADIO_DACNF_TXADD4_Pos) FRADIO_DACNF_TXADD3_Pos (11UL) FRADIO_DACNF_TXADD3_Msk (0x1UL << RADIO_DACNF_TXADD3_Pos) FRADIO_DACNF_TXADD2_Pos (10UL) FRADIO_DACNF_TXADD2_Msk (0x1UL << RADIO_DACNF_TXADD2_Pos) FRADIO_DACNF_TXADD1_Pos (9UL) FRADIO_DACNF_TXADD1_Msk (0x1UL << RADIO_DACNF_TXADD1_Pos) FRADIO_DACNF_TXADD0_Pos (8UL) FRADIO_DACNF_TXADD0_Msk (0x1UL << RADIO_DACNF_TXADD0_Pos) FRADIO_DACNF_ENA7_Pos (7UL) FRADIO_DACNF_ENA7_Msk (0x1UL << RADIO_DACNF_ENA7_Pos) FRADIO_DACNF_ENA7_Disabled (0UL) FRADIO_DACNF_ENA7_Enabled (1UL) FRADIO_DACNF_ENA6_Pos (6UL) FRADIO_DACNF_ENA6_Msk (0x1UL << RADIO_DACNF_ENA6_Pos) FRADIO_DACNF_ENA6_Disabled (0UL) FRADIO_DACNF_ENA6_Enabled (1UL) FRADIO_DACNF_ENA5_Pos (5UL) FRADIO_DACNF_ENA5_Msk (0x1UL << RADIO_DACNF_ENA5_Pos) FRADIO_DACNF_ENA5_Disabled (0UL) FRADIO_DACNF_ENA5_Enabled (1UL) FRADIO_DACNF_ENA4_Pos (4UL) FRADIO_DACNF_ENA4_Msk (0x1UL << RADIO_DACNF_ENA4_Pos) FRADIO_DACNF_ENA4_Disabled (0UL) FRADIO_DACNF_ENA4_Enabled (1UL) FRADIO_DACNF_ENA3_Pos (3UL) FRADIO_DACNF_ENA3_Msk (0x1UL << RADIO_DACNF_ENA3_Pos) FRADIO_DACNF_ENA3_Disabled (0UL) FRADIO_DACNF_ENA3_Enabled (1UL) FRADIO_DACNF_ENA2_Pos (2UL) FRADIO_DACNF_ENA2_Msk (0x1UL << RADIO_DACNF_ENA2_Pos) FRADIO_DACNF_ENA2_Disabled (0UL) FRADIO_DACNF_ENA2_Enabled (1UL) GRADIO_DACNF_ENA1_Pos (1UL) GRADIO_DACNF_ENA1_Msk (0x1UL << RADIO_DACNF_ENA1_Pos) GRADIO_DACNF_ENA1_Disabled (0UL) GRADIO_DACNF_ENA1_Enabled (1UL) GRADIO_DACNF_ENA0_Pos (0UL) GRADIO_DACNF_ENA0_Msk (0x1UL << RADIO_DACNF_ENA0_Pos) GRADIO_DACNF_ENA0_Disabled (0UL) GRADIO_DACNF_ENA0_Enabled (1UL) GRADIO_MODECNF0_DTX_Pos (8UL) GRADIO_MODECNF0_DTX_Msk (0x3UL << RADIO_MODECNF0_DTX_Pos) GRADIO_MODECNF0_DTX_B1 (0UL) GRADIO_MODECNF0_DTX_B0 (1UL) GRADIO_MODECNF0_DTX_Center (2UL) GRADIO_MODECNF0_RU_Pos (0UL) GRADIO_MODECNF0_RU_Msk (0x1UL << RADIO_MODECNF0_RU_Pos) GRADIO_MODECNF0_RU_Default (0UL) GRADIO_MODECNF0_RU_Fast (1UL) GRADIO_POWER_POWER_Pos (0UL) GRADIO_POWER_POWER_Msk (0x1UL << RADIO_POWER_POWER_Pos) GRADIO_POWER_POWER_Disabled (0UL) GRADIO_POWER_POWER_Enabled (1UL) GRNG_SHORTS_VALRDY_STOP_Pos (0UL) GRNG_SHORTS_VALRDY_STOP_Msk (0x1UL << RNG_SHORTS_VALRDY_STOP_Pos) GRNG_SHORTS_VALRDY_STOP_Disabled (0UL) GRNG_SHORTS_VALRDY_STOP_Enabled (1UL) GRNG_INTENSET_VALRDY_Pos (0UL) GRNG_INTENSET_VALRDY_Msk (0x1UL << RNG_INTENSET_VALRDY_Pos) GRNG_INTENSET_VALRDY_Disabled (0UL) GRNG_INTENSET_VALRDY_Enabled (1UL) GRNG_INTENSET_VALRDY_Set (1UL) GRNG_INTENCLR_VALRDY_Pos (0UL) GRNG_INTENCLR_VALRDY_Msk (0x1UL << RNG_INTENCLR_VALRDY_Pos) GRNG_INTENCLR_VALRDY_Disabled (0UL) GRNG_INTENCLR_VALRDY_Enabled (1UL) GRNG_INTENCLR_VALRDY_Clear (1UL) GRNG_CONFIG_DERCEN_Pos (0UL) GRNG_CONFIG_DERCEN_Msk (0x1UL << RNG_CONFIG_DERCEN_Pos) GRNG_CONFIG_DERCEN_Disabled (0UL) GRNG_CONFIG_DERCEN_Enabled (1UL) GRNG_VALUE_VALUE_Pos (0UL) GRNG_VALUE_VALUE_Msk (0xFFUL << RNG_VALUE_VALUE_Pos) GRTC_INTENSET_COMPARE3_Pos (19UL) GRTC_INTENSET_COMPARE3_Msk (0x1UL << RTC_INTENSET_COMPARE3_Pos) GRTC_INTENSET_COMPARE3_Disabled (0UL) GRTC_INTENSET_COMPARE3_Enabled (1UL) GRTC_INTENSET_COMPARE3_Set (1UL) GRTC_INTENSET_COMPARE2_Pos (18UL) GRTC_INTENSET_COMPARE2_Msk (0x1UL << RTC_INTENSET_COMPARE2_Pos) GRTC_INTENSET_COMPARE2_Disabled (0UL) GRTC_INTENSET_COMPARE2_Enabled (1UL) GRTC_INTENSET_COMPARE2_Set (1UL) GRTC_INTENSET_COMPARE1_Pos (17UL) GRTC_INTENSET_COMPARE1_Msk (0x1UL << RTC_INTENSET_COMPARE1_Pos) GRTC_INTENSET_COMPARE1_Disabled (0UL) GRTC_INTENSET_COMPARE1_Enabled (1UL) GRTC_INTENSET_COMPARE1_Set (1UL) GRTC_INTENSET_COMPARE0_Pos (16UL) GRTC_INTENSET_COMPARE0_Msk (0x1UL << RTC_INTENSET_COMPARE0_Pos) GRTC_INTENSET_COMPARE0_Disabled (0UL) GRTC_INTENSET_COMPARE0_Enabled (1UL) GRTC_INTENSET_COMPARE0_Set (1UL) GRTC_INTENSET_OVRFLW_Pos (1UL) GRTC_INTENSET_OVRFLW_Msk (0x1UL << RTC_INTENSET_OVRFLW_Pos) GRTC_INTENSET_OVRFLW_Disabled (0UL) GRTC_INTENSET_OVRFLW_Enabled (1UL) GRTC_INTENSET_OVRFLW_Set (1UL) HRTC_INTENSET_TICK_Pos (0UL) HRTC_INTENSET_TICK_Msk (0x1UL << RTC_INTENSET_TICK_Pos) HRTC_INTENSET_TICK_Disabled (0UL) HRTC_INTENSET_TICK_Enabled (1UL) HRTC_INTENSET_TICK_Set (1UL) HRTC_INTENCLR_COMPARE3_Pos (19UL) HRTC_INTENCLR_COMPARE3_Msk (0x1UL << RTC_INTENCLR_COMPARE3_Pos) HRTC_INTENCLR_COMPARE3_Disabled (0UL) HRTC_INTENCLR_COMPARE3_Enabled (1UL) HRTC_INTENCLR_COMPARE3_Clear (1UL) HRTC_INTENCLR_COMPARE2_Pos (18UL) HRTC_INTENCLR_COMPARE2_Msk (0x1UL << RTC_INTENCLR_COMPARE2_Pos) HRTC_INTENCLR_COMPARE2_Disabled (0UL) HRTC_INTENCLR_COMPARE2_Enabled (1UL) HRTC_INTENCLR_COMPARE2_Clear (1UL) HRTC_INTENCLR_COMPARE1_Pos (17UL) HRTC_INTENCLR_COMPARE1_Msk (0x1UL << RTC_INTENCLR_COMPARE1_Pos) HRTC_INTENCLR_COMPARE1_Disabled (0UL) HRTC_INTENCLR_COMPARE1_Enabled (1UL) HRTC_INTENCLR_COMPARE1_Clear (1UL) HRTC_INTENCLR_COMPARE0_Pos (16UL) HRTC_INTENCLR_COMPARE0_Msk (0x1UL << RTC_INTENCLR_COMPARE0_Pos) HRTC_INTENCLR_COMPARE0_Disabled (0UL) HRTC_INTENCLR_COMPARE0_Enabled (1UL) HRTC_INTENCLR_COMPARE0_Clear (1UL) HRTC_INTENCLR_OVRFLW_Pos (1UL) HRTC_INTENCLR_OVRFLW_Msk (0x1UL << RTC_INTENCLR_OVRFLW_Pos) HRTC_INTENCLR_OVRFLW_Disabled (0UL) HRTC_INTENCLR_OVRFLW_Enabled (1UL) HRTC_INTENCLR_OVRFLW_Clear (1UL) HRTC_INTENCLR_TICK_Pos (0UL) HRTC_INTENCLR_TICK_Msk (0x1UL << RTC_INTENCLR_TICK_Pos) HRTC_INTENCLR_TICK_Disabled (0UL) HRTC_INTENCLR_TICK_Enabled (1UL) HRTC_INTENCLR_TICK_Clear (1UL) HRTC_EVTEN_COMPARE3_Pos (19UL) HRTC_EVTEN_COMPARE3_Msk (0x1UL << RTC_EVTEN_COMPARE3_Pos) HRTC_EVTEN_COMPARE3_Disabled (0UL) HRTC_EVTEN_COMPARE3_Enabled (1UL) HRTC_EVTEN_COMPARE2_Pos (18UL) HRTC_EVTEN_COMPARE2_Msk (0x1UL << RTC_EVTEN_COMPARE2_Pos) HRTC_EVTEN_COMPARE2_Disabled (0UL) HRTC_EVTEN_COMPARE2_Enabled (1UL) HRTC_EVTEN_COMPARE1_Pos (17UL) HRTC_EVTEN_COMPARE1_Msk (0x1UL << RTC_EVTEN_COMPARE1_Pos) HRTC_EVTEN_COMPARE1_Disabled (0UL) HRTC_EVTEN_COMPARE1_Enabled (1UL) HRTC_EVTEN_COMPARE0_Pos (16UL) HRTC_EVTEN_COMPARE0_Msk (0x1UL << RTC_EVTEN_COMPARE0_Pos) HRTC_EVTEN_COMPARE0_Disabled (0UL) HRTC_EVTEN_COMPARE0_Enabled (1UL) HRTC_EVTEN_OVRFLW_Pos (1UL) HRTC_EVTEN_OVRFLW_Msk (0x1UL << RTC_EVTEN_OVRFLW_Pos) HRTC_EVTEN_OVRFLW_Disabled (0UL) HRTC_EVTEN_OVRFLW_Enabled (1UL) HRTC_EVTEN_TICK_Pos (0UL) HRTC_EVTEN_TICK_Msk (0x1UL << RTC_EVTEN_TICK_Pos) HRTC_EVTEN_TICK_Disabled (0UL) HRTC_EVTEN_TICK_Enabled (1UL) HRTC_EVTENSET_COMPARE3_Pos (19UL) HRTC_EVTENSET_COMPARE3_Msk (0x1UL << RTC_EVTENSET_COMPARE3_Pos) HRTC_EVTENSET_COMPARE3_Disabled (0UL) HRTC_EVTENSET_COMPARE3_Enabled (1UL) HRTC_EVTENSET_COMPARE3_Set (1UL) HRTC_EVTENSET_COMPARE2_Pos (18UL) HRTC_EVTENSET_COMPARE2_Msk (0x1UL << RTC_EVTENSET_COMPARE2_Pos) HRTC_EVTENSET_COMPARE2_Disabled (0UL) HRTC_EVTENSET_COMPARE2_Enabled (1UL) HRTC_EVTENSET_COMPARE2_Set (1UL) HRTC_EVTENSET_COMPARE1_Pos (17UL) HRTC_EVTENSET_COMPARE1_Msk (0x1UL << RTC_EVTENSET_COMPARE1_Pos) HRTC_EVTENSET_COMPARE1_Disabled (0UL) HRTC_EVTENSET_COMPARE1_Enabled (1UL) HRTC_EVTENSET_COMPARE1_Set (1UL) HRTC_EVTENSET_COMPARE0_Pos (16UL) HRTC_EVTENSET_COMPARE0_Msk (0x1UL << RTC_EVTENSET_COMPARE0_Pos) HRTC_EVTENSET_COMPARE0_Disabled (0UL) HRTC_EVTENSET_COMPARE0_Enabled (1UL) HRTC_EVTENSET_COMPARE0_Set (1UL) HRTC_EVTENSET_OVRFLW_Pos (1UL) HRTC_EVTENSET_OVRFLW_Msk (0x1UL << RTC_EVTENSET_OVRFLW_Pos) HRTC_EVTENSET_OVRFLW_Disabled (0UL) HRTC_EVTENSET_OVRFLW_Enabled (1UL) HRTC_EVTENSET_OVRFLW_Set (1UL) IRTC_EVTENSET_TICK_Pos (0UL) IRTC_EVTENSET_TICK_Msk (0x1UL << RTC_EVTENSET_TICK_Pos) IRTC_EVTENSET_TICK_Disabled (0UL) IRTC_EVTENSET_TICK_Enabled (1UL) IRTC_EVTENSET_TICK_Set (1UL) IRTC_EVTENCLR_COMPARE3_Pos (19UL) IRTC_EVTENCLR_COMPARE3_Msk (0x1UL << RTC_EVTENCLR_COMPARE3_Pos) IRTC_EVTENCLR_COMPARE3_Disabled (0UL) IRTC_EVTENCLR_COMPARE3_Enabled (1UL) IRTC_EVTENCLR_COMPARE3_Clear (1UL) IRTC_EVTENCLR_COMPARE2_Pos (18UL) IRTC_EVTENCLR_COMPARE2_Msk (0x1UL << RTC_EVTENCLR_COMPARE2_Pos) IRTC_EVTENCLR_COMPARE2_Disabled (0UL) IRTC_EVTENCLR_COMPARE2_Enabled (1UL) IRTC_EVTENCLR_COMPARE2_Clear (1UL) IRTC_EVTENCLR_COMPARE1_Pos (17UL) IRTC_EVTENCLR_COMPARE1_Msk (0x1UL << RTC_EVTENCLR_COMPARE1_Pos) IRTC_EVTENCLR_COMPARE1_Disabled (0UL) IRTC_EVTENCLR_COMPARE1_Enabled (1UL) IRTC_EVTENCLR_COMPARE1_Clear (1UL) IRTC_EVTENCLR_COMPARE0_Pos (16UL) IRTC_EVTENCLR_COMPARE0_Msk (0x1UL << RTC_EVTENCLR_COMPARE0_Pos) IRTC_EVTENCLR_COMPARE0_Disabled (0UL) IRTC_EVTENCLR_COMPARE0_Enabled (1UL) IRTC_EVTENCLR_COMPARE0_Clear (1UL) IRTC_EVTENCLR_OVRFLW_Pos (1UL) IRTC_EVTENCLR_OVRFLW_Msk (0x1UL << RTC_EVTENCLR_OVRFLW_Pos) IRTC_EVTENCLR_OVRFLW_Disabled (0UL) IRTC_EVTENCLR_OVRFLW_Enabled (1UL) IRTC_EVTENCLR_OVRFLW_Clear (1UL) IRTC_EVTENCLR_TICK_Pos (0UL) IRTC_EVTENCLR_TICK_Msk (0x1UL << RTC_EVTENCLR_TICK_Pos) IRTC_EVTENCLR_TICK_Disabled (0UL) IRTC_EVTENCLR_TICK_Enabled (1UL) IRTC_EVTENCLR_TICK_Clear (1UL) IRTC_COUNTER_COUNTER_Pos (0UL) IRTC_COUNTER_COUNTER_Msk (0xFFFFFFUL << RTC_COUNTER_COUNTER_Pos) IRTC_PRESCALER_PRESCALER_Pos (0UL) IRTC_PRESCALER_PRESCALER_Msk (0xFFFUL << RTC_PRESCALER_PRESCALER_Pos) IRTC_CC_COMPARE_Pos (0UL) IRTC_CC_COMPARE_Msk (0xFFFFFFUL << RTC_CC_COMPARE_Pos) ISAADC_INTEN_CH7LIMITL_Pos (21UL) ISAADC_INTEN_CH7LIMITL_Msk (0x1UL << SAADC_INTEN_CH7LIMITL_Pos) ISAADC_INTEN_CH7LIMITL_Disabled (0UL) ISAADC_INTEN_CH7LIMITL_Enabled (1UL) ISAADC_INTEN_CH7LIMITH_Pos (20UL) ISAADC_INTEN_CH7LIMITH_Msk (0x1UL << SAADC_INTEN_CH7LIMITH_Pos) ISAADC_INTEN_CH7LIMITH_Disabled (0UL) ISAADC_INTEN_CH7LIMITH_Enabled (1UL) ISAADC_INTEN_CH6LIMITL_Pos (19UL) ISAADC_INTEN_CH6LIMITL_Msk (0x1UL << SAADC_INTEN_CH6LIMITL_Pos) ISAADC_INTEN_CH6LIMITL_Disabled (0UL) ISAADC_INTEN_CH6LIMITL_Enabled (1UL) ISAADC_INTEN_CH6LIMITH_Pos (18UL) ISAADC_INTEN_CH6LIMITH_Msk (0x1UL << SAADC_INTEN_CH6LIMITH_Pos) ISAADC_INTEN_CH6LIMITH_Disabled (0UL) ISAADC_INTEN_CH6LIMITH_Enabled (1UL) ISAADC_INTEN_CH5LIMITL_Pos (17UL) ISAADC_INTEN_CH5LIMITL_Msk (0x1UL << SAADC_INTEN_CH5LIMITL_Pos) ISAADC_INTEN_CH5LIMITL_Disabled (0UL) ISAADC_INTEN_CH5LIMITL_Enabled (1UL) ISAADC_INTEN_CH5LIMITH_Pos (16UL) ISAADC_INTEN_CH5LIMITH_Msk (0x1UL << SAADC_INTEN_CH5LIMITH_Pos) ISAADC_INTEN_CH5LIMITH_Disabled (0UL) ISAADC_INTEN_CH5LIMITH_Enabled (1UL) ISAADC_INTEN_CH4LIMITL_Pos (15UL) ISAADC_INTEN_CH4LIMITL_Msk (0x1UL << SAADC_INTEN_CH4LIMITL_Pos) ISAADC_INTEN_CH4LIMITL_Disabled (0UL) ISAADC_INTEN_CH4LIMITL_Enabled (1UL) ISAADC_INTEN_CH4LIMITH_Pos (14UL) ISAADC_INTEN_CH4LIMITH_Msk (0x1UL << SAADC_INTEN_CH4LIMITH_Pos) ISAADC_INTEN_CH4LIMITH_Disabled (0UL) ISAADC_INTEN_CH4LIMITH_Enabled (1UL) JSAADC_INTEN_CH3LIMITL_Pos (13UL) JSAADC_INTEN_CH3LIMITL_Msk (0x1UL << SAADC_INTEN_CH3LIMITL_Pos) JSAADC_INTEN_CH3LIMITL_Disabled (0UL) JSAADC_INTEN_CH3LIMITL_Enabled (1UL) JSAADC_INTEN_CH3LIMITH_Pos (12UL) JSAADC_INTEN_CH3LIMITH_Msk (0x1UL << SAADC_INTEN_CH3LIMITH_Pos) JSAADC_INTEN_CH3LIMITH_Disabled (0UL) JSAADC_INTEN_CH3LIMITH_Enabled (1UL) JSAADC_INTEN_CH2LIMITL_Pos (11UL) JSAADC_INTEN_CH2LIMITL_Msk (0x1UL << SAADC_INTEN_CH2LIMITL_Pos) JSAADC_INTEN_CH2LIMITL_Disabled (0UL) JSAADC_INTEN_CH2LIMITL_Enabled (1UL) JSAADC_INTEN_CH2LIMITH_Pos (10UL) JSAADC_INTEN_CH2LIMITH_Msk (0x1UL << SAADC_INTEN_CH2LIMITH_Pos) JSAADC_INTEN_CH2LIMITH_Disabled (0UL) JSAADC_INTEN_CH2LIMITH_Enabled (1UL) JSAADC_INTEN_CH1LIMITL_Pos (9UL) JSAADC_INTEN_CH1LIMITL_Msk (0x1UL << SAADC_INTEN_CH1LIMITL_Pos) JSAADC_INTEN_CH1LIMITL_Disabled (0UL) JSAADC_INTEN_CH1LIMITL_Enabled (1UL) JSAADC_INTEN_CH1LIMITH_Pos (8UL) JSAADC_INTEN_CH1LIMITH_Msk (0x1UL << SAADC_INTEN_CH1LIMITH_Pos) JSAADC_INTEN_CH1LIMITH_Disabled (0UL) JSAADC_INTEN_CH1LIMITH_Enabled (1UL) JSAADC_INTEN_CH0LIMITL_Pos (7UL) JSAADC_INTEN_CH0LIMITL_Msk (0x1UL << SAADC_INTEN_CH0LIMITL_Pos) JSAADC_INTEN_CH0LIMITL_Disabled (0UL) JSAADC_INTEN_CH0LIMITL_Enabled (1UL) JSAADC_INTEN_CH0LIMITH_Pos (6UL) JSAADC_INTEN_CH0LIMITH_Msk (0x1UL << SAADC_INTEN_CH0LIMITH_Pos) JSAADC_INTEN_CH0LIMITH_Disabled (0UL) JSAADC_INTEN_CH0LIMITH_Enabled (1UL) JSAADC_INTEN_STOPPED_Pos (5UL) JSAADC_INTEN_STOPPED_Msk (0x1UL << SAADC_INTEN_STOPPED_Pos) JSAADC_INTEN_STOPPED_Disabled (0UL) JSAADC_INTEN_STOPPED_Enabled (1UL) JSAADC_INTEN_CALIBRATEDONE_Pos (4UL) JSAADC_INTEN_CALIBRATEDONE_Msk (0x1UL << SAADC_INTEN_CALIBRATEDONE_Pos) JSAADC_INTEN_CALIBRATEDONE_Disabled (0UL) JSAADC_INTEN_CALIBRATEDONE_Enabled (1UL) JSAADC_INTEN_RESULTDONE_Pos (3UL) JSAADC_INTEN_RESULTDONE_Msk (0x1UL << SAADC_INTEN_RESULTDONE_Pos) JSAADC_INTEN_RESULTDONE_Disabled (0UL) JSAADC_INTEN_RESULTDONE_Enabled (1UL) JSAADC_INTEN_DONE_Pos (2UL) JSAADC_INTEN_DONE_Msk (0x1UL << SAADC_INTEN_DONE_Pos) JSAADC_INTEN_DONE_Disabled (0UL) JSAADC_INTEN_DONE_Enabled (1UL) JSAADC_INTEN_END_Pos (1UL) JSAADC_INTEN_END_Msk (0x1UL << SAADC_INTEN_END_Pos) JSAADC_INTEN_END_Disabled (0UL) JSAADC_INTEN_END_Enabled (1UL) JSAADC_INTEN_STARTED_Pos (0UL) JSAADC_INTEN_STARTED_Msk (0x1UL << SAADC_INTEN_STARTED_Pos) JSAADC_INTEN_STARTED_Disabled (0UL) JSAADC_INTEN_STARTED_Enabled (1UL) JSAADC_INTENSET_CH7LIMITL_Pos (21UL) JSAADC_INTENSET_CH7LIMITL_Msk (0x1UL << SAADC_INTENSET_CH7LIMITL_Pos) JSAADC_INTENSET_CH7LIMITL_Disabled (0UL) JSAADC_INTENSET_CH7LIMITL_Enabled (1UL) JSAADC_INTENSET_CH7LIMITL_Set (1UL) JSAADC_INTENSET_CH7LIMITH_Pos (20UL) JSAADC_INTENSET_CH7LIMITH_Msk (0x1UL << SAADC_INTENSET_CH7LIMITH_Pos) JSAADC_INTENSET_CH7LIMITH_Disabled (0UL) JSAADC_INTENSET_CH7LIMITH_Enabled (1UL) JSAADC_INTENSET_CH7LIMITH_Set (1UL) JSAADC_INTENSET_CH6LIMITL_Pos (19UL) JSAADC_INTENSET_CH6LIMITL_Msk (0x1UL << SAADC_INTENSET_CH6LIMITL_Pos) JSAADC_INTENSET_CH6LIMITL_Disabled (0UL) JSAADC_INTENSET_CH6LIMITL_Enabled (1UL) JSAADC_INTENSET_CH6LIMITL_Set (1UL) JSAADC_INTENSET_CH6LIMITH_Pos (18UL) JSAADC_INTENSET_CH6LIMITH_Msk (0x1UL << SAADC_INTENSET_CH6LIMITH_Pos) JSAADC_INTENSET_CH6LIMITH_Disabled (0UL) JSAADC_INTENSET_CH6LIMITH_Enabled (1UL) JSAADC_INTENSET_CH6LIMITH_Set (1UL) JSAADC_INTENSET_CH5LIMITL_Pos (17UL) JSAADC_INTENSET_CH5LIMITL_Msk (0x1UL << SAADC_INTENSET_CH5LIMITL_Pos) JSAADC_INTENSET_CH5LIMITL_Disabled (0UL) JSAADC_INTENSET_CH5LIMITL_Enabled (1UL) JSAADC_INTENSET_CH5LIMITL_Set (1UL) JSAADC_INTENSET_CH5LIMITH_Pos (16UL) JSAADC_INTENSET_CH5LIMITH_Msk (0x1UL << SAADC_INTENSET_CH5LIMITH_Pos) JSAADC_INTENSET_CH5LIMITH_Disabled (0UL) JSAADC_INTENSET_CH5LIMITH_Enabled (1UL) KSAADC_INTENSET_CH5LIMITH_Set (1UL) KSAADC_INTENSET_CH4LIMITL_Pos (15UL) KSAADC_INTENSET_CH4LIMITL_Msk (0x1UL << SAADC_INTENSET_CH4LIMITL_Pos) KSAADC_INTENSET_CH4LIMITL_Disabled (0UL) KSAADC_INTENSET_CH4LIMITL_Enabled (1UL) KSAADC_INTENSET_CH4LIMITL_Set (1UL) KSAADC_INTENSET_CH4LIMITH_Pos (14UL) KSAADC_INTENSET_CH4LIMITH_Msk (0x1UL << SAADC_INTENSET_CH4LIMITH_Pos) KSAADC_INTENSET_CH4LIMITH_Disabled (0UL) KSAADC_INTENSET_CH4LIMITH_Enabled (1UL) KSAADC_INTENSET_CH4LIMITH_Set (1UL) KSAADC_INTENSET_CH3LIMITL_Pos (13UL) KSAADC_INTENSET_CH3LIMITL_Msk (0x1UL << SAADC_INTENSET_CH3LIMITL_Pos) KSAADC_INTENSET_CH3LIMITL_Disabled (0UL) KSAADC_INTENSET_CH3LIMITL_Enabled (1UL) KSAADC_INTENSET_CH3LIMITL_Set (1UL) KSAADC_INTENSET_CH3LIMITH_Pos (12UL) KSAADC_INTENSET_CH3LIMITH_Msk (0x1UL << SAADC_INTENSET_CH3LIMITH_Pos) KSAADC_INTENSET_CH3LIMITH_Disabled (0UL) KSAADC_INTENSET_CH3LIMITH_Enabled (1UL) KSAADC_INTENSET_CH3LIMITH_Set (1UL) KSAADC_INTENSET_CH2LIMITL_Pos (11UL) KSAADC_INTENSET_CH2LIMITL_Msk (0x1UL << SAADC_INTENSET_CH2LIMITL_Pos) KSAADC_INTENSET_CH2LIMITL_Disabled (0UL) KSAADC_INTENSET_CH2LIMITL_Enabled (1UL) KSAADC_INTENSET_CH2LIMITL_Set (1UL) KSAADC_INTENSET_CH2LIMITH_Pos (10UL) KSAADC_INTENSET_CH2LIMITH_Msk (0x1UL << SAADC_INTENSET_CH2LIMITH_Pos) KSAADC_INTENSET_CH2LIMITH_Disabled (0UL) KSAADC_INTENSET_CH2LIMITH_Enabled (1UL) KSAADC_INTENSET_CH2LIMITH_Set (1UL) KSAADC_INTENSET_CH1LIMITL_Pos (9UL) KSAADC_INTENSET_CH1LIMITL_Msk (0x1UL << SAADC_INTENSET_CH1LIMITL_Pos) KSAADC_INTENSET_CH1LIMITL_Disabled (0UL) KSAADC_INTENSET_CH1LIMITL_Enabled (1UL) KSAADC_INTENSET_CH1LIMITL_Set (1UL) KSAADC_INTENSET_CH1LIMITH_Pos (8UL) KSAADC_INTENSET_CH1LIMITH_Msk (0x1UL << SAADC_INTENSET_CH1LIMITH_Pos) KSAADC_INTENSET_CH1LIMITH_Disabled (0UL) KSAADC_INTENSET_CH1LIMITH_Enabled (1UL) KSAADC_INTENSET_CH1LIMITH_Set (1UL) KSAADC_INTENSET_CH0LIMITL_Pos (7UL) KSAADC_INTENSET_CH0LIMITL_Msk (0x1UL << SAADC_INTENSET_CH0LIMITL_Pos) KSAADC_INTENSET_CH0LIMITL_Disabled (0UL) KSAADC_INTENSET_CH0LIMITL_Enabled (1UL) KSAADC_INTENSET_CH0LIMITL_Set (1UL) KSAADC_INTENSET_CH0LIMITH_Pos (6UL) KSAADC_INTENSET_CH0LIMITH_Msk (0x1UL << SAADC_INTENSET_CH0LIMITH_Pos) KSAADC_INTENSET_CH0LIMITH_Disabled (0UL) KSAADC_INTENSET_CH0LIMITH_Enabled (1UL) KSAADC_INTENSET_CH0LIMITH_Set (1UL) KSAADC_INTENSET_STOPPED_Pos (5UL) KSAADC_INTENSET_STOPPED_Msk (0x1UL << SAADC_INTENSET_STOPPED_Pos) KSAADC_INTENSET_STOPPED_Disabled (0UL) KSAADC_INTENSET_STOPPED_Enabled (1UL) KSAADC_INTENSET_STOPPED_Set (1UL) KSAADC_INTENSET_CALIBRATEDONE_Pos (4UL) KSAADC_INTENSET_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENSET_CALIBRATEDONE_Pos) KSAADC_INTENSET_CALIBRATEDONE_Disabled (0UL) KSAADC_INTENSET_CALIBRATEDONE_Enabled (1UL) KSAADC_INTENSET_CALIBRATEDONE_Set (1UL) KSAADC_INTENSET_RESULTDONE_Pos (3UL) KSAADC_INTENSET_RESULTDONE_Msk (0x1UL << SAADC_INTENSET_RESULTDONE_Pos) KSAADC_INTENSET_RESULTDONE_Disabled (0UL) KSAADC_INTENSET_RESULTDONE_Enabled (1UL) KSAADC_INTENSET_RESULTDONE_Set (1UL) KSAADC_INTENSET_DONE_Pos (2UL) KSAADC_INTENSET_DONE_Msk (0x1UL << SAADC_INTENSET_DONE_Pos) KSAADC_INTENSET_DONE_Disabled (0UL) KSAADC_INTENSET_DONE_Enabled (1UL) KSAADC_INTENSET_DONE_Set (1UL) KSAADC_INTENSET_END_Pos (1UL) KSAADC_INTENSET_END_Msk (0x1UL << SAADC_INTENSET_END_Pos) KSAADC_INTENSET_END_Disabled (0UL) KSAADC_INTENSET_END_Enabled (1UL) KSAADC_INTENSET_END_Set (1UL) KSAADC_INTENSET_STARTED_Pos (0UL) KSAADC_INTENSET_STARTED_Msk (0x1UL << SAADC_INTENSET_STARTED_Pos) KSAADC_INTENSET_STARTED_Disabled (0UL) KSAADC_INTENSET_STARTED_Enabled (1UL) KSAADC_INTENSET_STARTED_Set (1UL) KSAADC_INTENCLR_CH7LIMITL_Pos (21UL) KSAADC_INTENCLR_CH7LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITL_Pos) KSAADC_INTENCLR_CH7LIMITL_Disabled (0UL) KSAADC_INTENCLR_CH7LIMITL_Enabled (1UL) KSAADC_INTENCLR_CH7LIMITL_Clear (1UL) KSAADC_INTENCLR_CH7LIMITH_Pos (20UL) KSAADC_INTENCLR_CH7LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITH_Pos) KSAADC_INTENCLR_CH7LIMITH_Disabled (0UL) LSAADC_INTENCLR_CH7LIMITH_Enabled (1UL) LSAADC_INTENCLR_CH7LIMITH_Clear (1UL) LSAADC_INTENCLR_CH6LIMITL_Pos (19UL) LSAADC_INTENCLR_CH6LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITL_Pos) LSAADC_INTENCLR_CH6LIMITL_Disabled (0UL) LSAADC_INTENCLR_CH6LIMITL_Enabled (1UL) LSAADC_INTENCLR_CH6LIMITL_Clear (1UL) LSAADC_INTENCLR_CH6LIMITH_Pos (18UL) LSAADC_INTENCLR_CH6LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITH_Pos) LSAADC_INTENCLR_CH6LIMITH_Disabled (0UL) LSAADC_INTENCLR_CH6LIMITH_Enabled (1UL) LSAADC_INTENCLR_CH6LIMITH_Clear (1UL) LSAADC_INTENCLR_CH5LIMITL_Pos (17UL) LSAADC_INTENCLR_CH5LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITL_Pos) LSAADC_INTENCLR_CH5LIMITL_Disabled (0UL) LSAADC_INTENCLR_CH5LIMITL_Enabled (1UL) LSAADC_INTENCLR_CH5LIMITL_Clear (1UL) LSAADC_INTENCLR_CH5LIMITH_Pos (16UL) LSAADC_INTENCLR_CH5LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITH_Pos) LSAADC_INTENCLR_CH5LIMITH_Disabled (0UL) LSAADC_INTENCLR_CH5LIMITH_Enabled (1UL) LSAADC_INTENCLR_CH5LIMITH_Clear (1UL) LSAADC_INTENCLR_CH4LIMITL_Pos (15UL) LSAADC_INTENCLR_CH4LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITL_Pos) LSAADC_INTENCLR_CH4LIMITL_Disabled (0UL) LSAADC_INTENCLR_CH4LIMITL_Enabled (1UL) LSAADC_INTENCLR_CH4LIMITL_Clear (1UL) LSAADC_INTENCLR_CH4LIMITH_Pos (14UL) LSAADC_INTENCLR_CH4LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITH_Pos) LSAADC_INTENCLR_CH4LIMITH_Disabled (0UL) LSAADC_INTENCLR_CH4LIMITH_Enabled (1UL) LSAADC_INTENCLR_CH4LIMITH_Clear (1UL) LSAADC_INTENCLR_CH3LIMITL_Pos (13UL) LSAADC_INTENCLR_CH3LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITL_Pos) LSAADC_INTENCLR_CH3LIMITL_Disabled (0UL) LSAADC_INTENCLR_CH3LIMITL_Enabled (1UL) LSAADC_INTENCLR_CH3LIMITL_Clear (1UL) LSAADC_INTENCLR_CH3LIMITH_Pos (12UL) LSAADC_INTENCLR_CH3LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITH_Pos) LSAADC_INTENCLR_CH3LIMITH_Disabled (0UL) LSAADC_INTENCLR_CH3LIMITH_Enabled (1UL) LSAADC_INTENCLR_CH3LIMITH_Clear (1UL) LSAADC_INTENCLR_CH2LIMITL_Pos (11UL) LSAADC_INTENCLR_CH2LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITL_Pos) LSAADC_INTENCLR_CH2LIMITL_Disabled (0UL) LSAADC_INTENCLR_CH2LIMITL_Enabled (1UL) LSAADC_INTENCLR_CH2LIMITL_Clear (1UL) LSAADC_INTENCLR_CH2LIMITH_Pos (10UL) LSAADC_INTENCLR_CH2LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITH_Pos) LSAADC_INTENCLR_CH2LIMITH_Disabled (0UL) LSAADC_INTENCLR_CH2LIMITH_Enabled (1UL) LSAADC_INTENCLR_CH2LIMITH_Clear (1UL) LSAADC_INTENCLR_CH1LIMITL_Pos (9UL) LSAADC_INTENCLR_CH1LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITL_Pos) LSAADC_INTENCLR_CH1LIMITL_Disabled (0UL) LSAADC_INTENCLR_CH1LIMITL_Enabled (1UL) LSAADC_INTENCLR_CH1LIMITL_Clear (1UL) LSAADC_INTENCLR_CH1LIMITH_Pos (8UL) LSAADC_INTENCLR_CH1LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITH_Pos) LSAADC_INTENCLR_CH1LIMITH_Disabled (0UL) LSAADC_INTENCLR_CH1LIMITH_Enabled (1UL) LSAADC_INTENCLR_CH1LIMITH_Clear (1UL) LSAADC_INTENCLR_CH0LIMITL_Pos (7UL) LSAADC_INTENCLR_CH0LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITL_Pos) LSAADC_INTENCLR_CH0LIMITL_Disabled (0UL) LSAADC_INTENCLR_CH0LIMITL_Enabled (1UL) LSAADC_INTENCLR_CH0LIMITL_Clear (1UL) LSAADC_INTENCLR_CH0LIMITH_Pos (6UL) LSAADC_INTENCLR_CH0LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITH_Pos) LSAADC_INTENCLR_CH0LIMITH_Disabled (0UL) LSAADC_INTENCLR_CH0LIMITH_Enabled (1UL) LSAADC_INTENCLR_CH0LIMITH_Clear (1UL) LSAADC_INTENCLR_STOPPED_Pos (5UL) LSAADC_INTENCLR_STOPPED_Msk (0x1UL << SAADC_INTENCLR_STOPPED_Pos) LSAADC_INTENCLR_STOPPED_Disabled (0UL) LSAADC_INTENCLR_STOPPED_Enabled (1UL) LSAADC_INTENCLR_STOPPED_Clear (1UL) LSAADC_INTENCLR_CALIBRATEDONE_Pos (4UL) LSAADC_INTENCLR_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENCLR_CALIBRATEDONE_Pos) LSAADC_INTENCLR_CALIBRATEDONE_Disabled (0UL) LSAADC_INTENCLR_CALIBRATEDONE_Enabled (1UL) LSAADC_INTENCLR_CALIBRATEDONE_Clear (1UL) LSAADC_INTENCLR_RESULTDONE_Pos (3UL) LSAADC_INTENCLR_RESULTDONE_Msk (0x1UL << SAADC_INTENCLR_RESULTDONE_Pos) LSAADC_INTENCLR_RESULTDONE_Disabled (0UL) LSAADC_INTENCLR_RESULTDONE_Enabled (1UL) LSAADC_INTENCLR_RESULTDONE_Clear (1UL) LSAADC_INTENCLR_DONE_Pos (2UL) LSAADC_INTENCLR_DONE_Msk (0x1UL << SAADC_INTENCLR_DONE_Pos) LSAADC_INTENCLR_DONE_Disabled (0UL) LSAADC_INTENCLR_DONE_Enabled (1UL) LSAADC_INTENCLR_DONE_Clear (1UL) MSAADC_INTENCLR_END_Pos (1UL) MSAADC_INTENCLR_END_Msk (0x1UL << SAADC_INTENCLR_END_Pos) MSAADC_INTENCLR_END_Disabled (0UL) MSAADC_INTENCLR_END_Enabled (1UL) MSAADC_INTENCLR_END_Clear (1UL) MSAADC_INTENCLR_STARTED_Pos (0UL) MSAADC_INTENCLR_STARTED_Msk (0x1UL << SAADC_INTENCLR_STARTED_Pos) MSAADC_INTENCLR_STARTED_Disabled (0UL) MSAADC_INTENCLR_STARTED_Enabled (1UL) MSAADC_INTENCLR_STARTED_Clear (1UL) MSAADC_STATUS_STATUS_Pos (0UL) MSAADC_STATUS_STATUS_Msk (0x1UL << SAADC_STATUS_STATUS_Pos) MSAADC_STATUS_STATUS_Ready (0UL) MSAADC_STATUS_STATUS_Busy (1UL) MSAADC_ENABLE_ENABLE_Pos (0UL) MSAADC_ENABLE_ENABLE_Msk (0x1UL << SAADC_ENABLE_ENABLE_Pos) MSAADC_ENABLE_ENABLE_Disabled (0UL) MSAADC_ENABLE_ENABLE_Enabled (1UL) MSAADC_CH_PSELP_PSELP_Pos (0UL) MSAADC_CH_PSELP_PSELP_Msk (0x1FUL << SAADC_CH_PSELP_PSELP_Pos) MSAADC_CH_PSELP_PSELP_NC (0UL) MSAADC_CH_PSELP_PSELP_AnalogInput0 (1UL) MSAADC_CH_PSELP_PSELP_AnalogInput1 (2UL) MSAADC_CH_PSELP_PSELP_AnalogInput2 (3UL) MSAADC_CH_PSELP_PSELP_AnalogInput3 (4UL) MSAADC_CH_PSELP_PSELP_AnalogInput4 (5UL) MSAADC_CH_PSELP_PSELP_AnalogInput5 (6UL) MSAADC_CH_PSELP_PSELP_AnalogInput6 (7UL) MSAADC_CH_PSELP_PSELP_AnalogInput7 (8UL) MSAADC_CH_PSELP_PSELP_VDD (9UL) MSAADC_CH_PSELN_PSELN_Pos (0UL) MSAADC_CH_PSELN_PSELN_Msk (0x1FUL << SAADC_CH_PSELN_PSELN_Pos) MSAADC_CH_PSELN_PSELN_NC (0UL) MSAADC_CH_PSELN_PSELN_AnalogInput0 (1UL) MSAADC_CH_PSELN_PSELN_AnalogInput1 (2UL) MSAADC_CH_PSELN_PSELN_AnalogInput2 (3UL) MSAADC_CH_PSELN_PSELN_AnalogInput3 (4UL) MSAADC_CH_PSELN_PSELN_AnalogInput4 (5UL) MSAADC_CH_PSELN_PSELN_AnalogInput5 (6UL) MSAADC_CH_PSELN_PSELN_AnalogInput6 (7UL) MSAADC_CH_PSELN_PSELN_AnalogInput7 (8UL) MSAADC_CH_PSELN_PSELN_VDD (9UL) MSAADC_CH_CONFIG_BURST_Pos (24UL) MSAADC_CH_CONFIG_BURST_Msk (0x1UL << SAADC_CH_CONFIG_BURST_Pos) MSAADC_CH_CONFIG_BURST_Disabled (0UL) MSAADC_CH_CONFIG_BURST_Enabled (1UL) MSAADC_CH_CONFIG_MODE_Pos (20UL) MSAADC_CH_CONFIG_MODE_Msk (0x1UL << SAADC_CH_CONFIG_MODE_Pos) MSAADC_CH_CONFIG_MODE_SE (0UL) MSAADC_CH_CONFIG_MODE_Diff (1UL) MSAADC_CH_CONFIG_TACQ_Pos (16UL) MSAADC_CH_CONFIG_TACQ_Msk (0x7UL << SAADC_CH_CONFIG_TACQ_Pos) MSAADC_CH_CONFIG_TACQ_3us (0UL) MSAADC_CH_CONFIG_TACQ_5us (1UL) MSAADC_CH_CONFIG_TACQ_10us (2UL) MSAADC_CH_CONFIG_TACQ_15us (3UL) MSAADC_CH_CONFIG_TACQ_20us (4UL) MSAADC_CH_CONFIG_TACQ_40us (5UL) MSAADC_CH_CONFIG_REFSEL_Pos (12UL) MSAADC_CH_CONFIG_REFSEL_Msk (0x1UL << SAADC_CH_CONFIG_REFSEL_Pos) MSAADC_CH_CONFIG_REFSEL_Internal (0UL) MSAADC_CH_CONFIG_REFSEL_VDD1_4 (1UL) MSAADC_CH_CONFIG_GAIN_Pos (8UL) MSAADC_CH_CONFIG_GAIN_Msk (0x7UL << SAADC_CH_CONFIG_GAIN_Pos) MSAADC_CH_CONFIG_GAIN_Gain1_6 (0UL) MSAADC_CH_CONFIG_GAIN_Gain1_5 (1UL) MSAADC_CH_CONFIG_GAIN_Gain1_4 (2UL) MSAADC_CH_CONFIG_GAIN_Gain1_3 (3UL) MSAADC_CH_CONFIG_GAIN_Gain1_2 (4UL) MSAADC_CH_CONFIG_GAIN_Gain1 (5UL) MSAADC_CH_CONFIG_GAIN_Gain2 (6UL) MSAADC_CH_CONFIG_GAIN_Gain4 (7UL) MSAADC_CH_CONFIG_RESN_Pos (4UL) MSAADC_CH_CONFIG_RESN_Msk (0x3UL << SAADC_CH_CONFIG_RESN_Pos) MSAADC_CH_CONFIG_RESN_Bypass (0UL) MSAADC_CH_CONFIG_RESN_Pulldown (1UL) MSAADC_CH_CONFIG_RESN_Pullup (2UL) MSAADC_CH_CONFIG_RESN_VDD1_2 (3UL) MSAADC_CH_CONFIG_RESP_Pos (0UL) MSAADC_CH_CONFIG_RESP_Msk (0x3UL << SAADC_CH_CONFIG_RESP_Pos) MSAADC_CH_CONFIG_RESP_Bypass (0UL) MSAADC_CH_CONFIG_RESP_Pulldown (1UL) MSAADC_CH_CONFIG_RESP_Pullup (2UL) MSAADC_CH_CONFIG_RESP_VDD1_2 (3UL) NSAADC_CH_LIMIT_HIGH_Pos (16UL) NSAADC_CH_LIMIT_HIGH_Msk (0xFFFFUL << SAADC_CH_LIMIT_HIGH_Pos) NSAADC_CH_LIMIT_LOW_Pos (0UL) NSAADC_CH_LIMIT_LOW_Msk (0xFFFFUL << SAADC_CH_LIMIT_LOW_Pos) NSAADC_RESOLUTION_VAL_Pos (0UL) NSAADC_RESOLUTION_VAL_Msk (0x7UL << SAADC_RESOLUTION_VAL_Pos) NSAADC_RESOLUTION_VAL_8bit (0UL) NSAADC_RESOLUTION_VAL_10bit (1UL) NSAADC_RESOLUTION_VAL_12bit (2UL) NSAADC_RESOLUTION_VAL_14bit (3UL) NSAADC_OVERSAMPLE_OVERSAMPLE_Pos (0UL) NSAADC_OVERSAMPLE_OVERSAMPLE_Msk (0xFUL << SAADC_OVERSAMPLE_OVERSAMPLE_Pos) NSAADC_OVERSAMPLE_OVERSAMPLE_Bypass (0UL) NSAADC_OVERSAMPLE_OVERSAMPLE_Over2x (1UL) NSAADC_OVERSAMPLE_OVERSAMPLE_Over4x (2UL) NSAADC_OVERSAMPLE_OVERSAMPLE_Over8x (3UL) NSAADC_OVERSAMPLE_OVERSAMPLE_Over16x (4UL) NSAADC_OVERSAMPLE_OVERSAMPLE_Over32x (5UL) NSAADC_OVERSAMPLE_OVERSAMPLE_Over64x (6UL) NSAADC_OVERSAMPLE_OVERSAMPLE_Over128x (7UL) NSAADC_OVERSAMPLE_OVERSAMPLE_Over256x (8UL) NSAADC_SAMPLERATE_MODE_Pos (12UL) NSAADC_SAMPLERATE_MODE_Msk (0x1UL << SAADC_SAMPLERATE_MODE_Pos) NSAADC_SAMPLERATE_MODE_Task (0UL) NSAADC_SAMPLERATE_MODE_Timers (1UL) NSAADC_SAMPLERATE_CC_Pos (0UL) NSAADC_SAMPLERATE_CC_Msk (0x7FFUL << SAADC_SAMPLERATE_CC_Pos) NSAADC_RESULT_PTR_PTR_Pos (0UL) NSAADC_RESULT_PTR_PTR_Msk (0xFFFFFFFFUL << SAADC_RESULT_PTR_PTR_Pos) NSAADC_RESULT_MAXCNT_MAXCNT_Pos (0UL) NSAADC_RESULT_MAXCNT_MAXCNT_Msk (0x7FFFUL << SAADC_RESULT_MAXCNT_MAXCNT_Pos) NSAADC_RESULT_AMOUNT_AMOUNT_Pos (0UL) NSAADC_RESULT_AMOUNT_AMOUNT_Msk (0x7FFFUL << SAADC_RESULT_AMOUNT_AMOUNT_Pos) NSPI_INTENSET_READY_Pos (2UL) NSPI_INTENSET_READY_Msk (0x1UL << SPI_INTENSET_READY_Pos) NSPI_INTENSET_READY_Disabled (0UL) NSPI_INTENSET_READY_Enabled (1UL) NSPI_INTENSET_READY_Set (1UL) NSPI_INTENCLR_READY_Pos (2UL) NSPI_INTENCLR_READY_Msk (0x1UL << SPI_INTENCLR_READY_Pos) NSPI_INTENCLR_READY_Disabled (0UL) NSPI_INTENCLR_READY_Enabled (1UL) NSPI_INTENCLR_READY_Clear (1UL) NSPI_ENABLE_ENABLE_Pos (0UL) NSPI_ENABLE_ENABLE_Msk (0xFUL << SPI_ENABLE_ENABLE_Pos) NSPI_ENABLE_ENABLE_Disabled (0UL) NSPI_ENABLE_ENABLE_Enabled (1UL) NSPI_PSEL_SCK_PSELSCK_Pos (0UL) NSPI_PSEL_SCK_PSELSCK_Msk (0xFFFFFFFFUL << SPI_PSEL_SCK_PSELSCK_Pos) NSPI_PSEL_SCK_PSELSCK_Disconnected (0xFFFFFFFFUL) NSPI_PSEL_MOSI_PSELMOSI_Pos (0UL) NSPI_PSEL_MOSI_PSELMOSI_Msk (0xFFFFFFFFUL << SPI_PSEL_MOSI_PSELMOSI_Pos) NSPI_PSEL_MOSI_PSELMOSI_Disconnected (0xFFFFFFFFUL) NSPI_PSEL_MISO_PSELMISO_Pos (0UL) NSPI_PSEL_MISO_PSELMISO_Msk (0xFFFFFFFFUL << SPI_PSEL_MISO_PSELMISO_Pos) NSPI_PSEL_MISO_PSELMISO_Disconnected (0xFFFFFFFFUL) OSPI_RXD_RXD_Pos (0UL) OSPI_RXD_RXD_Msk (0xFFUL << SPI_RXD_RXD_Pos) OSPI_TXD_TXD_Pos (0UL) OSPI_TXD_TXD_Msk (0xFFUL << SPI_TXD_TXD_Pos) OSPI_FREQUENCY_FREQUENCY_Pos (0UL) OSPI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPI_FREQUENCY_FREQUENCY_Pos) OSPI_FREQUENCY_FREQUENCY_K125 (0x02000000UL) OSPI_FREQUENCY_FREQUENCY_K250 (0x04000000UL) OSPI_FREQUENCY_FREQUENCY_K500 (0x08000000UL) OSPI_FREQUENCY_FREQUENCY_M1 (0x10000000UL) OSPI_FREQUENCY_FREQUENCY_M2 (0x20000000UL) OSPI_FREQUENCY_FREQUENCY_M4 (0x40000000UL) OSPI_FREQUENCY_FREQUENCY_M8 (0x80000000UL) OSPI_CONFIG_CPOL_Pos (2UL) OSPI_CONFIG_CPOL_Msk (0x1UL << SPI_CONFIG_CPOL_Pos) OSPI_CONFIG_CPOL_ActiveHigh (0UL) OSPI_CONFIG_CPOL_ActiveLow (1UL) OSPI_CONFIG_CPHA_Pos (1UL) OSPI_CONFIG_CPHA_Msk (0x1UL << SPI_CONFIG_CPHA_Pos) OSPI_CONFIG_CPHA_Leading (0UL) OSPI_CONFIG_CPHA_Trailing (1UL) OSPI_CONFIG_ORDER_Pos (0UL) OSPI_CONFIG_ORDER_Msk (0x1UL << SPI_CONFIG_ORDER_Pos) OSPI_CONFIG_ORDER_MsbFirst (0UL) OSPI_CONFIG_ORDER_LsbFirst (1UL) OSPIM_SHORTS_END_START_Pos (17UL) OSPIM_SHORTS_END_START_Msk (0x1UL << SPIM_SHORTS_END_START_Pos) OSPIM_SHORTS_END_START_Disabled (0UL) OSPIM_SHORTS_END_START_Enabled (1UL) OSPIM_INTENSET_STARTED_Pos (19UL) OSPIM_INTENSET_STARTED_Msk (0x1UL << SPIM_INTENSET_STARTED_Pos) OSPIM_INTENSET_STARTED_Disabled (0UL) OSPIM_INTENSET_STARTED_Enabled (1UL) OSPIM_INTENSET_STARTED_Set (1UL) OSPIM_INTENSET_ENDTX_Pos (8UL) OSPIM_INTENSET_ENDTX_Msk (0x1UL << SPIM_INTENSET_ENDTX_Pos) OSPIM_INTENSET_ENDTX_Disabled (0UL) OSPIM_INTENSET_ENDTX_Enabled (1UL) OSPIM_INTENSET_ENDTX_Set (1UL) OSPIM_INTENSET_END_Pos (6UL) OSPIM_INTENSET_END_Msk (0x1UL << SPIM_INTENSET_END_Pos) OSPIM_INTENSET_END_Disabled (0UL) OSPIM_INTENSET_END_Enabled (1UL) OSPIM_INTENSET_END_Set (1UL) OSPIM_INTENSET_ENDRX_Pos (4UL) OSPIM_INTENSET_ENDRX_Msk (0x1UL << SPIM_INTENSET_ENDRX_Pos) OSPIM_INTENSET_ENDRX_Disabled (0UL) OSPIM_INTENSET_ENDRX_Enabled (1UL) OSPIM_INTENSET_ENDRX_Set (1UL) OSPIM_INTENSET_STOPPED_Pos (1UL) OSPIM_INTENSET_STOPPED_Msk (0x1UL << SPIM_INTENSET_STOPPED_Pos) OSPIM_INTENSET_STOPPED_Disabled (0UL) OSPIM_INTENSET_STOPPED_Enabled (1UL) OSPIM_INTENSET_STOPPED_Set (1UL) OSPIM_INTENCLR_STARTED_Pos (19UL) OSPIM_INTENCLR_STARTED_Msk (0x1UL << SPIM_INTENCLR_STARTED_Pos) OSPIM_INTENCLR_STARTED_Disabled (0UL) OSPIM_INTENCLR_STARTED_Enabled (1UL) OSPIM_INTENCLR_STARTED_Clear (1UL) OSPIM_INTENCLR_ENDTX_Pos (8UL) OSPIM_INTENCLR_ENDTX_Msk (0x1UL << SPIM_INTENCLR_ENDTX_Pos) OSPIM_INTENCLR_ENDTX_Disabled (0UL) OSPIM_INTENCLR_ENDTX_Enabled (1UL) OSPIM_INTENCLR_ENDTX_Clear (1UL) OSPIM_INTENCLR_END_Pos (6UL) OSPIM_INTENCLR_END_Msk (0x1UL << SPIM_INTENCLR_END_Pos) OSPIM_INTENCLR_END_Disabled (0UL) OSPIM_INTENCLR_END_Enabled (1UL) OSPIM_INTENCLR_END_Clear (1UL) OSPIM_INTENCLR_ENDRX_Pos (4UL) OSPIM_INTENCLR_ENDRX_Msk (0x1UL << SPIM_INTENCLR_ENDRX_Pos) OSPIM_INTENCLR_ENDRX_Disabled (0UL) OSPIM_INTENCLR_ENDRX_Enabled (1UL) PSPIM_INTENCLR_ENDRX_Clear (1UL) PSPIM_INTENCLR_STOPPED_Pos (1UL) PSPIM_INTENCLR_STOPPED_Msk (0x1UL << SPIM_INTENCLR_STOPPED_Pos) PSPIM_INTENCLR_STOPPED_Disabled (0UL) PSPIM_INTENCLR_STOPPED_Enabled (1UL) PSPIM_INTENCLR_STOPPED_Clear (1UL) PSPIM_ENABLE_ENABLE_Pos (0UL) PSPIM_ENABLE_ENABLE_Msk (0xFUL << SPIM_ENABLE_ENABLE_Pos) PSPIM_ENABLE_ENABLE_Disabled (0UL) PSPIM_ENABLE_ENABLE_Enabled (7UL) PSPIM_PSEL_SCK_CONNECT_Pos (31UL) PSPIM_PSEL_SCK_CONNECT_Msk (0x1UL << SPIM_PSEL_SCK_CONNECT_Pos) PSPIM_PSEL_SCK_CONNECT_Connected (0UL) PSPIM_PSEL_SCK_CONNECT_Disconnected (1UL) PSPIM_PSEL_SCK_PIN_Pos (0UL) PSPIM_PSEL_SCK_PIN_Msk (0x1FUL << SPIM_PSEL_SCK_PIN_Pos) PSPIM_PSEL_MOSI_CONNECT_Pos (31UL) PSPIM_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIM_PSEL_MOSI_CONNECT_Pos) PSPIM_PSEL_MOSI_CONNECT_Connected (0UL) PSPIM_PSEL_MOSI_CONNECT_Disconnected (1UL) PSPIM_PSEL_MOSI_PIN_Pos (0UL) PSPIM_PSEL_MOSI_PIN_Msk (0x1FUL << SPIM_PSEL_MOSI_PIN_Pos) PSPIM_PSEL_MISO_CONNECT_Pos (31UL) PSPIM_PSEL_MISO_CONNECT_Msk (0x1UL << SPIM_PSEL_MISO_CONNECT_Pos) PSPIM_PSEL_MISO_CONNECT_Connected (0UL) PSPIM_PSEL_MISO_CONNECT_Disconnected (1UL) PSPIM_PSEL_MISO_PIN_Pos (0UL) PSPIM_PSEL_MISO_PIN_Msk (0x1FUL << SPIM_PSEL_MISO_PIN_Pos) PSPIM_FREQUENCY_FREQUENCY_Pos (0UL) PSPIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPIM_FREQUENCY_FREQUENCY_Pos) PSPIM_FREQUENCY_FREQUENCY_K125 (0x02000000UL) PSPIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL) PSPIM_FREQUENCY_FREQUENCY_K500 (0x08000000UL) PSPIM_FREQUENCY_FREQUENCY_M1 (0x10000000UL) PSPIM_FREQUENCY_FREQUENCY_M2 (0x20000000UL) PSPIM_FREQUENCY_FREQUENCY_M4 (0x40000000UL) PSPIM_FREQUENCY_FREQUENCY_M8 (0x80000000UL) PSPIM_RXD_PTR_PTR_Pos (0UL) PSPIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_RXD_PTR_PTR_Pos) PSPIM_RXD_MAXCNT_MAXCNT_Pos (0UL) PSPIM_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIM_RXD_MAXCNT_MAXCNT_Pos) PSPIM_RXD_AMOUNT_AMOUNT_Pos (0UL) PSPIM_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIM_RXD_AMOUNT_AMOUNT_Pos) PSPIM_RXD_LIST_LIST_Pos (0UL) PSPIM_RXD_LIST_LIST_Msk (0x7UL << SPIM_RXD_LIST_LIST_Pos) PSPIM_RXD_LIST_LIST_Disabled (0UL) PSPIM_RXD_LIST_LIST_ArrayList (1UL) PSPIM_TXD_PTR_PTR_Pos (0UL) PSPIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_TXD_PTR_PTR_Pos) PSPIM_TXD_MAXCNT_MAXCNT_Pos (0UL) PSPIM_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIM_TXD_MAXCNT_MAXCNT_Pos) PSPIM_TXD_AMOUNT_AMOUNT_Pos (0UL) PSPIM_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIM_TXD_AMOUNT_AMOUNT_Pos) PSPIM_TXD_LIST_LIST_Pos (0UL) PSPIM_TXD_LIST_LIST_Msk (0x7UL << SPIM_TXD_LIST_LIST_Pos) QSPIM_TXD_LIST_LIST_Disabled (0UL) QSPIM_TXD_LIST_LIST_ArrayList (1UL) QSPIM_CONFIG_CPOL_Pos (2UL) QSPIM_CONFIG_CPOL_Msk (0x1UL << SPIM_CONFIG_CPOL_Pos) QSPIM_CONFIG_CPOL_ActiveHigh (0UL) QSPIM_CONFIG_CPOL_ActiveLow (1UL) QSPIM_CONFIG_CPHA_Pos (1UL) QSPIM_CONFIG_CPHA_Msk (0x1UL << SPIM_CONFIG_CPHA_Pos) QSPIM_CONFIG_CPHA_Leading (0UL) QSPIM_CONFIG_CPHA_Trailing (1UL) QSPIM_CONFIG_ORDER_Pos (0UL) QSPIM_CONFIG_ORDER_Msk (0x1UL << SPIM_CONFIG_ORDER_Pos) QSPIM_CONFIG_ORDER_MsbFirst (0UL) QSPIM_CONFIG_ORDER_LsbFirst (1UL) QSPIM_ORC_ORC_Pos (0UL) QSPIM_ORC_ORC_Msk (0xFFUL << SPIM_ORC_ORC_Pos) QSPIS_SHORTS_END_ACQUIRE_Pos (2UL) QSPIS_SHORTS_END_ACQUIRE_Msk (0x1UL << SPIS_SHORTS_END_ACQUIRE_Pos) QSPIS_SHORTS_END_ACQUIRE_Disabled (0UL) QSPIS_SHORTS_END_ACQUIRE_Enabled (1UL) QSPIS_INTENSET_ACQUIRED_Pos (10UL) QSPIS_INTENSET_ACQUIRED_Msk (0x1UL << SPIS_INTENSET_ACQUIRED_Pos) QSPIS_INTENSET_ACQUIRED_Disabled (0UL) QSPIS_INTENSET_ACQUIRED_Enabled (1UL) QSPIS_INTENSET_ACQUIRED_Set (1UL) QSPIS_INTENSET_ENDRX_Pos (4UL) QSPIS_INTENSET_ENDRX_Msk (0x1UL << SPIS_INTENSET_ENDRX_Pos) QSPIS_INTENSET_ENDRX_Disabled (0UL) QSPIS_INTENSET_ENDRX_Enabled (1UL) QSPIS_INTENSET_ENDRX_Set (1UL) QSPIS_INTENSET_END_Pos (1UL) QSPIS_INTENSET_END_Msk (0x1UL << SPIS_INTENSET_END_Pos) QSPIS_INTENSET_END_Disabled (0UL) QSPIS_INTENSET_END_Enabled (1UL) QSPIS_INTENSET_END_Set (1UL) QSPIS_INTENCLR_ACQUIRED_Pos (10UL) QSPIS_INTENCLR_ACQUIRED_Msk (0x1UL << SPIS_INTENCLR_ACQUIRED_Pos) QSPIS_INTENCLR_ACQUIRED_Disabled (0UL) QSPIS_INTENCLR_ACQUIRED_Enabled (1UL) QSPIS_INTENCLR_ACQUIRED_Clear (1UL) QSPIS_INTENCLR_ENDRX_Pos (4UL) QSPIS_INTENCLR_ENDRX_Msk (0x1UL << SPIS_INTENCLR_ENDRX_Pos) QSPIS_INTENCLR_ENDRX_Disabled (0UL) QSPIS_INTENCLR_ENDRX_Enabled (1UL) QSPIS_INTENCLR_ENDRX_Clear (1UL) QSPIS_INTENCLR_END_Pos (1UL) QSPIS_INTENCLR_END_Msk (0x1UL << SPIS_INTENCLR_END_Pos) QSPIS_INTENCLR_END_Disabled (0UL) QSPIS_INTENCLR_END_Enabled (1UL) QSPIS_INTENCLR_END_Clear (1UL) QSPIS_SEMSTAT_SEMSTAT_Pos (0UL) QSPIS_SEMSTAT_SEMSTAT_Msk (0x3UL << SPIS_SEMSTAT_SEMSTAT_Pos) QSPIS_SEMSTAT_SEMSTAT_Free (0UL) QSPIS_SEMSTAT_SEMSTAT_CPU (1UL) QSPIS_SEMSTAT_SEMSTAT_SPIS (2UL) QSPIS_SEMSTAT_SEMSTAT_CPUPending (3UL) QSPIS_STATUS_OVERFLOW_Pos (1UL) QSPIS_STATUS_OVERFLOW_Msk (0x1UL << SPIS_STATUS_OVERFLOW_Pos) QSPIS_STATUS_OVERFLOW_NotPresent (0UL) QSPIS_STATUS_OVERFLOW_Present (1UL) QSPIS_STATUS_OVERFLOW_Clear (1UL) QSPIS_STATUS_OVERREAD_Pos (0UL) QSPIS_STATUS_OVERREAD_Msk (0x1UL << SPIS_STATUS_OVERREAD_Pos) QSPIS_STATUS_OVERREAD_NotPresent (0UL) QSPIS_STATUS_OVERREAD_Present (1UL) QSPIS_STATUS_OVERREAD_Clear (1UL) QSPIS_ENABLE_ENABLE_Pos (0UL) QSPIS_ENABLE_ENABLE_Msk (0xFUL << SPIS_ENABLE_ENABLE_Pos) QSPIS_ENABLE_ENABLE_Disabled (0UL) QSPIS_ENABLE_ENABLE_Enabled (2UL) RSPIS_PSEL_SCK_CONNECT_Pos (31UL) RSPIS_PSEL_SCK_CONNECT_Msk (0x1UL << SPIS_PSEL_SCK_CONNECT_Pos) RSPIS_PSEL_SCK_CONNECT_Connected (0UL) RSPIS_PSEL_SCK_CONNECT_Disconnected (1UL) RSPIS_PSEL_SCK_PIN_Pos (0UL) RSPIS_PSEL_SCK_PIN_Msk (0x1FUL << SPIS_PSEL_SCK_PIN_Pos) RSPIS_PSEL_MISO_CONNECT_Pos (31UL) RSPIS_PSEL_MISO_CONNECT_Msk (0x1UL << SPIS_PSEL_MISO_CONNECT_Pos) RSPIS_PSEL_MISO_CONNECT_Connected (0UL) RSPIS_PSEL_MISO_CONNECT_Disconnected (1UL) RSPIS_PSEL_MISO_PIN_Pos (0UL) RSPIS_PSEL_MISO_PIN_Msk (0x1FUL << SPIS_PSEL_MISO_PIN_Pos) RSPIS_PSEL_MOSI_CONNECT_Pos (31UL) RSPIS_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIS_PSEL_MOSI_CONNECT_Pos) RSPIS_PSEL_MOSI_CONNECT_Connected (0UL) RSPIS_PSEL_MOSI_CONNECT_Disconnected (1UL) RSPIS_PSEL_MOSI_PIN_Pos (0UL) RSPIS_PSEL_MOSI_PIN_Msk (0x1FUL << SPIS_PSEL_MOSI_PIN_Pos) RSPIS_PSEL_CSN_CONNECT_Pos (31UL) RSPIS_PSEL_CSN_CONNECT_Msk (0x1UL << SPIS_PSEL_CSN_CONNECT_Pos) RSPIS_PSEL_CSN_CONNECT_Connected (0UL) RSPIS_PSEL_CSN_CONNECT_Disconnected (1UL) RSPIS_PSEL_CSN_PIN_Pos (0UL) RSPIS_PSEL_CSN_PIN_Msk (0x1FUL << SPIS_PSEL_CSN_PIN_Pos) RSPIS_RXD_PTR_PTR_Pos (0UL) RSPIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_RXD_PTR_PTR_Pos) RSPIS_RXD_MAXCNT_MAXCNT_Pos (0UL) RSPIS_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIS_RXD_MAXCNT_MAXCNT_Pos) RSPIS_RXD_AMOUNT_AMOUNT_Pos (0UL) RSPIS_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIS_RXD_AMOUNT_AMOUNT_Pos) RSPIS_TXD_PTR_PTR_Pos (0UL) RSPIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_TXD_PTR_PTR_Pos) RSPIS_TXD_MAXCNT_MAXCNT_Pos (0UL) RSPIS_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIS_TXD_MAXCNT_MAXCNT_Pos) RSPIS_TXD_AMOUNT_AMOUNT_Pos (0UL) RSPIS_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIS_TXD_AMOUNT_AMOUNT_Pos) RSPIS_CONFIG_CPOL_Pos (2UL) RSPIS_CONFIG_CPOL_Msk (0x1UL << SPIS_CONFIG_CPOL_Pos) RSPIS_CONFIG_CPOL_ActiveHigh (0UL) RSPIS_CONFIG_CPOL_ActiveLow (1UL) RSPIS_CONFIG_CPHA_Pos (1UL) RSPIS_CONFIG_CPHA_Msk (0x1UL << SPIS_CONFIG_CPHA_Pos) RSPIS_CONFIG_CPHA_Leading (0UL) RSPIS_CONFIG_CPHA_Trailing (1UL) RSPIS_CONFIG_ORDER_Pos (0UL) RSPIS_CONFIG_ORDER_Msk (0x1UL << SPIS_CONFIG_ORDER_Pos) RSPIS_CONFIG_ORDER_MsbFirst (0UL) RSPIS_CONFIG_ORDER_LsbFirst (1UL) RSPIS_DEF_DEF_Pos (0UL) RSPIS_DEF_DEF_Msk (0xFFUL << SPIS_DEF_DEF_Pos) RSPIS_ORC_ORC_Pos (0UL) SSPIS_ORC_ORC_Msk (0xFFUL << SPIS_ORC_ORC_Pos) STEMP_INTENSET_DATARDY_Pos (0UL) STEMP_INTENSET_DATARDY_Msk (0x1UL << TEMP_INTENSET_DATARDY_Pos) STEMP_INTENSET_DATARDY_Disabled (0UL) STEMP_INTENSET_DATARDY_Enabled (1UL) STEMP_INTENSET_DATARDY_Set (1UL) STEMP_INTENCLR_DATARDY_Pos (0UL) STEMP_INTENCLR_DATARDY_Msk (0x1UL << TEMP_INTENCLR_DATARDY_Pos) STEMP_INTENCLR_DATARDY_Disabled (0UL) STEMP_INTENCLR_DATARDY_Enabled (1UL) STEMP_INTENCLR_DATARDY_Clear (1UL) STEMP_TEMP_TEMP_Pos (0UL) STEMP_TEMP_TEMP_Msk (0xFFFFFFFFUL << TEMP_TEMP_TEMP_Pos) STEMP_A0_A0_Pos (0UL) STEMP_A0_A0_Msk (0xFFFUL << TEMP_A0_A0_Pos) STEMP_A1_A1_Pos (0UL) STEMP_A1_A1_Msk (0xFFFUL << TEMP_A1_A1_Pos) STEMP_A2_A2_Pos (0UL) STEMP_A2_A2_Msk (0xFFFUL << TEMP_A2_A2_Pos) STEMP_A3_A3_Pos (0UL) STEMP_A3_A3_Msk (0xFFFUL << TEMP_A3_A3_Pos) STEMP_A4_A4_Pos (0UL) STEMP_A4_A4_Msk (0xFFFUL << TEMP_A4_A4_Pos) STEMP_A5_A5_Pos (0UL) STEMP_A5_A5_Msk (0xFFFUL << TEMP_A5_A5_Pos) STEMP_B0_B0_Pos (0UL) STEMP_B0_B0_Msk (0x3FFFUL << TEMP_B0_B0_Pos) STEMP_B1_B1_Pos (0UL) STEMP_B1_B1_Msk (0x3FFFUL << TEMP_B1_B1_Pos) STEMP_B2_B2_Pos (0UL) STEMP_B2_B2_Msk (0x3FFFUL << TEMP_B2_B2_Pos) STEMP_B3_B3_Pos (0UL) STEMP_B3_B3_Msk (0x3FFFUL << TEMP_B3_B3_Pos) STEMP_B4_B4_Pos (0UL) STEMP_B4_B4_Msk (0x3FFFUL << TEMP_B4_B4_Pos) STEMP_B5_B5_Pos (0UL) STEMP_B5_B5_Msk (0x3FFFUL << TEMP_B5_B5_Pos) STEMP_T0_T0_Pos (0UL) STEMP_T0_T0_Msk (0xFFUL << TEMP_T0_T0_Pos) TTEMP_T1_T1_Pos (0UL) TTEMP_T1_T1_Msk (0xFFUL << TEMP_T1_T1_Pos) TTEMP_T2_T2_Pos (0UL) TTEMP_T2_T2_Msk (0xFFUL << TEMP_T2_T2_Pos) TTEMP_T3_T3_Pos (0UL) TTEMP_T3_T3_Msk (0xFFUL << TEMP_T3_T3_Pos) TTEMP_T4_T4_Pos (0UL) TTEMP_T4_T4_Msk (0xFFUL << TEMP_T4_T4_Pos) TTIMER_SHORTS_COMPARE5_STOP_Pos (13UL) TTIMER_SHORTS_COMPARE5_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE5_STOP_Pos) TTIMER_SHORTS_COMPARE5_STOP_Disabled (0UL) TTIMER_SHORTS_COMPARE5_STOP_Enabled (1UL) TTIMER_SHORTS_COMPARE4_STOP_Pos (12UL) TTIMER_SHORTS_COMPARE4_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE4_STOP_Pos) TTIMER_SHORTS_COMPARE4_STOP_Disabled (0UL) TTIMER_SHORTS_COMPARE4_STOP_Enabled (1UL) TTIMER_SHORTS_COMPARE3_STOP_Pos (11UL) TTIMER_SHORTS_COMPARE3_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE3_STOP_Pos) TTIMER_SHORTS_COMPARE3_STOP_Disabled (0UL) TTIMER_SHORTS_COMPARE3_STOP_Enabled (1UL) TTIMER_SHORTS_COMPARE2_STOP_Pos (10UL) TTIMER_SHORTS_COMPARE2_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE2_STOP_Pos) TTIMER_SHORTS_COMPARE2_STOP_Disabled (0UL) TTIMER_SHORTS_COMPARE2_STOP_Enabled (1UL) TTIMER_SHORTS_COMPARE1_STOP_Pos (9UL) TTIMER_SHORTS_COMPARE1_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE1_STOP_Pos) TTIMER_SHORTS_COMPARE1_STOP_Disabled (0UL) TTIMER_SHORTS_COMPARE1_STOP_Enabled (1UL) TTIMER_SHORTS_COMPARE0_STOP_Pos (8UL) TTIMER_SHORTS_COMPARE0_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE0_STOP_Pos) TTIMER_SHORTS_COMPARE0_STOP_Disabled (0UL) TTIMER_SHORTS_COMPARE0_STOP_Enabled (1UL) TTIMER_SHORTS_COMPARE5_CLEAR_Pos (5UL) TTIMER_SHORTS_COMPARE5_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE5_CLEAR_Pos) TTIMER_SHORTS_COMPARE5_CLEAR_Disabled (0UL) TTIMER_SHORTS_COMPARE5_CLEAR_Enabled (1UL) TTIMER_SHORTS_COMPARE4_CLEAR_Pos (4UL) TTIMER_SHORTS_COMPARE4_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE4_CLEAR_Pos) TTIMER_SHORTS_COMPARE4_CLEAR_Disabled (0UL) TTIMER_SHORTS_COMPARE4_CLEAR_Enabled (1UL) TTIMER_SHORTS_COMPARE3_CLEAR_Pos (3UL) TTIMER_SHORTS_COMPARE3_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE3_CLEAR_Pos) TTIMER_SHORTS_COMPARE3_CLEAR_Disabled (0UL) TTIMER_SHORTS_COMPARE3_CLEAR_Enabled (1UL) TTIMER_SHORTS_COMPARE2_CLEAR_Pos (2UL) TTIMER_SHORTS_COMPARE2_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE2_CLEAR_Pos) TTIMER_SHORTS_COMPARE2_CLEAR_Disabled (0UL) TTIMER_SHORTS_COMPARE2_CLEAR_Enabled (1UL) TTIMER_SHORTS_COMPARE1_CLEAR_Pos (1UL) TTIMER_SHORTS_COMPARE1_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE1_CLEAR_Pos) TTIMER_SHORTS_COMPARE1_CLEAR_Disabled (0UL) TTIMER_SHORTS_COMPARE1_CLEAR_Enabled (1UL) TTIMER_SHORTS_COMPARE0_CLEAR_Pos (0UL) TTIMER_SHORTS_COMPARE0_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE0_CLEAR_Pos) TTIMER_SHORTS_COMPARE0_CLEAR_Disabled (0UL) TTIMER_SHORTS_COMPARE0_CLEAR_Enabled (1UL) TTIMER_INTENSET_COMPARE5_Pos (21UL) TTIMER_INTENSET_COMPARE5_Msk (0x1UL << TIMER_INTENSET_COMPARE5_Pos) TTIMER_INTENSET_COMPARE5_Disabled (0UL) TTIMER_INTENSET_COMPARE5_Enabled (1UL) TTIMER_INTENSET_COMPARE5_Set (1UL) TTIMER_INTENSET_COMPARE4_Pos (20UL) TTIMER_INTENSET_COMPARE4_Msk (0x1UL << TIMER_INTENSET_COMPARE4_Pos) TTIMER_INTENSET_COMPARE4_Disabled (0UL) TTIMER_INTENSET_COMPARE4_Enabled (1UL) TTIMER_INTENSET_COMPARE4_Set (1UL) TTIMER_INTENSET_COMPARE3_Pos (19UL) TTIMER_INTENSET_COMPARE3_Msk (0x1UL << TIMER_INTENSET_COMPARE3_Pos) TTIMER_INTENSET_COMPARE3_Disabled (0UL) TTIMER_INTENSET_COMPARE3_Enabled (1UL) TTIMER_INTENSET_COMPARE3_Set (1UL) UTIMER_INTENSET_COMPARE2_Pos (18UL) UTIMER_INTENSET_COMPARE2_Msk (0x1UL << TIMER_INTENSET_COMPARE2_Pos) UTIMER_INTENSET_COMPARE2_Disabled (0UL) UTIMER_INTENSET_COMPARE2_Enabled (1UL) UTIMER_INTENSET_COMPARE2_Set (1UL) UTIMER_INTENSET_COMPARE1_Pos (17UL) UTIMER_INTENSET_COMPARE1_Msk (0x1UL << TIMER_INTENSET_COMPARE1_Pos) UTIMER_INTENSET_COMPARE1_Disabled (0UL) UTIMER_INTENSET_COMPARE1_Enabled (1UL) UTIMER_INTENSET_COMPARE1_Set (1UL) UTIMER_INTENSET_COMPARE0_Pos (16UL) UTIMER_INTENSET_COMPARE0_Msk (0x1UL << TIMER_INTENSET_COMPARE0_Pos) UTIMER_INTENSET_COMPARE0_Disabled (0UL) UTIMER_INTENSET_COMPARE0_Enabled (1UL) UTIMER_INTENSET_COMPARE0_Set (1UL) UTIMER_INTENCLR_COMPARE5_Pos (21UL) UTIMER_INTENCLR_COMPARE5_Msk (0x1UL << TIMER_INTENCLR_COMPARE5_Pos) UTIMER_INTENCLR_COMPARE5_Disabled (0UL) UTIMER_INTENCLR_COMPARE5_Enabled (1UL) UTIMER_INTENCLR_COMPARE5_Clear (1UL) UTIMER_INTENCLR_COMPARE4_Pos (20UL) UTIMER_INTENCLR_COMPARE4_Msk (0x1UL << TIMER_INTENCLR_COMPARE4_Pos) UTIMER_INTENCLR_COMPARE4_Disabled (0UL) UTIMER_INTENCLR_COMPARE4_Enabled (1UL) UTIMER_INTENCLR_COMPARE4_Clear (1UL) UTIMER_INTENCLR_COMPARE3_Pos (19UL) UTIMER_INTENCLR_COMPARE3_Msk (0x1UL << TIMER_INTENCLR_COMPARE3_Pos) UTIMER_INTENCLR_COMPARE3_Disabled (0UL) UTIMER_INTENCLR_COMPARE3_Enabled (1UL) UTIMER_INTENCLR_COMPARE3_Clear (1UL) UTIMER_INTENCLR_COMPARE2_Pos (18UL) UTIMER_INTENCLR_COMPARE2_Msk (0x1UL << TIMER_INTENCLR_COMPARE2_Pos) UTIMER_INTENCLR_COMPARE2_Disabled (0UL) UTIMER_INTENCLR_COMPARE2_Enabled (1UL) UTIMER_INTENCLR_COMPARE2_Clear (1UL) UTIMER_INTENCLR_COMPARE1_Pos (17UL) UTIMER_INTENCLR_COMPARE1_Msk (0x1UL << TIMER_INTENCLR_COMPARE1_Pos) UTIMER_INTENCLR_COMPARE1_Disabled (0UL) UTIMER_INTENCLR_COMPARE1_Enabled (1UL) UTIMER_INTENCLR_COMPARE1_Clear (1UL) UTIMER_INTENCLR_COMPARE0_Pos (16UL) UTIMER_INTENCLR_COMPARE0_Msk (0x1UL << TIMER_INTENCLR_COMPARE0_Pos) UTIMER_INTENCLR_COMPARE0_Disabled (0UL) UTIMER_INTENCLR_COMPARE0_Enabled (1UL) UTIMER_INTENCLR_COMPARE0_Clear (1UL) UTIMER_MODE_MODE_Pos (0UL) UTIMER_MODE_MODE_Msk (0x3UL << TIMER_MODE_MODE_Pos) UTIMER_MODE_MODE_Timer (0UL) UTIMER_MODE_MODE_Counter (1UL) UTIMER_MODE_MODE_LowPowerCounter (2UL) UTIMER_BITMODE_BITMODE_Pos (0UL) UTIMER_BITMODE_BITMODE_Msk (0x3UL << TIMER_BITMODE_BITMODE_Pos) UTIMER_BITMODE_BITMODE_16Bit (0UL) UTIMER_BITMODE_BITMODE_08Bit (1UL) UTIMER_BITMODE_BITMODE_24Bit (2UL) UTIMER_BITMODE_BITMODE_32Bit (3UL) UTIMER_PRESCALER_PRESCALER_Pos (0UL) UTIMER_PRESCALER_PRESCALER_Msk (0xFUL << TIMER_PRESCALER_PRESCALER_Pos) UTIMER_CC_CC_Pos (0UL) UTIMER_CC_CC_Msk (0xFFFFFFFFUL << TIMER_CC_CC_Pos) UTWI_SHORTS_BB_STOP_Pos (1UL) UTWI_SHORTS_BB_STOP_Msk (0x1UL << TWI_SHORTS_BB_STOP_Pos) UTWI_SHORTS_BB_STOP_Disabled (0UL) UTWI_SHORTS_BB_STOP_Enabled (1UL) UTWI_SHORTS_BB_SUSPEND_Pos (0UL) UTWI_SHORTS_BB_SUSPEND_Msk (0x1UL << TWI_SHORTS_BB_SUSPEND_Pos) UTWI_SHORTS_BB_SUSPEND_Disabled (0UL) UTWI_SHORTS_BB_SUSPEND_Enabled (1UL) UTWI_INTENSET_SUSPENDED_Pos (18UL) UTWI_INTENSET_SUSPENDED_Msk (0x1UL << TWI_INTENSET_SUSPENDED_Pos) UTWI_INTENSET_SUSPENDED_Disabled (0UL) UTWI_INTENSET_SUSPENDED_Enabled (1UL) UTWI_INTENSET_SUSPENDED_Set (1UL) VTWI_INTENSET_BB_Pos (14UL) VTWI_INTENSET_BB_Msk (0x1UL << TWI_INTENSET_BB_Pos) VTWI_INTENSET_BB_Disabled (0UL) VTWI_INTENSET_BB_Enabled (1UL) VTWI_INTENSET_BB_Set (1UL) VTWI_INTENSET_ERROR_Pos (9UL) VTWI_INTENSET_ERROR_Msk (0x1UL << TWI_INTENSET_ERROR_Pos) VTWI_INTENSET_ERROR_Disabled (0UL) VTWI_INTENSET_ERROR_Enabled (1UL) VTWI_INTENSET_ERROR_Set (1UL) VTWI_INTENSET_TXDSENT_Pos (7UL) VTWI_INTENSET_TXDSENT_Msk (0x1UL << TWI_INTENSET_TXDSENT_Pos) VTWI_INTENSET_TXDSENT_Disabled (0UL) VTWI_INTENSET_TXDSENT_Enabled (1UL) VTWI_INTENSET_TXDSENT_Set (1UL) VTWI_INTENSET_RXDREADY_Pos (2UL) VTWI_INTENSET_RXDREADY_Msk (0x1UL << TWI_INTENSET_RXDREADY_Pos) VTWI_INTENSET_RXDREADY_Disabled (0UL) VTWI_INTENSET_RXDREADY_Enabled (1UL) VTWI_INTENSET_RXDREADY_Set (1UL) VTWI_INTENSET_STOPPED_Pos (1UL) VTWI_INTENSET_STOPPED_Msk (0x1UL << TWI_INTENSET_STOPPED_Pos) VTWI_INTENSET_STOPPED_Disabled (0UL) VTWI_INTENSET_STOPPED_Enabled (1UL) VTWI_INTENSET_STOPPED_Set (1UL) VTWI_INTENCLR_SUSPENDED_Pos (18UL) VTWI_INTENCLR_SUSPENDED_Msk (0x1UL << TWI_INTENCLR_SUSPENDED_Pos) VTWI_INTENCLR_SUSPENDED_Disabled (0UL) VTWI_INTENCLR_SUSPENDED_Enabled (1UL) VTWI_INTENCLR_SUSPENDED_Clear (1UL) VTWI_INTENCLR_BB_Pos (14UL) VTWI_INTENCLR_BB_Msk (0x1UL << TWI_INTENCLR_BB_Pos) VTWI_INTENCLR_BB_Disabled (0UL) VTWI_INTENCLR_BB_Enabled (1UL) VTWI_INTENCLR_BB_Clear (1UL) VTWI_INTENCLR_ERROR_Pos (9UL) VTWI_INTENCLR_ERROR_Msk (0x1UL << TWI_INTENCLR_ERROR_Pos) VTWI_INTENCLR_ERROR_Disabled (0UL) VTWI_INTENCLR_ERROR_Enabled (1UL) VTWI_INTENCLR_ERROR_Clear (1UL) VTWI_INTENCLR_TXDSENT_Pos (7UL) VTWI_INTENCLR_TXDSENT_Msk (0x1UL << TWI_INTENCLR_TXDSENT_Pos) VTWI_INTENCLR_TXDSENT_Disabled (0UL) VTWI_INTENCLR_TXDSENT_Enabled (1UL) VTWI_INTENCLR_TXDSENT_Clear (1UL) VTWI_INTENCLR_RXDREADY_Pos (2UL) VTWI_INTENCLR_RXDREADY_Msk (0x1UL << TWI_INTENCLR_RXDREADY_Pos) VTWI_INTENCLR_RXDREADY_Disabled (0UL) VTWI_INTENCLR_RXDREADY_Enabled (1UL) VTWI_INTENCLR_RXDREADY_Clear (1UL) VTWI_INTENCLR_STOPPED_Pos (1UL) VTWI_INTENCLR_STOPPED_Msk (0x1UL << TWI_INTENCLR_STOPPED_Pos) VTWI_INTENCLR_STOPPED_Disabled (0UL) VTWI_INTENCLR_STOPPED_Enabled (1UL) VTWI_INTENCLR_STOPPED_Clear (1UL) VTWI_ERRORSRC_DNACK_Pos (2UL) VTWI_ERRORSRC_DNACK_Msk (0x1UL << TWI_ERRORSRC_DNACK_Pos) VTWI_ERRORSRC_DNACK_NotPresent (0UL) VTWI_ERRORSRC_DNACK_Present (1UL) VTWI_ERRORSRC_DNACK_Clear (1UL) VTWI_ERRORSRC_ANACK_Pos (1UL) VTWI_ERRORSRC_ANACK_Msk (0x1UL << TWI_ERRORSRC_ANACK_Pos) VTWI_ERRORSRC_ANACK_NotPresent (0UL) VTWI_ERRORSRC_ANACK_Present (1UL) VTWI_ERRORSRC_ANACK_Clear (1UL) VTWI_ERRORSRC_OVERRUN_Pos (0UL) VTWI_ERRORSRC_OVERRUN_Msk (0x1UL << TWI_ERRORSRC_OVERRUN_Pos) VTWI_ERRORSRC_OVERRUN_NotPresent (0UL) VTWI_ERRORSRC_OVERRUN_Present (1UL) VTWI_ERRORSRC_OVERRUN_Clear (1UL) VTWI_ENABLE_ENABLE_Pos (0UL) VTWI_ENABLE_ENABLE_Msk (0xFUL << TWI_ENABLE_ENABLE_Pos) VTWI_ENABLE_ENABLE_Disabled (0UL) VTWI_ENABLE_ENABLE_Enabled (5UL) VTWI_PSELSCL_PSELSCL_Pos (0UL) VTWI_PSELSCL_PSELSCL_Msk (0xFFFFFFFFUL << TWI_PSELSCL_PSELSCL_Pos) VTWI_PSELSCL_PSELSCL_Disconnected (0xFFFFFFFFUL) VTWI_PSELSDA_PSELSDA_Pos (0UL) VTWI_PSELSDA_PSELSDA_Msk (0xFFFFFFFFUL << TWI_PSELSDA_PSELSDA_Pos) WTWI_PSELSDA_PSELSDA_Disconnected (0xFFFFFFFFUL) WTWI_RXD_RXD_Pos (0UL) WTWI_RXD_RXD_Msk (0xFFUL << TWI_RXD_RXD_Pos) WTWI_TXD_TXD_Pos (0UL) WTWI_TXD_TXD_Msk (0xFFUL << TWI_TXD_TXD_Pos) WTWI_FREQUENCY_FREQUENCY_Pos (0UL) WTWI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWI_FREQUENCY_FREQUENCY_Pos) WTWI_FREQUENCY_FREQUENCY_K100 (0x01980000UL) WTWI_FREQUENCY_FREQUENCY_K250 (0x04000000UL) WTWI_FREQUENCY_FREQUENCY_K400 (0x06680000UL) WTWI_ADDRESS_ADDRESS_Pos (0UL) WTWI_ADDRESS_ADDRESS_Msk (0x7FUL << TWI_ADDRESS_ADDRESS_Pos) WTWIM_SHORTS_LASTRX_STOP_Pos (12UL) WTWIM_SHORTS_LASTRX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTRX_STOP_Pos) WTWIM_SHORTS_LASTRX_STOP_Disabled (0UL) WTWIM_SHORTS_LASTRX_STOP_Enabled (1UL) WTWIM_SHORTS_LASTRX_STARTTX_Pos (10UL) WTWIM_SHORTS_LASTRX_STARTTX_Msk (0x1UL << TWIM_SHORTS_LASTRX_STARTTX_Pos) WTWIM_SHORTS_LASTRX_STARTTX_Disabled (0UL) WTWIM_SHORTS_LASTRX_STARTTX_Enabled (1UL) WTWIM_SHORTS_LASTTX_STOP_Pos (9UL) WTWIM_SHORTS_LASTTX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTTX_STOP_Pos) WTWIM_SHORTS_LASTTX_STOP_Disabled (0UL) WTWIM_SHORTS_LASTTX_STOP_Enabled (1UL) WTWIM_SHORTS_LASTTX_SUSPEND_Pos (8UL) WTWIM_SHORTS_LASTTX_SUSPEND_Msk (0x1UL << TWIM_SHORTS_LASTTX_SUSPEND_Pos) WTWIM_SHORTS_LASTTX_SUSPEND_Disabled (0UL) WTWIM_SHORTS_LASTTX_SUSPEND_Enabled (1UL) WTWIM_SHORTS_LASTTX_STARTRX_Pos (7UL) WTWIM_SHORTS_LASTTX_STARTRX_Msk (0x1UL << TWIM_SHORTS_LASTTX_STARTRX_Pos) WTWIM_SHORTS_LASTTX_STARTRX_Disabled (0UL) WTWIM_SHORTS_LASTTX_STARTRX_Enabled (1UL) WTWIM_INTEN_LASTTX_Pos (24UL) WTWIM_INTEN_LASTTX_Msk (0x1UL << TWIM_INTEN_LASTTX_Pos) WTWIM_INTEN_LASTTX_Disabled (0UL) WTWIM_INTEN_LASTTX_Enabled (1UL) WTWIM_INTEN_LASTRX_Pos (23UL) WTWIM_INTEN_LASTRX_Msk (0x1UL << TWIM_INTEN_LASTRX_Pos) WTWIM_INTEN_LASTRX_Disabled (0UL) WTWIM_INTEN_LASTRX_Enabled (1UL) WTWIM_INTEN_TXSTARTED_Pos (20UL) WTWIM_INTEN_TXSTARTED_Msk (0x1UL << TWIM_INTEN_TXSTARTED_Pos) WTWIM_INTEN_TXSTARTED_Disabled (0UL) WTWIM_INTEN_TXSTARTED_Enabled (1UL) WTWIM_INTEN_RXSTARTED_Pos (19UL) WTWIM_INTEN_RXSTARTED_Msk (0x1UL << TWIM_INTEN_RXSTARTED_Pos) WTWIM_INTEN_RXSTARTED_Disabled (0UL) WTWIM_INTEN_RXSTARTED_Enabled (1UL) WTWIM_INTEN_SUSPENDED_Pos (18UL) WTWIM_INTEN_SUSPENDED_Msk (0x1UL << TWIM_INTEN_SUSPENDED_Pos) WTWIM_INTEN_SUSPENDED_Disabled (0UL) WTWIM_INTEN_SUSPENDED_Enabled (1UL) WTWIM_INTEN_ERROR_Pos (9UL) WTWIM_INTEN_ERROR_Msk (0x1UL << TWIM_INTEN_ERROR_Pos) WTWIM_INTEN_ERROR_Disabled (0UL) WTWIM_INTEN_ERROR_Enabled (1UL) WTWIM_INTEN_STOPPED_Pos (1UL) WTWIM_INTEN_STOPPED_Msk (0x1UL << TWIM_INTEN_STOPPED_Pos) WTWIM_INTEN_STOPPED_Disabled (0UL) WTWIM_INTEN_STOPPED_Enabled (1UL) WTWIM_INTENSET_LASTTX_Pos (24UL) WTWIM_INTENSET_LASTTX_Msk (0x1UL << TWIM_INTENSET_LASTTX_Pos) WTWIM_INTENSET_LASTTX_Disabled (0UL) WTWIM_INTENSET_LASTTX_Enabled (1UL) WTWIM_INTENSET_LASTTX_Set (1UL) WTWIM_INTENSET_LASTRX_Pos (23UL) WTWIM_INTENSET_LASTRX_Msk (0x1UL << TWIM_INTENSET_LASTRX_Pos) XTWIM_INTENSET_LASTRX_Disabled (0UL) XTWIM_INTENSET_LASTRX_Enabled (1UL) XTWIM_INTENSET_LASTRX_Set (1UL) XTWIM_INTENSET_TXSTARTED_Pos (20UL) XTWIM_INTENSET_TXSTARTED_Msk (0x1UL << TWIM_INTENSET_TXSTARTED_Pos) XTWIM_INTENSET_TXSTARTED_Disabled (0UL) XTWIM_INTENSET_TXSTARTED_Enabled (1UL) XTWIM_INTENSET_TXSTARTED_Set (1UL) XTWIM_INTENSET_RXSTARTED_Pos (19UL) XTWIM_INTENSET_RXSTARTED_Msk (0x1UL << TWIM_INTENSET_RXSTARTED_Pos) XTWIM_INTENSET_RXSTARTED_Disabled (0UL) XTWIM_INTENSET_RXSTARTED_Enabled (1UL) XTWIM_INTENSET_RXSTARTED_Set (1UL) XTWIM_INTENSET_SUSPENDED_Pos (18UL) XTWIM_INTENSET_SUSPENDED_Msk (0x1UL << TWIM_INTENSET_SUSPENDED_Pos) XTWIM_INTENSET_SUSPENDED_Disabled (0UL) XTWIM_INTENSET_SUSPENDED_Enabled (1UL) XTWIM_INTENSET_SUSPENDED_Set (1UL) XTWIM_INTENSET_ERROR_Pos (9UL) XTWIM_INTENSET_ERROR_Msk (0x1UL << TWIM_INTENSET_ERROR_Pos) XTWIM_INTENSET_ERROR_Disabled (0UL) XTWIM_INTENSET_ERROR_Enabled (1UL) XTWIM_INTENSET_ERROR_Set (1UL) XTWIM_INTENSET_STOPPED_Pos (1UL) XTWIM_INTENSET_STOPPED_Msk (0x1UL << TWIM_INTENSET_STOPPED_Pos) XTWIM_INTENSET_STOPPED_Disabled (0UL) XTWIM_INTENSET_STOPPED_Enabled (1UL) XTWIM_INTENSET_STOPPED_Set (1UL) XTWIM_INTENCLR_LASTTX_Pos (24UL) XTWIM_INTENCLR_LASTTX_Msk (0x1UL << TWIM_INTENCLR_LASTTX_Pos) XTWIM_INTENCLR_LASTTX_Disabled (0UL) XTWIM_INTENCLR_LASTTX_Enabled (1UL) XTWIM_INTENCLR_LASTTX_Clear (1UL) XTWIM_INTENCLR_LASTRX_Pos (23UL) XTWIM_INTENCLR_LASTRX_Msk (0x1UL << TWIM_INTENCLR_LASTRX_Pos) XTWIM_INTENCLR_LASTRX_Disabled (0UL) XTWIM_INTENCLR_LASTRX_Enabled (1UL) XTWIM_INTENCLR_LASTRX_Clear (1UL) XTWIM_INTENCLR_TXSTARTED_Pos (20UL) XTWIM_INTENCLR_TXSTARTED_Msk (0x1UL << TWIM_INTENCLR_TXSTARTED_Pos) XTWIM_INTENCLR_TXSTARTED_Disabled (0UL) XTWIM_INTENCLR_TXSTARTED_Enabled (1UL) XTWIM_INTENCLR_TXSTARTED_Clear (1UL) XTWIM_INTENCLR_RXSTARTED_Pos (19UL) XTWIM_INTENCLR_RXSTARTED_Msk (0x1UL << TWIM_INTENCLR_RXSTARTED_Pos) XTWIM_INTENCLR_RXSTARTED_Disabled (0UL) XTWIM_INTENCLR_RXSTARTED_Enabled (1UL) XTWIM_INTENCLR_RXSTARTED_Clear (1UL) XTWIM_INTENCLR_SUSPENDED_Pos (18UL) XTWIM_INTENCLR_SUSPENDED_Msk (0x1UL << TWIM_INTENCLR_SUSPENDED_Pos) XTWIM_INTENCLR_SUSPENDED_Disabled (0UL) XTWIM_INTENCLR_SUSPENDED_Enabled (1UL) XTWIM_INTENCLR_SUSPENDED_Clear (1UL) XTWIM_INTENCLR_ERROR_Pos (9UL) XTWIM_INTENCLR_ERROR_Msk (0x1UL << TWIM_INTENCLR_ERROR_Pos) XTWIM_INTENCLR_ERROR_Disabled (0UL) XTWIM_INTENCLR_ERROR_Enabled (1UL) XTWIM_INTENCLR_ERROR_Clear (1UL) XTWIM_INTENCLR_STOPPED_Pos (1UL) XTWIM_INTENCLR_STOPPED_Msk (0x1UL << TWIM_INTENCLR_STOPPED_Pos) XTWIM_INTENCLR_STOPPED_Disabled (0UL) XTWIM_INTENCLR_STOPPED_Enabled (1UL) XTWIM_INTENCLR_STOPPED_Clear (1UL) XTWIM_ERRORSRC_DNACK_Pos (2UL) XTWIM_ERRORSRC_DNACK_Msk (0x1UL << TWIM_ERRORSRC_DNACK_Pos) XTWIM_ERRORSRC_DNACK_NotReceived (0UL) XTWIM_ERRORSRC_DNACK_Received (1UL) XTWIM_ERRORSRC_ANACK_Pos (1UL) XTWIM_ERRORSRC_ANACK_Msk (0x1UL << TWIM_ERRORSRC_ANACK_Pos) XTWIM_ERRORSRC_ANACK_NotReceived (0UL) XTWIM_ERRORSRC_ANACK_Received (1UL) XTWIM_ERRORSRC_OVERRUN_Pos (0UL) XTWIM_ERRORSRC_OVERRUN_Msk (0x1UL << TWIM_ERRORSRC_OVERRUN_Pos) XTWIM_ERRORSRC_OVERRUN_NotReceived (0UL) XTWIM_ERRORSRC_OVERRUN_Received (1UL) XTWIM_ENABLE_ENABLE_Pos (0UL) XTWIM_ENABLE_ENABLE_Msk (0xFUL << TWIM_ENABLE_ENABLE_Pos) XTWIM_ENABLE_ENABLE_Disabled (0UL) XTWIM_ENABLE_ENABLE_Enabled (6UL) XTWIM_PSEL_SCL_CONNECT_Pos (31UL) XTWIM_PSEL_SCL_CONNECT_Msk (0x1UL << TWIM_PSEL_SCL_CONNECT_Pos) XTWIM_PSEL_SCL_CONNECT_Connected (0UL) YTWIM_PSEL_SCL_CONNECT_Disconnected (1UL) YTWIM_PSEL_SCL_PIN_Pos (0UL) YTWIM_PSEL_SCL_PIN_Msk (0x1FUL << TWIM_PSEL_SCL_PIN_Pos) YTWIM_PSEL_SDA_CONNECT_Pos (31UL) YTWIM_PSEL_SDA_CONNECT_Msk (0x1UL << TWIM_PSEL_SDA_CONNECT_Pos) YTWIM_PSEL_SDA_CONNECT_Connected (0UL) YTWIM_PSEL_SDA_CONNECT_Disconnected (1UL) YTWIM_PSEL_SDA_PIN_Pos (0UL) YTWIM_PSEL_SDA_PIN_Msk (0x1FUL << TWIM_PSEL_SDA_PIN_Pos) YTWIM_FREQUENCY_FREQUENCY_Pos (0UL) YTWIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWIM_FREQUENCY_FREQUENCY_Pos) YTWIM_FREQUENCY_FREQUENCY_K100 (0x01980000UL) YTWIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL) YTWIM_FREQUENCY_FREQUENCY_K400 (0x06400000UL) YTWIM_RXD_PTR_PTR_Pos (0UL) YTWIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_RXD_PTR_PTR_Pos) YTWIM_RXD_MAXCNT_MAXCNT_Pos (0UL) YTWIM_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIM_RXD_MAXCNT_MAXCNT_Pos) YTWIM_RXD_AMOUNT_AMOUNT_Pos (0UL) YTWIM_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIM_RXD_AMOUNT_AMOUNT_Pos) YTWIM_RXD_LIST_LIST_Pos (0UL) YTWIM_RXD_LIST_LIST_Msk (0x7UL << TWIM_RXD_LIST_LIST_Pos) YTWIM_RXD_LIST_LIST_Disabled (0UL) YTWIM_RXD_LIST_LIST_ArrayList (1UL) YTWIM_TXD_PTR_PTR_Pos (0UL) YTWIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_TXD_PTR_PTR_Pos) YTWIM_TXD_MAXCNT_MAXCNT_Pos (0UL) YTWIM_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIM_TXD_MAXCNT_MAXCNT_Pos) YTWIM_TXD_AMOUNT_AMOUNT_Pos (0UL) YTWIM_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIM_TXD_AMOUNT_AMOUNT_Pos) YTWIM_TXD_LIST_LIST_Pos (0UL) YTWIM_TXD_LIST_LIST_Msk (0x7UL << TWIM_TXD_LIST_LIST_Pos) YTWIM_TXD_LIST_LIST_Disabled (0UL) YTWIM_TXD_LIST_LIST_ArrayList (1UL) YTWIM_ADDRESS_ADDRESS_Pos (0UL) YTWIM_ADDRESS_ADDRESS_Msk (0x7FUL << TWIM_ADDRESS_ADDRESS_Pos) YTWIS_SHORTS_READ_SUSPEND_Pos (14UL) YTWIS_SHORTS_READ_SUSPEND_Msk (0x1UL << TWIS_SHORTS_READ_SUSPEND_Pos) YTWIS_SHORTS_READ_SUSPEND_Disabled (0UL) YTWIS_SHORTS_READ_SUSPEND_Enabled (1UL) YTWIS_SHORTS_WRITE_SUSPEND_Pos (13UL) YTWIS_SHORTS_WRITE_SUSPEND_Msk (0x1UL << TWIS_SHORTS_WRITE_SUSPEND_Pos) YTWIS_SHORTS_WRITE_SUSPEND_Disabled (0UL) YTWIS_SHORTS_WRITE_SUSPEND_Enabled (1UL) YTWIS_INTEN_READ_Pos (26UL) YTWIS_INTEN_READ_Msk (0x1UL << TWIS_INTEN_READ_Pos) YTWIS_INTEN_READ_Disabled (0UL) YTWIS_INTEN_READ_Enabled (1UL) YTWIS_INTEN_WRITE_Pos (25UL) YTWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) YTWIS_INTEN_WRITE_Disabled (0UL) ZTWIS_INTEN_WRITE_Enabled (1UL) ZTWIS_INTEN_TXSTARTED_Pos (20UL) ZTWIS_INTEN_TXSTARTED_Msk (0x1UL << TWIS_INTEN_TXSTARTED_Pos) ZTWIS_INTEN_TXSTARTED_Disabled (0UL) ZTWIS_INTEN_TXSTARTED_Enabled (1UL) ZTWIS_INTEN_RXSTARTED_Pos (19UL) ZTWIS_INTEN_RXSTARTED_Msk (0x1UL << TWIS_INTEN_RXSTARTED_Pos) ZTWIS_INTEN_RXSTARTED_Disabled (0UL) ZTWIS_INTEN_RXSTARTED_Enabled (1UL) ZTWIS_INTEN_ERROR_Pos (9UL) ZTWIS_INTEN_ERROR_Msk (0x1UL << TWIS_INTEN_ERROR_Pos) ZTWIS_INTEN_ERROR_Disabled (0UL) ZTWIS_INTEN_ERROR_Enabled (1UL) ZTWIS_INTEN_STOPPED_Pos (1UL) ZTWIS_INTEN_STOPPED_Msk (0x1UL << TWIS_INTEN_STOPPED_Pos) ZTWIS_INTEN_STOPPED_Disabled (0UL) ZTWIS_INTEN_STOPPED_Enabled (1UL) ZTWIS_INTENSET_READ_Pos (26UL) ZTWIS_INTENSET_READ_Msk (0x1UL << TWIS_INTENSET_READ_Pos) ZTWIS_INTENSET_READ_Disabled (0UL) ZTWIS_INTENSET_READ_Enabled (1UL) ZTWIS_INTENSET_READ_Set (1UL) ZTWIS_INTENSET_WRITE_Pos (25UL) ZTWIS_INTENSET_WRITE_Msk (0x1UL << TWIS_INTENSET_WRITE_Pos) ZTWIS_INTENSET_WRITE_Disabled (0UL) ZTWIS_INTENSET_WRITE_Enabled (1UL) ZTWIS_INTENSET_WRITE_Set (1UL) ZTWIS_INTENSET_TXSTARTED_Pos (20UL) ZTWIS_INTENSET_TXSTARTED_Msk (0x1UL << TWIS_INTENSET_TXSTARTED_Pos) ZTWIS_INTENSET_TXSTARTED_Disabled (0UL) ZTWIS_INTENSET_TXSTARTED_Enabled (1UL) ZTWIS_INTENSET_TXSTARTED_Set (1UL) ZTWIS_INTENSET_RXSTARTED_Pos (19UL) ZTWIS_INTENSET_RXSTARTED_Msk (0x1UL << TWIS_INTENSET_RXSTARTED_Pos) ZTWIS_INTENSET_RXSTARTED_Disabled (0UL) ZTWIS_INTENSET_RXSTARTED_Enabled (1UL) ZTWIS_INTENSET_RXSTARTED_Set (1UL) ZTWIS_INTENSET_ERROR_Pos (9UL) ZTWIS_INTENSET_ERROR_Msk (0x1UL << TWIS_INTENSET_ERROR_Pos) ZTWIS_INTENSET_ERROR_Disabled (0UL) ZTWIS_INTENSET_ERROR_Enabled (1UL) ZTWIS_INTENSET_ERROR_Set (1UL) ZTWIS_INTENSET_STOPPED_Pos (1UL) ZTWIS_INTENSET_STOPPED_Msk (0x1UL << TWIS_INTENSET_STOPPED_Pos) ZTWIS_INTENSET_STOPPED_Disabled (0UL) ZTWIS_INTENSET_STOPPED_Enabled (1UL) ZTWIS_INTENSET_STOPPED_Set (1UL) ZTWIS_INTENCLR_READ_Pos (26UL) ZTWIS_INTENCLR_READ_Msk (0x1UL << TWIS_INTENCLR_READ_Pos) ZTWIS_INTENCLR_READ_Disabled (0UL) ZTWIS_INTENCLR_READ_Enabled (1UL) ZTWIS_INTENCLR_READ_Clear (1UL) ZTWIS_INTENCLR_WRITE_Pos (25UL) ZTWIS_INTENCLR_WRITE_Msk (0x1UL << TWIS_INTENCLR_WRITE_Pos) ZTWIS_INTENCLR_WRITE_Disabled (0UL) ZTWIS_INTENCLR_WRITE_Enabled (1UL) ZTWIS_INTENCLR_WRITE_Clear (1UL) ZTWIS_INTENCLR_TXSTARTED_Pos (20UL) ZTWIS_INTENCLR_TXSTARTED_Msk (0x1UL << TWIS_INTENCLR_TXSTARTED_Pos) ZTWIS_INTENCLR_TXSTARTED_Disabled (0UL) ZTWIS_INTENCLR_TXSTARTED_Enabled (1UL) ZTWIS_INTENCLR_TXSTARTED_Clear (1UL) ZTWIS_INTENCLR_RXSTARTED_Pos (19UL) ZTWIS_INTENCLR_RXSTARTED_Msk (0x1UL << TWIS_INTENCLR_RXSTARTED_Pos) ZTWIS_INTENCLR_RXSTARTED_Disabled (0UL) ZTWIS_INTENCLR_RXSTARTED_Enabled (1UL) ZTWIS_INTENCLR_RXSTARTED_Clear (1UL) ZTWIS_INTENCLR_ERROR_Pos (9UL) ZTWIS_INTENCLR_ERROR_Msk (0x1UL << TWIS_INTENCLR_ERROR_Pos) ZTWIS_INTENCLR_ERROR_Disabled (0UL) ZTWIS_INTENCLR_ERROR_Enabled (1UL) ZTWIS_INTENCLR_ERROR_Clear (1UL) ZTWIS_INTENCLR_STOPPED_Pos (1UL) ZTWIS_INTENCLR_STOPPED_Msk (0x1UL << TWIS_INTENCLR_STOPPED_Pos) ZTWIS_INTENCLR_STOPPED_Disabled (0UL) ZTWIS_INTENCLR_STOPPED_Enabled (1UL) ZTWIS_INTENCLR_STOPPED_Clear (1UL) ZTWIS_ERRORSRC_OVERREAD_Pos (3UL) ZTWIS_ERRORSRC_OVERREAD_Msk (0x1UL << TWIS_ERRORSRC_OVERREAD_Pos) ZTWIS_ERRORSRC_OVERREAD_NotDetected (0UL) ZTWIS_ERRORSRC_OVERREAD_Detected (1UL) ZTWIS_ERRORSRC_DNACK_Pos (2UL) ZTWIS_ERRORSRC_DNACK_Msk (0x1UL << TWIS_ERRORSRC_DNACK_Pos) [TWIS_ERRORSRC_DNACK_NotReceived (0UL) [TWIS_ERRORSRC_DNACK_Received (1UL) [TWIS_ERRORSRC_OVERFLOW_Pos (0UL) [TWIS_ERRORSRC_OVERFLOW_Msk (0x1UL << TWIS_ERRORSRC_OVERFLOW_Pos) [TWIS_ERRORSRC_OVERFLOW_NotDetected (0UL) [TWIS_ERRORSRC_OVERFLOW_Detected (1UL) [TWIS_MATCH_MATCH_Pos (0UL) [TWIS_MATCH_MATCH_Msk (0x1UL << TWIS_MATCH_MATCH_Pos) [TWIS_ENABLE_ENABLE_Pos (0UL) [TWIS_ENABLE_ENABLE_Msk (0xFUL << TWIS_ENABLE_ENABLE_Pos) [TWIS_ENABLE_ENABLE_Disabled (0UL) [TWIS_ENABLE_ENABLE_Enabled (9UL) [TWIS_PSEL_SCL_CONNECT_Pos (31UL) [TWIS_PSEL_SCL_CONNECT_Msk (0x1UL << TWIS_PSEL_SCL_CONNECT_Pos) [TWIS_PSEL_SCL_CONNECT_Connected (0UL) [TWIS_PSEL_SCL_CONNECT_Disconnected (1UL) [TWIS_PSEL_SCL_PIN_Pos (0UL) [TWIS_PSEL_SCL_PIN_Msk (0x1FUL << TWIS_PSEL_SCL_PIN_Pos) [TWIS_PSEL_SDA_CONNECT_Pos (31UL) [TWIS_PSEL_SDA_CONNECT_Msk (0x1UL << TWIS_PSEL_SDA_CONNECT_Pos) [TWIS_PSEL_SDA_CONNECT_Connected (0UL) [TWIS_PSEL_SDA_CONNECT_Disconnected (1UL) [TWIS_PSEL_SDA_PIN_Pos (0UL) [TWIS_PSEL_SDA_PIN_Msk (0x1FUL << TWIS_PSEL_SDA_PIN_Pos) [TWIS_RXD_PTR_PTR_Pos (0UL) [TWIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_RXD_PTR_PTR_Pos) [TWIS_RXD_MAXCNT_MAXCNT_Pos (0UL) [TWIS_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIS_RXD_MAXCNT_MAXCNT_Pos) [TWIS_RXD_AMOUNT_AMOUNT_Pos (0UL) [TWIS_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIS_RXD_AMOUNT_AMOUNT_Pos) [TWIS_TXD_PTR_PTR_Pos (0UL) [TWIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_TXD_PTR_PTR_Pos) [TWIS_TXD_MAXCNT_MAXCNT_Pos (0UL) [TWIS_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIS_TXD_MAXCNT_MAXCNT_Pos) [TWIS_TXD_AMOUNT_AMOUNT_Pos (0UL) [TWIS_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIS_TXD_AMOUNT_AMOUNT_Pos) [TWIS_ADDRESS_ADDRESS_Pos (0UL) [TWIS_ADDRESS_ADDRESS_Msk (0x7FUL << TWIS_ADDRESS_ADDRESS_Pos) [TWIS_CONFIG_ADDRESS1_Pos (1UL) [TWIS_CONFIG_ADDRESS1_Msk (0x1UL << TWIS_CONFIG_ADDRESS1_Pos) [TWIS_CONFIG_ADDRESS1_Disabled (0UL) [TWIS_CONFIG_ADDRESS1_Enabled (1UL) [TWIS_CONFIG_ADDRESS0_Pos (0UL) [TWIS_CONFIG_ADDRESS0_Msk (0x1UL << TWIS_CONFIG_ADDRESS0_Pos) [TWIS_CONFIG_ADDRESS0_Disabled (0UL) [TWIS_CONFIG_ADDRESS0_Enabled (1UL) [TWIS_ORC_ORC_Pos (0UL) [TWIS_ORC_ORC_Msk (0xFFUL << TWIS_ORC_ORC_Pos) \UART_SHORTS_NCTS_STOPRX_Pos (4UL) \UART_SHORTS_NCTS_STOPRX_Msk (0x1UL << UART_SHORTS_NCTS_STOPRX_Pos) \UART_SHORTS_NCTS_STOPRX_Disabled (0UL) \UART_SHORTS_NCTS_STOPRX_Enabled (1UL) \UART_SHORTS_CTS_STARTRX_Pos (3UL) \UART_SHORTS_CTS_STARTRX_Msk (0x1UL << UART_SHORTS_CTS_STARTRX_Pos) \UART_SHORTS_CTS_STARTRX_Disabled (0UL) \UART_SHORTS_CTS_STARTRX_Enabled (1UL) \UART_INTENSET_RXTO_Pos (17UL) \UART_INTENSET_RXTO_Msk (0x1UL << UART_INTENSET_RXTO_Pos) \UART_INTENSET_RXTO_Disabled (0UL) \UART_INTENSET_RXTO_Enabled (1UL) \UART_INTENSET_RXTO_Set (1UL) \UART_INTENSET_ERROR_Pos (9UL) \UART_INTENSET_ERROR_Msk (0x1UL << UART_INTENSET_ERROR_Pos) \UART_INTENSET_ERROR_Disabled (0UL) \UART_INTENSET_ERROR_Enabled (1UL) \UART_INTENSET_ERROR_Set (1UL) \UART_INTENSET_TXDRDY_Pos (7UL) \UART_INTENSET_TXDRDY_Msk (0x1UL << UART_INTENSET_TXDRDY_Pos) \UART_INTENSET_TXDRDY_Disabled (0UL) \UART_INTENSET_TXDRDY_Enabled (1UL) \UART_INTENSET_TXDRDY_Set (1UL) \UART_INTENSET_RXDRDY_Pos (2UL) \UART_INTENSET_RXDRDY_Msk (0x1UL << UART_INTENSET_RXDRDY_Pos) \UART_INTENSET_RXDRDY_Disabled (0UL) \UART_INTENSET_RXDRDY_Enabled (1UL) \UART_INTENSET_RXDRDY_Set (1UL) \UART_INTENSET_NCTS_Pos (1UL) \UART_INTENSET_NCTS_Msk (0x1UL << UART_INTENSET_NCTS_Pos) \UART_INTENSET_NCTS_Disabled (0UL) \UART_INTENSET_NCTS_Enabled (1UL) \UART_INTENSET_NCTS_Set (1UL) \UART_INTENSET_CTS_Pos (0UL) \UART_INTENSET_CTS_Msk (0x1UL << UART_INTENSET_CTS_Pos) \UART_INTENSET_CTS_Disabled (0UL) \UART_INTENSET_CTS_Enabled (1UL) \UART_INTENSET_CTS_Set (1UL) \UART_INTENCLR_RXTO_Pos (17UL) \UART_INTENCLR_RXTO_Msk (0x1UL << UART_INTENCLR_RXTO_Pos) \UART_INTENCLR_RXTO_Disabled (0UL) \UART_INTENCLR_RXTO_Enabled (1UL) \UART_INTENCLR_RXTO_Clear (1UL) \UART_INTENCLR_ERROR_Pos (9UL) \UART_INTENCLR_ERROR_Msk (0x1UL << UART_INTENCLR_ERROR_Pos) \UART_INTENCLR_ERROR_Disabled (0UL) \UART_INTENCLR_ERROR_Enabled (1UL) \UART_INTENCLR_ERROR_Clear (1UL) \UART_INTENCLR_TXDRDY_Pos (7UL) \UART_INTENCLR_TXDRDY_Msk (0x1UL << UART_INTENCLR_TXDRDY_Pos) \UART_INTENCLR_TXDRDY_Disabled (0UL) \UART_INTENCLR_TXDRDY_Enabled (1UL) \UART_INTENCLR_TXDRDY_Clear (1UL) \UART_INTENCLR_RXDRDY_Pos (2UL) \UART_INTENCLR_RXDRDY_Msk (0x1UL << UART_INTENCLR_RXDRDY_Pos) \UART_INTENCLR_RXDRDY_Disabled (0UL) \UART_INTENCLR_RXDRDY_Enabled (1UL) \UART_INTENCLR_RXDRDY_Clear (1UL) \UART_INTENCLR_NCTS_Pos (1UL) \UART_INTENCLR_NCTS_Msk (0x1UL << UART_INTENCLR_NCTS_Pos) \UART_INTENCLR_NCTS_Disabled (0UL) \UART_INTENCLR_NCTS_Enabled (1UL) \UART_INTENCLR_NCTS_Clear (1UL) \UART_INTENCLR_CTS_Pos (0UL) \UART_INTENCLR_CTS_Msk (0x1UL << UART_INTENCLR_CTS_Pos) \UART_INTENCLR_CTS_Disabled (0UL) \UART_INTENCLR_CTS_Enabled (1UL) \UART_INTENCLR_CTS_Clear (1UL) \UART_ERRORSRC_BREAK_Pos (3UL) \UART_ERRORSRC_BREAK_Msk (0x1UL << UART_ERRORSRC_BREAK_Pos) \UART_ERRORSRC_BREAK_NotPresent (0UL) \UART_ERRORSRC_BREAK_Present (1UL) \UART_ERRORSRC_FRAMING_Pos (2UL) \UART_ERRORSRC_FRAMING_Msk (0x1UL << UART_ERRORSRC_FRAMING_Pos) \UART_ERRORSRC_FRAMING_NotPresent (0UL) \UART_ERRORSRC_FRAMING_Present (1UL) \UART_ERRORSRC_PARITY_Pos (1UL) \UART_ERRORSRC_PARITY_Msk (0x1UL << UART_ERRORSRC_PARITY_Pos) \UART_ERRORSRC_PARITY_NotPresent (0UL) \UART_ERRORSRC_PARITY_Present (1UL) \UART_ERRORSRC_OVERRUN_Pos (0UL) \UART_ERRORSRC_OVERRUN_Msk (0x1UL << UART_ERRORSRC_OVERRUN_Pos) \UART_ERRORSRC_OVERRUN_NotPresent (0UL) ]UART_ERRORSRC_OVERRUN_Present (1UL) ]UART_ENABLE_ENABLE_Pos (0UL) ]UART_ENABLE_ENABLE_Msk (0xFUL << UART_ENABLE_ENABLE_Pos) ]UART_ENABLE_ENABLE_Disabled (0UL) ]UART_ENABLE_ENABLE_Enabled (4UL) ]UART_PSELRTS_PSELRTS_Pos (0UL) ]UART_PSELRTS_PSELRTS_Msk (0xFFFFFFFFUL << UART_PSELRTS_PSELRTS_Pos) ]UART_PSELRTS_PSELRTS_Disconnected (0xFFFFFFFFUL) ]UART_PSELTXD_PSELTXD_Pos (0UL) ]UART_PSELTXD_PSELTXD_Msk (0xFFFFFFFFUL << UART_PSELTXD_PSELTXD_Pos) ]UART_PSELTXD_PSELTXD_Disconnected (0xFFFFFFFFUL) ]UART_PSELCTS_PSELCTS_Pos (0UL) ]UART_PSELCTS_PSELCTS_Msk (0xFFFFFFFFUL << UART_PSELCTS_PSELCTS_Pos) ]UART_PSELCTS_PSELCTS_Disconnected (0xFFFFFFFFUL) ]UART_PSELRXD_PSELRXD_Pos (0UL) ]UART_PSELRXD_PSELRXD_Msk (0xFFFFFFFFUL << UART_PSELRXD_PSELRXD_Pos) ]UART_PSELRXD_PSELRXD_Disconnected (0xFFFFFFFFUL) ]UART_RXD_RXD_Pos (0UL) ]UART_RXD_RXD_Msk (0xFFUL << UART_RXD_RXD_Pos) ]UART_TXD_TXD_Pos (0UL) ]UART_TXD_TXD_Msk (0xFFUL << UART_TXD_TXD_Pos) ]UART_BAUDRATE_BAUDRATE_Pos (0UL) ]UART_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UART_BAUDRATE_BAUDRATE_Pos) ]UART_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL) ]UART_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL) ]UART_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL) ]UART_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL) ]UART_BAUDRATE_BAUDRATE_Baud14400 (0x003B0000UL) ]UART_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL) ]UART_BAUDRATE_BAUDRATE_Baud28800 (0x0075F000UL) ]UART_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL) ]UART_BAUDRATE_BAUDRATE_Baud38400 (0x009D5000UL) ]UART_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL) ]UART_BAUDRATE_BAUDRATE_Baud57600 (0x00EBF000UL) ]UART_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL) ]UART_BAUDRATE_BAUDRATE_Baud115200 (0x01D7E000UL) ]UART_BAUDRATE_BAUDRATE_Baud230400 (0x03AFB000UL) ]UART_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL) ]UART_BAUDRATE_BAUDRATE_Baud460800 (0x075F7000UL) ]UART_BAUDRATE_BAUDRATE_Baud921600 (0x0EBED000UL) ]UART_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL) ]UART_CONFIG_PARITY_Pos (1UL) ]UART_CONFIG_PARITY_Msk (0x7UL << UART_CONFIG_PARITY_Pos) ]UART_CONFIG_PARITY_Excluded (0x0UL) ]UART_CONFIG_PARITY_Included (0x7UL) ]UART_CONFIG_HWFC_Pos (0UL) ]UART_CONFIG_HWFC_Msk (0x1UL << UART_CONFIG_HWFC_Pos) ]UART_CONFIG_HWFC_Disabled (0UL) ]UART_CONFIG_HWFC_Enabled (1UL) ]UARTE_SHORTS_ENDRX_STOPRX_Pos (6UL) ]UARTE_SHORTS_ENDRX_STOPRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STOPRX_Pos) ]UARTE_SHORTS_ENDRX_STOPRX_Disabled (0UL) ]UARTE_SHORTS_ENDRX_STOPRX_Enabled (1UL) ]UARTE_SHORTS_ENDRX_STARTRX_Pos (5UL) ]UARTE_SHORTS_ENDRX_STARTRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STARTRX_Pos) ]UARTE_SHORTS_ENDRX_STARTRX_Disabled (0UL) ]UARTE_SHORTS_ENDRX_STARTRX_Enabled (1UL) ]UARTE_INTEN_TXSTOPPED_Pos (22UL) ]UARTE_INTEN_TXSTOPPED_Msk (0x1UL << UARTE_INTEN_TXSTOPPED_Pos) ]UARTE_INTEN_TXSTOPPED_Disabled (0UL) ]UARTE_INTEN_TXSTOPPED_Enabled (1UL) ]UARTE_INTEN_TXSTARTED_Pos (20UL) ]UARTE_INTEN_TXSTARTED_Msk (0x1UL << UARTE_INTEN_TXSTARTED_Pos) ^UARTE_INTEN_TXSTARTED_Disabled (0UL) ^UARTE_INTEN_TXSTARTED_Enabled (1UL) ^UARTE_INTEN_RXSTARTED_Pos (19UL) ^UARTE_INTEN_RXSTARTED_Msk (0x1UL << UARTE_INTEN_RXSTARTED_Pos) ^UARTE_INTEN_RXSTARTED_Disabled (0UL) ^UARTE_INTEN_RXSTARTED_Enabled (1UL) ^UARTE_INTEN_RXTO_Pos (17UL) ^UARTE_INTEN_RXTO_Msk (0x1UL << UARTE_INTEN_RXTO_Pos) ^UARTE_INTEN_RXTO_Disabled (0UL) ^UARTE_INTEN_RXTO_Enabled (1UL) ^UARTE_INTEN_ERROR_Pos (9UL) ^UARTE_INTEN_ERROR_Msk (0x1UL << UARTE_INTEN_ERROR_Pos) ^UARTE_INTEN_ERROR_Disabled (0UL) ^UARTE_INTEN_ERROR_Enabled (1UL) ^UARTE_INTEN_ENDTX_Pos (8UL) ^UARTE_INTEN_ENDTX_Msk (0x1UL << UARTE_INTEN_ENDTX_Pos) ^UARTE_INTEN_ENDTX_Disabled (0UL) ^UARTE_INTEN_ENDTX_Enabled (1UL) ^UARTE_INTEN_TXDRDY_Pos (7UL) ^UARTE_INTEN_TXDRDY_Msk (0x1UL << UARTE_INTEN_TXDRDY_Pos) ^UARTE_INTEN_TXDRDY_Disabled (0UL) ^UARTE_INTEN_TXDRDY_Enabled (1UL) ^UARTE_INTEN_ENDRX_Pos (4UL) ^UARTE_INTEN_ENDRX_Msk (0x1UL << UARTE_INTEN_ENDRX_Pos) ^UARTE_INTEN_ENDRX_Disabled (0UL) ^UARTE_INTEN_ENDRX_Enabled (1UL) ^UARTE_INTEN_RXDRDY_Pos (2UL) ^UARTE_INTEN_RXDRDY_Msk (0x1UL << UARTE_INTEN_RXDRDY_Pos) ^UARTE_INTEN_RXDRDY_Disabled (0UL) ^UARTE_INTEN_RXDRDY_Enabled (1UL) ^UARTE_INTEN_NCTS_Pos (1UL) ^UARTE_INTEN_NCTS_Msk (0x1UL << UARTE_INTEN_NCTS_Pos) ^UARTE_INTEN_NCTS_Disabled (0UL) ^UARTE_INTEN_NCTS_Enabled (1UL) ^UARTE_INTEN_CTS_Pos (0UL) ^UARTE_INTEN_CTS_Msk (0x1UL << UARTE_INTEN_CTS_Pos) ^UARTE_INTEN_CTS_Disabled (0UL) ^UARTE_INTEN_CTS_Enabled (1UL) ^UARTE_INTENSET_TXSTOPPED_Pos (22UL) ^UARTE_INTENSET_TXSTOPPED_Msk (0x1UL << UARTE_INTENSET_TXSTOPPED_Pos) ^UARTE_INTENSET_TXSTOPPED_Disabled (0UL) ^UARTE_INTENSET_TXSTOPPED_Enabled (1UL) ^UARTE_INTENSET_TXSTOPPED_Set (1UL) ^UARTE_INTENSET_TXSTARTED_Pos (20UL) ^UARTE_INTENSET_TXSTARTED_Msk (0x1UL << UARTE_INTENSET_TXSTARTED_Pos) ^UARTE_INTENSET_TXSTARTED_Disabled (0UL) ^UARTE_INTENSET_TXSTARTED_Enabled (1UL) ^UARTE_INTENSET_TXSTARTED_Set (1UL) ^UARTE_INTENSET_RXSTARTED_Pos (19UL) ^UARTE_INTENSET_RXSTARTED_Msk (0x1UL << UARTE_INTENSET_RXSTARTED_Pos) ^UARTE_INTENSET_RXSTARTED_Disabled (0UL) ^UARTE_INTENSET_RXSTARTED_Enabled (1UL) ^UARTE_INTENSET_RXSTARTED_Set (1UL) ^UARTE_INTENSET_RXTO_Pos (17UL) ^UARTE_INTENSET_RXTO_Msk (0x1UL << UARTE_INTENSET_RXTO_Pos) ^UARTE_INTENSET_RXTO_Disabled (0UL) ^UARTE_INTENSET_RXTO_Enabled (1UL) ^UARTE_INTENSET_RXTO_Set (1UL) ^UARTE_INTENSET_ERROR_Pos (9UL) ^UARTE_INTENSET_ERROR_Msk (0x1UL << UARTE_INTENSET_ERROR_Pos) ^UARTE_INTENSET_ERROR_Disabled (0UL) ^UARTE_INTENSET_ERROR_Enabled (1UL) ^UARTE_INTENSET_ERROR_Set (1UL) ^UARTE_INTENSET_ENDTX_Pos (8UL) ^UARTE_INTENSET_ENDTX_Msk (0x1UL << UARTE_INTENSET_ENDTX_Pos) ^UARTE_INTENSET_ENDTX_Disabled (0UL) ^UARTE_INTENSET_ENDTX_Enabled (1UL) ^UARTE_INTENSET_ENDTX_Set (1UL) ^UARTE_INTENSET_TXDRDY_Pos (7UL) ^UARTE_INTENSET_TXDRDY_Msk (0x1UL << UARTE_INTENSET_TXDRDY_Pos) ^UARTE_INTENSET_TXDRDY_Disabled (0UL) ^UARTE_INTENSET_TXDRDY_Enabled (1UL) ^UARTE_INTENSET_TXDRDY_Set (1UL) ^UARTE_INTENSET_ENDRX_Pos (4UL) ^UARTE_INTENSET_ENDRX_Msk (0x1UL << UARTE_INTENSET_ENDRX_Pos) ^UARTE_INTENSET_ENDRX_Disabled (0UL) ^UARTE_INTENSET_ENDRX_Enabled (1UL) ^UARTE_INTENSET_ENDRX_Set (1UL) ^UARTE_INTENSET_RXDRDY_Pos (2UL) ^UARTE_INTENSET_RXDRDY_Msk (0x1UL << UARTE_INTENSET_RXDRDY_Pos) ^UARTE_INTENSET_RXDRDY_Disabled (0UL) ^UARTE_INTENSET_RXDRDY_Enabled (1UL) ^UARTE_INTENSET_RXDRDY_Set (1UL) ^UARTE_INTENSET_NCTS_Pos (1UL) ^UARTE_INTENSET_NCTS_Msk (0x1UL << UARTE_INTENSET_NCTS_Pos) ^UARTE_INTENSET_NCTS_Disabled (0UL) ^UARTE_INTENSET_NCTS_Enabled (1UL) _UARTE_INTENSET_NCTS_Set (1UL) _UARTE_INTENSET_CTS_Pos (0UL) _UARTE_INTENSET_CTS_Msk (0x1UL << UARTE_INTENSET_CTS_Pos) _UARTE_INTENSET_CTS_Disabled (0UL) _UARTE_INTENSET_CTS_Enabled (1UL) _UARTE_INTENSET_CTS_Set (1UL) _UARTE_INTENCLR_TXSTOPPED_Pos (22UL) _UARTE_INTENCLR_TXSTOPPED_Msk (0x1UL << UARTE_INTENCLR_TXSTOPPED_Pos) _UARTE_INTENCLR_TXSTOPPED_Disabled (0UL) _UARTE_INTENCLR_TXSTOPPED_Enabled (1UL) _UARTE_INTENCLR_TXSTOPPED_Clear (1UL) _UARTE_INTENCLR_TXSTARTED_Pos (20UL) _UARTE_INTENCLR_TXSTARTED_Msk (0x1UL << UARTE_INTENCLR_TXSTARTED_Pos) _UARTE_INTENCLR_TXSTARTED_Disabled (0UL) _UARTE_INTENCLR_TXSTARTED_Enabled (1UL) _UARTE_INTENCLR_TXSTARTED_Clear (1UL) _UARTE_INTENCLR_RXSTARTED_Pos (19UL) _UARTE_INTENCLR_RXSTARTED_Msk (0x1UL << UARTE_INTENCLR_RXSTARTED_Pos) _UARTE_INTENCLR_RXSTARTED_Disabled (0UL) _UARTE_INTENCLR_RXSTARTED_Enabled (1UL) _UARTE_INTENCLR_RXSTARTED_Clear (1UL) _UARTE_INTENCLR_RXTO_Pos (17UL) _UARTE_INTENCLR_RXTO_Msk (0x1UL << UARTE_INTENCLR_RXTO_Pos) _UARTE_INTENCLR_RXTO_Disabled (0UL) _UARTE_INTENCLR_RXTO_Enabled (1UL) _UARTE_INTENCLR_RXTO_Clear (1UL) _UARTE_INTENCLR_ERROR_Pos (9UL) _UARTE_INTENCLR_ERROR_Msk (0x1UL << UARTE_INTENCLR_ERROR_Pos) _UARTE_INTENCLR_ERROR_Disabled (0UL) _UARTE_INTENCLR_ERROR_Enabled (1UL) _UARTE_INTENCLR_ERROR_Clear (1UL) _UARTE_INTENCLR_ENDTX_Pos (8UL) _UARTE_INTENCLR_ENDTX_Msk (0x1UL << UARTE_INTENCLR_ENDTX_Pos) _UARTE_INTENCLR_ENDTX_Disabled (0UL) _UARTE_INTENCLR_ENDTX_Enabled (1UL) _UARTE_INTENCLR_ENDTX_Clear (1UL) _UARTE_INTENCLR_TXDRDY_Pos (7UL) _UARTE_INTENCLR_TXDRDY_Msk (0x1UL << UARTE_INTENCLR_TXDRDY_Pos) _UARTE_INTENCLR_TXDRDY_Disabled (0UL) _UARTE_INTENCLR_TXDRDY_Enabled (1UL) _UARTE_INTENCLR_TXDRDY_Clear (1UL) _UARTE_INTENCLR_ENDRX_Pos (4UL) _UARTE_INTENCLR_ENDRX_Msk (0x1UL << UARTE_INTENCLR_ENDRX_Pos) _UARTE_INTENCLR_ENDRX_Disabled (0UL) _UARTE_INTENCLR_ENDRX_Enabled (1UL) _UARTE_INTENCLR_ENDRX_Clear (1UL) _UARTE_INTENCLR_RXDRDY_Pos (2UL) _UARTE_INTENCLR_RXDRDY_Msk (0x1UL << UARTE_INTENCLR_RXDRDY_Pos) _UARTE_INTENCLR_RXDRDY_Disabled (0UL) _UARTE_INTENCLR_RXDRDY_Enabled (1UL) _UARTE_INTENCLR_RXDRDY_Clear (1UL) _UARTE_INTENCLR_NCTS_Pos (1UL) _UARTE_INTENCLR_NCTS_Msk (0x1UL << UARTE_INTENCLR_NCTS_Pos) _UARTE_INTENCLR_NCTS_Disabled (0UL) _UARTE_INTENCLR_NCTS_Enabled (1UL) _UARTE_INTENCLR_NCTS_Clear (1UL) _UARTE_INTENCLR_CTS_Pos (0UL) _UARTE_INTENCLR_CTS_Msk (0x1UL << UARTE_INTENCLR_CTS_Pos) _UARTE_INTENCLR_CTS_Disabled (0UL) _UARTE_INTENCLR_CTS_Enabled (1UL) _UARTE_INTENCLR_CTS_Clear (1UL) _UARTE_ERRORSRC_BREAK_Pos (3UL) _UARTE_ERRORSRC_BREAK_Msk (0x1UL << UARTE_ERRORSRC_BREAK_Pos) _UARTE_ERRORSRC_BREAK_NotPresent (0UL) _UARTE_ERRORSRC_BREAK_Present (1UL) _UARTE_ERRORSRC_FRAMING_Pos (2UL) _UARTE_ERRORSRC_FRAMING_Msk (0x1UL << UARTE_ERRORSRC_FRAMING_Pos) _UARTE_ERRORSRC_FRAMING_NotPresent (0UL) _UARTE_ERRORSRC_FRAMING_Present (1UL) _UARTE_ERRORSRC_PARITY_Pos (1UL) _UARTE_ERRORSRC_PARITY_Msk (0x1UL << UARTE_ERRORSRC_PARITY_Pos) _UARTE_ERRORSRC_PARITY_NotPresent (0UL) _UARTE_ERRORSRC_PARITY_Present (1UL) _UARTE_ERRORSRC_OVERRUN_Pos (0UL) _UARTE_ERRORSRC_OVERRUN_Msk (0x1UL << UARTE_ERRORSRC_OVERRUN_Pos) _UARTE_ERRORSRC_OVERRUN_NotPresent (0UL) _UARTE_ERRORSRC_OVERRUN_Present (1UL) _UARTE_ENABLE_ENABLE_Pos (0UL) _UARTE_ENABLE_ENABLE_Msk (0xFUL << UARTE_ENABLE_ENABLE_Pos) _UARTE_ENABLE_ENABLE_Disabled (0UL) _UARTE_ENABLE_ENABLE_Enabled (8UL) `UARTE_PSEL_RTS_CONNECT_Pos (31UL) `UARTE_PSEL_RTS_CONNECT_Msk (0x1UL << UARTE_PSEL_RTS_CONNECT_Pos) `UARTE_PSEL_RTS_CONNECT_Connected (0UL) `UARTE_PSEL_RTS_CONNECT_Disconnected (1UL) `UARTE_PSEL_RTS_PIN_Pos (0UL) `UARTE_PSEL_RTS_PIN_Msk (0x1FUL << UARTE_PSEL_RTS_PIN_Pos) `UARTE_PSEL_TXD_CONNECT_Pos (31UL) `UARTE_PSEL_TXD_CONNECT_Msk (0x1UL << UARTE_PSEL_TXD_CONNECT_Pos) `UARTE_PSEL_TXD_CONNECT_Connected (0UL) `UARTE_PSEL_TXD_CONNECT_Disconnected (1UL) `UARTE_PSEL_TXD_PIN_Pos (0UL) `UARTE_PSEL_TXD_PIN_Msk (0x1FUL << UARTE_PSEL_TXD_PIN_Pos) `UARTE_PSEL_CTS_CONNECT_Pos (31UL) `UARTE_PSEL_CTS_CONNECT_Msk (0x1UL << UARTE_PSEL_CTS_CONNECT_Pos) `UARTE_PSEL_CTS_CONNECT_Connected (0UL) `UARTE_PSEL_CTS_CONNECT_Disconnected (1UL) `UARTE_PSEL_CTS_PIN_Pos (0UL) `UARTE_PSEL_CTS_PIN_Msk (0x1FUL << UARTE_PSEL_CTS_PIN_Pos) `UARTE_PSEL_RXD_CONNECT_Pos (31UL) `UARTE_PSEL_RXD_CONNECT_Msk (0x1UL << UARTE_PSEL_RXD_CONNECT_Pos) `UARTE_PSEL_RXD_CONNECT_Connected (0UL) `UARTE_PSEL_RXD_CONNECT_Disconnected (1UL) `UARTE_PSEL_RXD_PIN_Pos (0UL) `UARTE_PSEL_RXD_PIN_Msk (0x1FUL << UARTE_PSEL_RXD_PIN_Pos) `UARTE_BAUDRATE_BAUDRATE_Pos (0UL) `UARTE_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UARTE_BAUDRATE_BAUDRATE_Pos) `UARTE_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL) `UARTE_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL) `UARTE_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL) `UARTE_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL) `UARTE_BAUDRATE_BAUDRATE_Baud14400 (0x003AF000UL) `UARTE_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL) `UARTE_BAUDRATE_BAUDRATE_Baud28800 (0x0075C000UL) `UARTE_BAUDRATE_BAUDRATE_Baud31250 (0x00800000UL) `UARTE_BAUDRATE_BAUDRATE_Baud38400 (0x009D0000UL) `UARTE_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL) `UARTE_BAUDRATE_BAUDRATE_Baud57600 (0x00EB0000UL) `UARTE_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL) `UARTE_BAUDRATE_BAUDRATE_Baud115200 (0x01D60000UL) `UARTE_BAUDRATE_BAUDRATE_Baud230400 (0x03B00000UL) `UARTE_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL) `UARTE_BAUDRATE_BAUDRATE_Baud460800 (0x07400000UL) `UARTE_BAUDRATE_BAUDRATE_Baud921600 (0x0F000000UL) `UARTE_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL) `UARTE_RXD_PTR_PTR_Pos (0UL) `UARTE_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_RXD_PTR_PTR_Pos) `UARTE_RXD_MAXCNT_MAXCNT_Pos (0UL) `UARTE_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << UARTE_RXD_MAXCNT_MAXCNT_Pos) `UARTE_RXD_AMOUNT_AMOUNT_Pos (0UL) `UARTE_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << UARTE_RXD_AMOUNT_AMOUNT_Pos) `UARTE_TXD_PTR_PTR_Pos (0UL) `UARTE_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_TXD_PTR_PTR_Pos) `UARTE_TXD_MAXCNT_MAXCNT_Pos (0UL) `UARTE_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << UARTE_TXD_MAXCNT_MAXCNT_Pos) `UARTE_TXD_AMOUNT_AMOUNT_Pos (0UL) `UARTE_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << UARTE_TXD_AMOUNT_AMOUNT_Pos) `UARTE_CONFIG_PARITY_Pos (1UL) `UARTE_CONFIG_PARITY_Msk (0x7UL << UARTE_CONFIG_PARITY_Pos) `UARTE_CONFIG_PARITY_Excluded (0x0UL) `UARTE_CONFIG_PARITY_Included (0x7UL) `UARTE_CONFIG_HWFC_Pos (0UL) `UARTE_CONFIG_HWFC_Msk (0x1UL << UARTE_CONFIG_HWFC_Pos) aUARTE_CONFIG_HWFC_Disabled (0UL) aUARTE_CONFIG_HWFC_Enabled (1UL) aUICR_NRFFW_NRFFW_Pos (0UL) aUICR_NRFFW_NRFFW_Msk (0xFFFFFFFFUL << UICR_NRFFW_NRFFW_Pos) aUICR_NRFHW_NRFHW_Pos (0UL) aUICR_NRFHW_NRFHW_Msk (0xFFFFFFFFUL << UICR_NRFHW_NRFHW_Pos) aUICR_CUSTOMER_CUSTOMER_Pos (0UL) aUICR_CUSTOMER_CUSTOMER_Msk (0xFFFFFFFFUL << UICR_CUSTOMER_CUSTOMER_Pos) aUICR_PSELRESET_CONNECT_Pos (31UL) aUICR_PSELRESET_CONNECT_Msk (0x1UL << UICR_PSELRESET_CONNECT_Pos) aUICR_PSELRESET_CONNECT_Connected (0UL) aUICR_PSELRESET_CONNECT_Disconnected (1UL) aUICR_PSELRESET_PIN_Pos (0UL) aUICR_PSELRESET_PIN_Msk (0x1FUL << UICR_PSELRESET_PIN_Pos) aUICR_APPROTECT_PALL_Pos (0UL) aUICR_APPROTECT_PALL_Msk (0xFFUL << UICR_APPROTECT_PALL_Pos) aUICR_APPROTECT_PALL_Enabled (0x00UL) aUICR_APPROTECT_PALL_Disabled (0xFFUL) aUICR_NFCPINS_PROTECT_Pos (0UL) aUICR_NFCPINS_PROTECT_Msk (0x1UL << UICR_NFCPINS_PROTECT_Pos) aUICR_NFCPINS_PROTECT_Disabled (0UL) aUICR_NFCPINS_PROTECT_NFC (1UL) aWDT_INTENSET_TIMEOUT_Pos (0UL) aWDT_INTENSET_TIMEOUT_Msk (0x1UL << WDT_INTENSET_TIMEOUT_Pos) aWDT_INTENSET_TIMEOUT_Disabled (0UL) aWDT_INTENSET_TIMEOUT_Enabled (1UL) aWDT_INTENSET_TIMEOUT_Set (1UL) aWDT_INTENCLR_TIMEOUT_Pos (0UL) aWDT_INTENCLR_TIMEOUT_Msk (0x1UL << WDT_INTENCLR_TIMEOUT_Pos) aWDT_INTENCLR_TIMEOUT_Disabled (0UL) aWDT_INTENCLR_TIMEOUT_Enabled (1UL) aWDT_INTENCLR_TIMEOUT_Clear (1UL) aWDT_RUNSTATUS_RUNSTATUS_Pos (0UL) aWDT_RUNSTATUS_RUNSTATUS_Msk (0x1UL << WDT_RUNSTATUS_RUNSTATUS_Pos) aWDT_RUNSTATUS_RUNSTATUS_NotRunning (0UL) aWDT_RUNSTATUS_RUNSTATUS_Running (1UL) aWDT_REQSTATUS_RR7_Pos (7UL) aWDT_REQSTATUS_RR7_Msk (0x1UL << WDT_REQSTATUS_RR7_Pos) aWDT_REQSTATUS_RR7_DisabledOrRequested (0UL) aWDT_REQSTATUS_RR7_EnabledAndUnrequested (1UL) aWDT_REQSTATUS_RR6_Pos (6UL) aWDT_REQSTATUS_RR6_Msk (0x1UL << WDT_REQSTATUS_RR6_Pos) aWDT_REQSTATUS_RR6_DisabledOrRequested (0UL) aWDT_REQSTATUS_RR6_EnabledAndUnrequested (1UL) aWDT_REQSTATUS_RR5_Pos (5UL) aWDT_REQSTATUS_RR5_Msk (0x1UL << WDT_REQSTATUS_RR5_Pos) aWDT_REQSTATUS_RR5_DisabledOrRequested (0UL) aWDT_REQSTATUS_RR5_EnabledAndUnrequested (1UL) aWDT_REQSTATUS_RR4_Pos (4UL) aWDT_REQSTATUS_RR4_Msk (0x1UL << WDT_REQSTATUS_RR4_Pos) aWDT_REQSTATUS_RR4_DisabledOrRequested (0UL) aWDT_REQSTATUS_RR4_EnabledAndUnrequested (1UL) aWDT_REQSTATUS_RR3_Pos (3UL) aWDT_REQSTATUS_RR3_Msk (0x1UL << WDT_REQSTATUS_RR3_Pos) aWDT_REQSTATUS_RR3_DisabledOrRequested (0UL) aWDT_REQSTATUS_RR3_EnabledAndUnrequested (1UL) aWDT_REQSTATUS_RR2_Pos (2UL) aWDT_REQSTATUS_RR2_Msk (0x1UL << WDT_REQSTATUS_RR2_Pos) bWDT_REQSTATUS_RR2_DisabledOrRequested (0UL) bWDT_REQSTATUS_RR2_EnabledAndUnrequested (1UL) bWDT_REQSTATUS_RR1_Pos (1UL) bWDT_REQSTATUS_RR1_Msk (0x1UL << WDT_REQSTATUS_RR1_Pos) bWDT_REQSTATUS_RR1_DisabledOrRequested (0UL) bWDT_REQSTATUS_RR1_EnabledAndUnrequested (1UL) bWDT_REQSTATUS_RR0_Pos (0UL) bWDT_REQSTATUS_RR0_Msk (0x1UL << WDT_REQSTATUS_RR0_Pos) bWDT_REQSTATUS_RR0_DisabledOrRequested (0UL) bWDT_REQSTATUS_RR0_EnabledAndUnrequested (1UL) bWDT_CRV_CRV_Pos (0UL) bWDT_CRV_CRV_Msk (0xFFFFFFFFUL << WDT_CRV_CRV_Pos) bWDT_RREN_RR7_Pos (7UL) bWDT_RREN_RR7_Msk (0x1UL << WDT_RREN_RR7_Pos) bWDT_RREN_RR7_Disabled (0UL) bWDT_RREN_RR7_Enabled (1UL) bWDT_RREN_RR6_Pos (6UL) bWDT_RREN_RR6_Msk (0x1UL << WDT_RREN_RR6_Pos) bWDT_RREN_RR6_Disabled (0UL) bWDT_RREN_RR6_Enabled (1UL) bWDT_RREN_RR5_Pos (5UL) bWDT_RREN_RR5_Msk (0x1UL << WDT_RREN_RR5_Pos) bWDT_RREN_RR5_Disabled (0UL) bWDT_RREN_RR5_Enabled (1UL) bWDT_RREN_RR4_Pos (4UL) bWDT_RREN_RR4_Msk (0x1UL << WDT_RREN_RR4_Pos) bWDT_RREN_RR4_Disabled (0UL) bWDT_RREN_RR4_Enabled (1UL) bWDT_RREN_RR3_Pos (3UL) bWDT_RREN_RR3_Msk (0x1UL << WDT_RREN_RR3_Pos) bWDT_RREN_RR3_Disabled (0UL) bWDT_RREN_RR3_Enabled (1UL) bWDT_RREN_RR2_Pos (2UL) bWDT_RREN_RR2_Msk (0x1UL << WDT_RREN_RR2_Pos) bWDT_RREN_RR2_Disabled (0UL) bWDT_RREN_RR2_Enabled (1UL) bWDT_RREN_RR1_Pos (1UL) bWDT_RREN_RR1_Msk (0x1UL << WDT_RREN_RR1_Pos) bWDT_RREN_RR1_Disabled (0UL) bWDT_RREN_RR1_Enabled (1UL) bWDT_RREN_RR0_Pos (0UL) bWDT_RREN_RR0_Msk (0x1UL << WDT_RREN_RR0_Pos) bWDT_RREN_RR0_Disabled (0UL) bWDT_RREN_RR0_Enabled (1UL) bWDT_CONFIG_HALT_Pos (3UL) bWDT_CONFIG_HALT_Msk (0x1UL << WDT_CONFIG_HALT_Pos) bWDT_CONFIG_HALT_Pause (0UL) bWDT_CONFIG_HALT_Run (1UL) bWDT_CONFIG_SLEEP_Pos (0UL) bWDT_CONFIG_SLEEP_Msk (0x1UL << WDT_CONFIG_SLEEP_Pos) bWDT_CONFIG_SLEEP_Pause (0UL) bWDT_CONFIG_SLEEP_Run (1UL) bWDT_RR_RR_Pos (0UL) bWDT_RR_RR_Msk (0xFFFFFFFFUL << WDT_RR_RR_Pos) bWDT_RR_RR_Reload (0x6E524635UL)   X    M            ..\..\..\..\..\..\components\device\  nrf52_bitfields.h             
..\..\..\..\..\..\components\device\nrf52_bitfields.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                       NRF51_TO_NRF52_H  ,UART0_IRQHandler UARTE0_UART0_IRQHandler -SPI0_TWI0_IRQHandler SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQHandler .SPI1_TWI1_IRQHandler SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQHandler /ADC_IRQHandler SAADC_IRQHandler 0LPCOMP_IRQHandler COMP_LPCOMP_IRQHandler 1SWI0_IRQHandler SWI0_EGU0_IRQHandler 2SWI1_IRQHandler SWI1_EGU1_IRQHandler 3SWI2_IRQHandler SWI2_EGU2_IRQHandler 4SWI3_IRQHandler SWI3_EGU3_IRQHandler 5SWI4_IRQHandler SWI4_EGU4_IRQHandler 6SWI5_IRQHandler SWI5_EGU5_IRQHandler 8UART0_IRQn UARTE0_UART0_IRQn 9SPI0_TWI0_IRQn SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn :SPI1_TWI1_IRQn SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn ;ADC_IRQn SAADC_IRQn <LPCOMP_IRQn COMP_LPCOMP_IRQn =SWI0_IRQn SWI0_EGU0_IRQn >SWI1_IRQn SWI1_EGU1_IRQn ?SWI2_IRQn SWI2_EGU2_IRQn @SWI3_IRQn SWI3_EGU3_IRQn ASWI4_IRQn SWI4_EGU4_IRQn BSWI5_IRQn SWI5_EGU5_IRQn GRBPCONF APPROTECT IUICR_RBPCONF_PALL_Pos UICR_APPROTECT_PALL_Pos JUICR_RBPCONF_PALL_Msk UICR_APPROTECT_PALL_Msk KUICR_RBPCONF_PALL_Enabled UICR_APPROTECT_PALL_Enabled LUICR_RBPCONF_PALL_Disabled UICR_APPROTECT_PALL_Disabled QNRF_GPIO NRF_P0 RNRF_GPIO_BASE NRF_P0_BASE WPSELLED PSEL.LED XPSELA PSEL.A YPSELB PSEL.B ^PSELSCK PSEL.SCK _PSELMISO PSEL.MISO `PSELMOSI PSEL.MOSI aPSELCSN PSEL.CSN dRXDPTR RXD.PTR eMAXRX RXD.MAXCNT fAMOUNTRX RXD.AMOUNT hSPIS_MAXRX_MAXRX_Pos SPIS_RXD_MAXCNT_MAXCNT_Pos iSPIS_MAXRX_MAXRX_Msk SPIS_RXD_MAXCNT_MAXCNT_Msk kSPIS_AMOUNTRX_AMOUNTRX_Pos SPIS_RXD_AMOUNT_AMOUNT_Pos lSPIS_AMOUNTRX_AMOUNTRX_Msk SPIS_RXD_AMOUNT_AMOUNT_Msk oTXDPTR TXD.PTR pMAXTX TXD.MAXCNT qAMOUNTTX TXD.AMOUNT sSPIS_MAXTX_MAXTX_Pos SPIS_TXD_MAXCNT_MAXCNT_Pos tSPIS_MAXTX_MAXTX_Msk SPIS_TXD_MAXCNT_MAXCNT_Msk vSPIS_AMOUNTTX_AMOUNTTX_Pos SPIS_TXD_AMOUNT_AMOUNT_Pos wSPIS_AMOUNTTX_AMOUNTTX_Msk SPIS_TXD_AMOUNT_AMOUNT_Msk |NRF_MPU NRF_BPROT MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Msk MPU_DISABLEINDEBUG_DISABLEINDEBUG_Enabled BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Enabled MPU_DISABLEINDEBUG_DISABLEINDEBUG_Disabled BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Disabled PROTENSET0 CONFIG0 PROTENSET1 CONFIG1 MPU_PROTENSET1_PROTREG63_Pos BPROT_CONFIG1_REGION63_Pos MPU_PROTENSET1_PROTREG63_Msk BPROT_CONFIG1_REGION63_Msk MPU_PROTENSET1_PROTREG63_Disabled BPROT_CONFIG1_REGION63_Disabled MPU_PROTENSET1_PROTREG63_Enabled BPROT_CONFIG1_REGION63_Enabled MPU_PROTENSET1_PROTREG63_Set BPROT_CONFIG1_REGION63_Enabled MPU_PROTENSET1_PROTREG62_Pos BPROT_CONFIG1_REGION62_Pos MPU_PROTENSET1_PROTREG62_Msk BPROT_CONFIG1_REGION62_Msk MPU_PROTENSET1_PROTREG62_Disabled BPROT_CONFIG1_REGION62_Disabled MPU_PROTENSET1_PROTREG62_Enabled BPROT_CONFIG1_REGION62_Enabled MPU_PROTENSET1_PROTREG62_Set BPROT_CONFIG1_REGION62_Enabled MPU_PROTENSET1_PROTREG61_Pos BPROT_CONFIG1_REGION61_Pos MPU_PROTENSET1_PROTREG61_Msk BPROT_CONFIG1_REGION61_Msk MPU_PROTENSET1_PROTREG61_Disabled BPROT_CONFIG1_REGION61_Disabled MPU_PROTENSET1_PROTREG61_Enabled BPROT_CONFIG1_REGION61_Enabled MPU_PROTENSET1_PROTREG61_Set BPROT_CONFIG1_REGION61_Enabled MPU_PROTENSET1_PROTREG60_Pos BPROT_CONFIG1_REGION60_Pos MPU_PROTENSET1_PROTREG60_Msk BPROT_CONFIG1_REGION60_Msk MPU_PROTENSET1_PROTREG60_Disabled BPROT_CONFIG1_REGION60_Disabled MPU_PROTENSET1_PROTREG60_Enabled BPROT_CONFIG1_REGION60_Enabled MPU_PROTENSET1_PROTREG60_Set BPROT_CONFIG1_REGION60_Enabled MPU_PROTENSET1_PROTREG59_Pos BPROT_CONFIG1_REGION59_Pos MPU_PROTENSET1_PROTREG59_Msk BPROT_CONFIG1_REGION59_Msk MPU_PROTENSET1_PROTREG59_Disabled BPROT_CONFIG1_REGION59_Disabled MPU_PROTENSET1_PROTREG59_Enabled BPROT_CONFIG1_REGION59_Enabled MPU_PROTENSET1_PROTREG59_Set BPROT_CONFIG1_REGION59_Enabled MPU_PROTENSET1_PROTREG58_Pos BPROT_CONFIG1_REGION58_Pos MPU_PROTENSET1_PROTREG58_Msk BPROT_CONFIG1_REGION58_Msk MPU_PROTENSET1_PROTREG58_Disabled BPROT_CONFIG1_REGION58_Disabled MPU_PROTENSET1_PROTREG58_Enabled BPROT_CONFIG1_REGION58_Enabled MPU_PROTENSET1_PROTREG58_Set BPROT_CONFIG1_REGION58_Enabled MPU_PROTENSET1_PROTREG57_Pos BPROT_CONFIG1_REGION57_Pos MPU_PROTENSET1_PROTREG57_Msk BPROT_CONFIG1_REGION57_Msk MPU_PROTENSET1_PROTREG57_Disabled BPROT_CONFIG1_REGION57_Disabled MPU_PROTENSET1_PROTREG57_Enabled BPROT_CONFIG1_REGION57_Enabled MPU_PROTENSET1_PROTREG57_Set BPROT_CONFIG1_REGION57_Enabled MPU_PROTENSET1_PROTREG56_Pos BPROT_CONFIG1_REGION56_Pos MPU_PROTENSET1_PROTREG56_Msk BPROT_CONFIG1_REGION56_Msk MPU_PROTENSET1_PROTREG56_Disabled BPROT_CONFIG1_REGION56_Disabled MPU_PROTENSET1_PROTREG56_Enabled BPROT_CONFIG1_REGION56_Enabled MPU_PROTENSET1_PROTREG56_Set BPROT_CONFIG1_REGION56_Enabled MPU_PROTENSET1_PROTREG55_Pos BPROT_CONFIG1_REGION55_Pos MPU_PROTENSET1_PROTREG55_Msk BPROT_CONFIG1_REGION55_Msk MPU_PROTENSET1_PROTREG55_Disabled BPROT_CONFIG1_REGION55_Disabled MPU_PROTENSET1_PROTREG55_Enabled BPROT_CONFIG1_REGION55_Enabled MPU_PROTENSET1_PROTREG55_Set BPROT_CONFIG1_REGION55_Enabled MPU_PROTENSET1_PROTREG54_Pos BPROT_CONFIG1_REGION54_Pos MPU_PROTENSET1_PROTREG54_Msk BPROT_CONFIG1_REGION54_Msk MPU_PROTENSET1_PROTREG54_Disabled BPROT_CONFIG1_REGION54_Disabled MPU_PROTENSET1_PROTREG54_Enabled BPROT_CONFIG1_REGION54_Enabled MPU_PROTENSET1_PROTREG54_Set BPROT_CONFIG1_REGION54_Enabled MPU_PROTENSET1_PROTREG53_Pos BPROT_CONFIG1_REGION53_Pos MPU_PROTENSET1_PROTREG53_Msk BPROT_CONFIG1_REGION53_Msk MPU_PROTENSET1_PROTREG53_Disabled BPROT_CONFIG1_REGION53_Disabled MPU_PROTENSET1_PROTREG53_Enabled BPROT_CONFIG1_REGION53_Enabled MPU_PROTENSET1_PROTREG53_Set BPROT_CONFIG1_REGION53_Enabled MPU_PROTENSET1_PROTREG52_Pos BPROT_CONFIG1_REGION52_Pos MPU_PROTENSET1_PROTREG52_Msk BPROT_CONFIG1_REGION52_Msk MPU_PROTENSET1_PROTREG52_Disabled BPROT_CONFIG1_REGION52_Disabled MPU_PROTENSET1_PROTREG52_Enabled BPROT_CONFIG1_REGION52_Enabled MPU_PROTENSET1_PROTREG52_Set BPROT_CONFIG1_REGION52_Enabled MPU_PROTENSET1_PROTREG51_Pos BPROT_CONFIG1_REGION51_Pos MPU_PROTENSET1_PROTREG51_Msk BPROT_CONFIG1_REGION51_Msk MPU_PROTENSET1_PROTREG51_Disabled BPROT_CONFIG1_REGION51_Disabled MPU_PROTENSET1_PROTREG51_Enabled BPROT_CONFIG1_REGION51_Enabled MPU_PROTENSET1_PROTREG51_Set BPROT_CONFIG1_REGION51_Enabled MPU_PROTENSET1_PROTREG50_Pos BPROT_CONFIG1_REGION50_Pos MPU_PROTENSET1_PROTREG50_Msk BPROT_CONFIG1_REGION50_Msk MPU_PROTENSET1_PROTREG50_Disabled BPROT_CONFIG1_REGION50_Disabled MPU_PROTENSET1_PROTREG50_Enabled BPROT_CONFIG1_REGION50_Enabled MPU_PROTENSET1_PROTREG50_Set BPROT_CONFIG1_REGION50_Enabled MPU_PROTENSET1_PROTREG49_Pos BPROT_CONFIG1_REGION49_Pos MPU_PROTENSET1_PROTREG49_Msk BPROT_CONFIG1_REGION49_Msk MPU_PROTENSET1_PROTREG49_Disabled BPROT_CONFIG1_REGION49_Disabled MPU_PROTENSET1_PROTREG49_Enabled BPROT_CONFIG1_REGION49_Enabled MPU_PROTENSET1_PROTREG49_Set BPROT_CONFIG1_REGION49_Enabled MPU_PROTENSET1_PROTREG48_Pos BPROT_CONFIG1_REGION48_Pos MPU_PROTENSET1_PROTREG48_Msk BPROT_CONFIG1_REGION48_Msk MPU_PROTENSET1_PROTREG48_Disabled BPROT_CONFIG1_REGION48_Disabled MPU_PROTENSET1_PROTREG48_Enabled BPROT_CONFIG1_REGION48_Enabled MPU_PROTENSET1_PROTREG48_Set BPROT_CONFIG1_REGION48_Enabled MPU_PROTENSET1_PROTREG47_Pos BPROT_CONFIG1_REGION47_Pos MPU_PROTENSET1_PROTREG47_Msk BPROT_CONFIG1_REGION47_Msk MPU_PROTENSET1_PROTREG47_Disabled BPROT_CONFIG1_REGION47_Disabled MPU_PROTENSET1_PROTREG47_Enabled BPROT_CONFIG1_REGION47_Enabled MPU_PROTENSET1_PROTREG47_Set BPROT_CONFIG1_REGION47_Enabled MPU_PROTENSET1_PROTREG46_Pos BPROT_CONFIG1_REGION46_Pos MPU_PROTENSET1_PROTREG46_Msk BPROT_CONFIG1_REGION46_Msk MPU_PROTENSET1_PROTREG46_Disabled BPROT_CONFIG1_REGION46_Disabled MPU_PROTENSET1_PROTREG46_Enabled BPROT_CONFIG1_REGION46_Enabled MPU_PROTENSET1_PROTREG46_Set BPROT_CONFIG1_REGION46_Enabled MPU_PROTENSET1_PROTREG45_Pos BPROT_CONFIG1_REGION45_Pos MPU_PROTENSET1_PROTREG45_Msk BPROT_CONFIG1_REGION45_Msk MPU_PROTENSET1_PROTREG45_Disabled BPROT_CONFIG1_REGION45_Disabled MPU_PROTENSET1_PROTREG45_Enabled BPROT_CONFIG1_REGION45_Enabled MPU_PROTENSET1_PROTREG45_Set BPROT_CONFIG1_REGION45_Enabled MPU_PROTENSET1_PROTREG44_Pos BPROT_CONFIG1_REGION44_Pos MPU_PROTENSET1_PROTREG44_Msk BPROT_CONFIG1_REGION44_Msk MPU_PROTENSET1_PROTREG44_Disabled BPROT_CONFIG1_REGION44_Disabled MPU_PROTENSET1_PROTREG44_Enabled BPROT_CONFIG1_REGION44_Enabled MPU_PROTENSET1_PROTREG44_Set BPROT_CONFIG1_REGION44_Enabled MPU_PROTENSET1_PROTREG43_Pos BPROT_CONFIG1_REGION43_Pos MPU_PROTENSET1_PROTREG43_Msk BPROT_CONFIG1_REGION43_Msk MPU_PROTENSET1_PROTREG43_Disabled BPROT_CONFIG1_REGION43_Disabled MPU_PROTENSET1_PROTREG43_Enabled BPROT_CONFIG1_REGION43_Enabled MPU_PROTENSET1_PROTREG43_Set BPROT_CONFIG1_REGION43_Enabled MPU_PROTENSET1_PROTREG42_Pos BPROT_CONFIG1_REGION42_Pos MPU_PROTENSET1_PROTREG42_Msk BPROT_CONFIG1_REGION42_Msk MPU_PROTENSET1_PROTREG42_Disabled BPROT_CONFIG1_REGION42_Disabled MPU_PROTENSET1_PROTREG42_Enabled BPROT_CONFIG1_REGION42_Enabled MPU_PROTENSET1_PROTREG42_Set BPROT_CONFIG1_REGION42_Enabled MPU_PROTENSET1_PROTREG41_Pos BPROT_CONFIG1_REGION41_Pos MPU_PROTENSET1_PROTREG41_Msk BPROT_CONFIG1_REGION41_Msk MPU_PROTENSET1_PROTREG41_Disabled BPROT_CONFIG1_REGION41_Disabled MPU_PROTENSET1_PROTREG41_Enabled BPROT_CONFIG1_REGION41_Enabled MPU_PROTENSET1_PROTREG41_Set BPROT_CONFIG1_REGION41_Enabled MPU_PROTENSET1_PROTREG40_Pos BPROT_CONFIG1_REGION40_Pos MPU_PROTENSET1_PROTREG40_Msk BPROT_CONFIG1_REGION40_Msk MPU_PROTENSET1_PROTREG40_Disabled BPROT_CONFIG1_REGION40_Disabled MPU_PROTENSET1_PROTREG40_Enabled BPROT_CONFIG1_REGION40_Enabled MPU_PROTENSET1_PROTREG40_Set BPROT_CONFIG1_REGION40_Enabled MPU_PROTENSET1_PROTREG39_Pos BPROT_CONFIG1_REGION39_Pos MPU_PROTENSET1_PROTREG39_Msk BPROT_CONFIG1_REGION39_Msk MPU_PROTENSET1_PROTREG39_Disabled BPROT_CONFIG1_REGION39_Disabled MPU_PROTENSET1_PROTREG39_Enabled BPROT_CONFIG1_REGION39_Enabled MPU_PROTENSET1_PROTREG39_Set BPROT_CONFIG1_REGION39_Enabled MPU_PROTENSET1_PROTREG38_Pos BPROT_CONFIG1_REGION38_Pos MPU_PROTENSET1_PROTREG38_Msk BPROT_CONFIG1_REGION38_Msk MPU_PROTENSET1_PROTREG38_Disabled BPROT_CONFIG1_REGION38_Disabled MPU_PROTENSET1_PROTREG38_Enabled BPROT_CONFIG1_REGION38_Enabled MPU_PROTENSET1_PROTREG38_Set BPROT_CONFIG1_REGION38_Enabled MPU_PROTENSET1_PROTREG37_Pos BPROT_CONFIG1_REGION37_Pos MPU_PROTENSET1_PROTREG37_Msk BPROT_CONFIG1_REGION37_Msk MPU_PROTENSET1_PROTREG37_Disabled BPROT_CONFIG1_REGION37_Disabled MPU_PROTENSET1_PROTREG37_Enabled BPROT_CONFIG1_REGION37_Enabled MPU_PROTENSET1_PROTREG37_Set BPROT_CONFIG1_REGION37_Enabled MPU_PROTENSET1_PROTREG36_Pos BPROT_CONFIG1_REGION36_Pos MPU_PROTENSET1_PROTREG36_Msk BPROT_CONFIG1_REGION36_Msk MPU_PROTENSET1_PROTREG36_Disabled BPROT_CONFIG1_REGION36_Disabled MPU_PROTENSET1_PROTREG36_Enabled BPROT_CONFIG1_REGION36_Enabled MPU_PROTENSET1_PROTREG36_Set BPROT_CONFIG1_REGION36_Enabled MPU_PROTENSET1_PROTREG35_Pos BPROT_CONFIG1_REGION35_Pos MPU_PROTENSET1_PROTREG35_Msk BPROT_CONFIG1_REGION35_Msk MPU_PROTENSET1_PROTREG35_Disabled BPROT_CONFIG1_REGION35_Disabled MPU_PROTENSET1_PROTREG35_Enabled BPROT_CONFIG1_REGION35_Enabled MPU_PROTENSET1_PROTREG35_Set BPROT_CONFIG1_REGION35_Enabled MPU_PROTENSET1_PROTREG34_Pos BPROT_CONFIG1_REGION34_Pos MPU_PROTENSET1_PROTREG34_Msk BPROT_CONFIG1_REGION34_Msk MPU_PROTENSET1_PROTREG34_Disabled BPROT_CONFIG1_REGION34_Disabled MPU_PROTENSET1_PROTREG34_Enabled BPROT_CONFIG1_REGION34_Enabled MPU_PROTENSET1_PROTREG34_Set BPROT_CONFIG1_REGION34_Enabled MPU_PROTENSET1_PROTREG33_Pos BPROT_CONFIG1_REGION33_Pos MPU_PROTENSET1_PROTREG33_Msk BPROT_CONFIG1_REGION33_Msk MPU_PROTENSET1_PROTREG33_Disabled BPROT_CONFIG1_REGION33_Disabled MPU_PROTENSET1_PROTREG33_Enabled BPROT_CONFIG1_REGION33_Enabled MPU_PROTENSET1_PROTREG33_Set BPROT_CONFIG1_REGION33_Enabled MPU_PROTENSET1_PROTREG32_Pos BPROT_CONFIG1_REGION32_Pos MPU_PROTENSET1_PROTREG32_Msk BPROT_CONFIG1_REGION32_Msk MPU_PROTENSET1_PROTREG32_Disabled BPROT_CONFIG1_REGION32_Disabled MPU_PROTENSET1_PROTREG32_Enabled BPROT_CONFIG1_REGION32_Enabled MPU_PROTENSET1_PROTREG32_Set BPROT_CONFIG1_REGION32_Enabled MPU_PROTENSET0_PROTREG31_Pos BPROT_CONFIG0_REGION31_Pos MPU_PROTENSET0_PROTREG31_Msk BPROT_CONFIG0_REGION31_Msk MPU_PROTENSET0_PROTREG31_Disabled BPROT_CONFIG0_REGION31_Disabled MPU_PROTENSET0_PROTREG31_Enabled BPROT_CONFIG0_REGION31_Enabled MPU_PROTENSET0_PROTREG31_Set BPROT_CONFIG0_REGION31_Enabled MPU_PROTENSET0_PROTREG30_Pos BPROT_CONFIG0_REGION30_Pos MPU_PROTENSET0_PROTREG30_Msk BPROT_CONFIG0_REGION30_Msk MPU_PROTENSET0_PROTREG30_Disabled BPROT_CONFIG0_REGION30_Disabled MPU_PROTENSET0_PROTREG30_Enabled BPROT_CONFIG0_REGION30_Enabled MPU_PROTENSET0_PROTREG30_Set BPROT_CONFIG0_REGION30_Enabled MPU_PROTENSET0_PROTREG29_Pos BPROT_CONFIG0_REGION29_Pos MPU_PROTENSET0_PROTREG29_Msk BPROT_CONFIG0_REGION29_Msk MPU_PROTENSET0_PROTREG29_Disabled BPROT_CONFIG0_REGION29_Disabled MPU_PROTENSET0_PROTREG29_Enabled BPROT_CONFIG0_REGION29_Enabled MPU_PROTENSET0_PROTREG29_Set BPROT_CONFIG0_REGION29_Enabled MPU_PROTENSET0_PROTREG28_Pos BPROT_CONFIG0_REGION28_Pos MPU_PROTENSET0_PROTREG28_Msk BPROT_CONFIG0_REGION28_Msk MPU_PROTENSET0_PROTREG28_Disabled BPROT_CONFIG0_REGION28_Disabled MPU_PROTENSET0_PROTREG28_Enabled BPROT_CONFIG0_REGION28_Enabled MPU_PROTENSET0_PROTREG28_Set BPROT_CONFIG0_REGION28_Enabled MPU_PROTENSET0_PROTREG27_Pos BPROT_CONFIG0_REGION27_Pos MPU_PROTENSET0_PROTREG27_Msk BPROT_CONFIG0_REGION27_Msk MPU_PROTENSET0_PROTREG27_Disabled BPROT_CONFIG0_REGION27_Disabled MPU_PROTENSET0_PROTREG27_Enabled BPROT_CONFIG0_REGION27_Enabled MPU_PROTENSET0_PROTREG27_Set BPROT_CONFIG0_REGION27_Enabled MPU_PROTENSET0_PROTREG26_Pos BPROT_CONFIG0_REGION26_Pos MPU_PROTENSET0_PROTREG26_Msk BPROT_CONFIG0_REGION26_Msk MPU_PROTENSET0_PROTREG26_Disabled BPROT_CONFIG0_REGION26_Disabled MPU_PROTENSET0_PROTREG26_Enabled BPROT_CONFIG0_REGION26_Enabled MPU_PROTENSET0_PROTREG26_Set BPROT_CONFIG0_REGION26_Enabled MPU_PROTENSET0_PROTREG25_Pos BPROT_CONFIG0_REGION25_Pos MPU_PROTENSET0_PROTREG25_Msk BPROT_CONFIG0_REGION25_Msk MPU_PROTENSET0_PROTREG25_Disabled BPROT_CONFIG0_REGION25_Disabled MPU_PROTENSET0_PROTREG25_Enabled BPROT_CONFIG0_REGION25_Enabled MPU_PROTENSET0_PROTREG25_Set BPROT_CONFIG0_REGION25_Enabled MPU_PROTENSET0_PROTREG24_Pos BPROT_CONFIG0_REGION24_Pos MPU_PROTENSET0_PROTREG24_Msk BPROT_CONFIG0_REGION24_Msk MPU_PROTENSET0_PROTREG24_Disabled BPROT_CONFIG0_REGION24_Disabled MPU_PROTENSET0_PROTREG24_Enabled BPROT_CONFIG0_REGION24_Enabled MPU_PROTENSET0_PROTREG24_Set BPROT_CONFIG0_REGION24_Enabled MPU_PROTENSET0_PROTREG23_Pos BPROT_CONFIG0_REGION23_Pos MPU_PROTENSET0_PROTREG23_Msk BPROT_CONFIG0_REGION23_Msk MPU_PROTENSET0_PROTREG23_Disabled BPROT_CONFIG0_REGION23_Disabled MPU_PROTENSET0_PROTREG23_Enabled BPROT_CONFIG0_REGION23_Enabled MPU_PROTENSET0_PROTREG23_Set BPROT_CONFIG0_REGION23_Enabled MPU_PROTENSET0_PROTREG22_Pos BPROT_CONFIG0_REGION22_Pos MPU_PROTENSET0_PROTREG22_Msk BPROT_CONFIG0_REGION22_Msk MPU_PROTENSET0_PROTREG22_Disabled BPROT_CONFIG0_REGION22_Disabled MPU_PROTENSET0_PROTREG22_Enabled BPROT_CONFIG0_REGION22_Enabled MPU_PROTENSET0_PROTREG22_Set BPROT_CONFIG0_REGION22_Enabled MPU_PROTENSET0_PROTREG21_Pos BPROT_CONFIG0_REGION21_Pos MPU_PROTENSET0_PROTREG21_Msk BPROT_CONFIG0_REGION21_Msk MPU_PROTENSET0_PROTREG21_Disabled BPROT_CONFIG0_REGION21_Disabled MPU_PROTENSET0_PROTREG21_Enabled BPROT_CONFIG0_REGION21_Enabled MPU_PROTENSET0_PROTREG21_Set BPROT_CONFIG0_REGION21_Enabled MPU_PROTENSET0_PROTREG20_Pos BPROT_CONFIG0_REGION20_Pos MPU_PROTENSET0_PROTREG20_Msk BPROT_CONFIG0_REGION20_Msk MPU_PROTENSET0_PROTREG20_Disabled BPROT_CONFIG0_REGION20_Disabled MPU_PROTENSET0_PROTREG20_Enabled BPROT_CONFIG0_REGION20_Enabled MPU_PROTENSET0_PROTREG20_Set BPROT_CONFIG0_REGION20_Enabled MPU_PROTENSET0_PROTREG19_Pos BPROT_CONFIG0_REGION19_Pos MPU_PROTENSET0_PROTREG19_Msk BPROT_CONFIG0_REGION19_Msk MPU_PROTENSET0_PROTREG19_Disabled BPROT_CONFIG0_REGION19_Disabled MPU_PROTENSET0_PROTREG19_Enabled BPROT_CONFIG0_REGION19_Enabled MPU_PROTENSET0_PROTREG19_Set BPROT_CONFIG0_REGION19_Enabled MPU_PROTENSET0_PROTREG18_Pos BPROT_CONFIG0_REGION18_Pos MPU_PROTENSET0_PROTREG18_Msk BPROT_CONFIG0_REGION18_Msk MPU_PROTENSET0_PROTREG18_Disabled BPROT_CONFIG0_REGION18_Disabled MPU_PROTENSET0_PROTREG18_Enabled BPROT_CONFIG0_REGION18_Enabled MPU_PROTENSET0_PROTREG18_Set BPROT_CONFIG0_REGION18_Enabled MPU_PROTENSET0_PROTREG17_Pos BPROT_CONFIG0_REGION17_Pos MPU_PROTENSET0_PROTREG17_Msk BPROT_CONFIG0_REGION17_Msk MPU_PROTENSET0_PROTREG17_Disabled BPROT_CONFIG0_REGION17_Disabled MPU_PROTENSET0_PROTREG17_Enabled BPROT_CONFIG0_REGION17_Enabled MPU_PROTENSET0_PROTREG17_Set BPROT_CONFIG0_REGION17_Enabled MPU_PROTENSET0_PROTREG16_Pos BPROT_CONFIG0_REGION16_Pos MPU_PROTENSET0_PROTREG16_Msk BPROT_CONFIG0_REGION16_Msk MPU_PROTENSET0_PROTREG16_Disabled BPROT_CONFIG0_REGION16_Disabled MPU_PROTENSET0_PROTREG16_Enabled BPROT_CONFIG0_REGION16_Enabled MPU_PROTENSET0_PROTREG16_Set BPROT_CONFIG0_REGION16_Enabled MPU_PROTENSET0_PROTREG15_Pos BPROT_CONFIG0_REGION15_Pos MPU_PROTENSET0_PROTREG15_Msk BPROT_CONFIG0_REGION15_Msk MPU_PROTENSET0_PROTREG15_Disabled BPROT_CONFIG0_REGION15_Disabled MPU_PROTENSET0_PROTREG15_Enabled BPROT_CONFIG0_REGION15_Enabled MPU_PROTENSET0_PROTREG15_Set BPROT_CONFIG0_REGION15_Enabled MPU_PROTENSET0_PROTREG14_Pos BPROT_CONFIG0_REGION14_Pos MPU_PROTENSET0_PROTREG14_Msk BPROT_CONFIG0_REGION14_Msk MPU_PROTENSET0_PROTREG14_Disabled BPROT_CONFIG0_REGION14_Disabled MPU_PROTENSET0_PROTREG14_Enabled BPROT_CONFIG0_REGION14_Enabled MPU_PROTENSET0_PROTREG14_Set BPROT_CONFIG0_REGION14_Enabled MPU_PROTENSET0_PROTREG13_Pos BPROT_CONFIG0_REGION13_Pos MPU_PROTENSET0_PROTREG13_Msk BPROT_CONFIG0_REGION13_Msk MPU_PROTENSET0_PROTREG13_Disabled BPROT_CONFIG0_REGION13_Disabled MPU_PROTENSET0_PROTREG13_Enabled BPROT_CONFIG0_REGION13_Enabled MPU_PROTENSET0_PROTREG13_Set BPROT_CONFIG0_REGION13_Enabled MPU_PROTENSET0_PROTREG12_Pos BPROT_CONFIG0_REGION12_Pos MPU_PROTENSET0_PROTREG12_Msk BPROT_CONFIG0_REGION12_Msk MPU_PROTENSET0_PROTREG12_Disabled BPROT_CONFIG0_REGION12_Disabled MPU_PROTENSET0_PROTREG12_Enabled BPROT_CONFIG0_REGION12_Enabled MPU_PROTENSET0_PROTREG12_Set BPROT_CONFIG0_REGION12_Enabled MPU_PROTENSET0_PROTREG11_Pos BPROT_CONFIG0_REGION11_Pos MPU_PROTENSET0_PROTREG11_Msk BPROT_CONFIG0_REGION11_Msk MPU_PROTENSET0_PROTREG11_Disabled BPROT_CONFIG0_REGION11_Disabled MPU_PROTENSET0_PROTREG11_Enabled BPROT_CONFIG0_REGION11_Enabled MPU_PROTENSET0_PROTREG11_Set BPROT_CONFIG0_REGION11_Enabled MPU_PROTENSET0_PROTREG10_Pos BPROT_CONFIG0_REGION10_Pos MPU_PROTENSET0_PROTREG10_Msk BPROT_CONFIG0_REGION10_Msk MPU_PROTENSET0_PROTREG10_Disabled BPROT_CONFIG0_REGION10_Disabled MPU_PROTENSET0_PROTREG10_Enabled BPROT_CONFIG0_REGION10_Enabled MPU_PROTENSET0_PROTREG10_Set BPROT_CONFIG0_REGION10_Enabled MPU_PROTENSET0_PROTREG9_Pos BPROT_CONFIG0_REGION9_Pos MPU_PROTENSET0_PROTREG9_Msk BPROT_CONFIG0_REGION9_Msk MPU_PROTENSET0_PROTREG9_Disabled BPROT_CONFIG0_REGION9_Disabled MPU_PROTENSET0_PROTREG9_Enabled BPROT_CONFIG0_REGION9_Enabled MPU_PROTENSET0_PROTREG9_Set BPROT_CONFIG0_REGION9_Enabled MPU_PROTENSET0_PROTREG8_Pos BPROT_CONFIG0_REGION8_Pos MPU_PROTENSET0_PROTREG8_Msk BPROT_CONFIG0_REGION8_Msk MPU_PROTENSET0_PROTREG8_Disabled BPROT_CONFIG0_REGION8_Disabled MPU_PROTENSET0_PROTREG8_Enabled BPROT_CONFIG0_REGION8_Enabled MPU_PROTENSET0_PROTREG8_Set BPROT_CONFIG0_REGION8_Enabled MPU_PROTENSET0_PROTREG7_Pos BPROT_CONFIG0_REGION7_Pos MPU_PROTENSET0_PROTREG7_Msk BPROT_CONFIG0_REGION7_Msk MPU_PROTENSET0_PROTREG7_Disabled BPROT_CONFIG0_REGION7_Disabled MPU_PROTENSET0_PROTREG7_Enabled BPROT_CONFIG0_REGION7_Enabled MPU_PROTENSET0_PROTREG7_Set BPROT_CONFIG0_REGION7_Enabled MPU_PROTENSET0_PROTREG6_Pos BPROT_CONFIG0_REGION6_Pos MPU_PROTENSET0_PROTREG6_Msk BPROT_CONFIG0_REGION6_Msk MPU_PROTENSET0_PROTREG6_Disabled BPROT_CONFIG0_REGION6_Disabled MPU_PROTENSET0_PROTREG6_Enabled BPROT_CONFIG0_REGION6_Enabled MPU_PROTENSET0_PROTREG6_Set BPROT_CONFIG0_REGION6_Enabled MPU_PROTENSET0_PROTREG5_Pos BPROT_CONFIG0_REGION5_Pos MPU_PROTENSET0_PROTREG5_Msk BPROT_CONFIG0_REGION5_Msk MPU_PROTENSET0_PROTREG5_Disabled BPROT_CONFIG0_REGION5_Disabled MPU_PROTENSET0_PROTREG5_Enabled BPROT_CONFIG0_REGION5_Enabled MPU_PROTENSET0_PROTREG5_Set BPROT_CONFIG0_REGION5_Enabled MPU_PROTENSET0_PROTREG4_Pos BPROT_CONFIG0_REGION4_Pos MPU_PROTENSET0_PROTREG4_Msk BPROT_CONFIG0_REGION4_Msk MPU_PROTENSET0_PROTREG4_Disabled BPROT_CONFIG0_REGION4_Disabled MPU_PROTENSET0_PROTREG4_Enabled BPROT_CONFIG0_REGION4_Enabled MPU_PROTENSET0_PROTREG4_Set BPROT_CONFIG0_REGION4_Enabled MPU_PROTENSET0_PROTREG3_Pos BPROT_CONFIG0_REGION3_Pos MPU_PROTENSET0_PROTREG3_Msk BPROT_CONFIG0_REGION3_Msk MPU_PROTENSET0_PROTREG3_Disabled BPROT_CONFIG0_REGION3_Disabled MPU_PROTENSET0_PROTREG3_Enabled BPROT_CONFIG0_REGION3_Enabled MPU_PROTENSET0_PROTREG3_Set BPROT_CONFIG0_REGION3_Enabled MPU_PROTENSET0_PROTREG2_Pos BPROT_CONFIG0_REGION2_Pos MPU_PROTENSET0_PROTREG2_Msk BPROT_CONFIG0_REGION2_Msk MPU_PROTENSET0_PROTREG2_Disabled BPROT_CONFIG0_REGION2_Disabled MPU_PROTENSET0_PROTREG2_Enabled BPROT_CONFIG0_REGION2_Enabled MPU_PROTENSET0_PROTREG2_Set BPROT_CONFIG0_REGION2_Enabled MPU_PROTENSET0_PROTREG1_Pos BPROT_CONFIG0_REGION1_Pos MPU_PROTENSET0_PROTREG1_Msk BPROT_CONFIG0_REGION1_Msk MPU_PROTENSET0_PROTREG1_Disabled BPROT_CONFIG0_REGION1_Disabled MPU_PROTENSET0_PROTREG1_Enabled BPROT_CONFIG0_REGION1_Enabled MPU_PROTENSET0_PROTREG1_Set BPROT_CONFIG0_REGION1_Enabled MPU_PROTENSET0_PROTREG0_Pos BPROT_CONFIG0_REGION0_Pos MPU_PROTENSET0_PROTREG0_Msk BPROT_CONFIG0_REGION0_Msk MPU_PROTENSET0_PROTREG0_Disabled BPROT_CONFIG0_REGION0_Disabled MPU_PROTENSET0_PROTREG0_Enabled BPROT_CONFIG0_REGION0_Enabled MPU_PROTENSET0_PROTREG0_Set BPROT_CONFIG0_REGION0_Enabled ERASEPROTECTEDPAGE ERASEPCR0 LPCOMP_COMP_IRQHandler COMP_LPCOMP_IRQHandler LPCOMP_COMP_IRQn COMP_LPCOMP_IRQn LPCOMP_REFSEL_REFSEL_SupplyOneEighthPrescaling LPCOMP_REFSEL_REFSEL_Ref1_8Vdd LPCOMP_REFSEL_REFSEL_SupplyTwoEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref2_8Vdd LPCOMP_REFSEL_REFSEL_SupplyThreeEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref3_8Vdd LPCOMP_REFSEL_REFSEL_SupplyFourEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref4_8Vdd LPCOMP_REFSEL_REFSEL_SupplyFiveEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref5_8Vdd LPCOMP_REFSEL_REFSEL_SupplySixEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref6_8Vdd LPCOMP_REFSEL_REFSEL_SupplySevenEighthsPrescaling LPCOMP_REFSEL_REFSEL_Ref7_8Vdd RADIO_CRCCNF_SKIP_ADDR_Pos RADIO_CRCCNF_SKIPADDR_Pos RADIO_CRCCNF_SKIP_ADDR_Msk RADIO_CRCCNF_SKIPADDR_Msk RADIO_CRCCNF_SKIP_ADDR_Include RADIO_CRCCNF_SKIPADDR_Include RADIO_CRCCNF_SKIP_ADDR_Skip RADIO_CRCCNF_SKIPADDR_Skip DEVICEID0 DEVICEID[0] DEVICEID1 DEVICEID[1] ER0 ER[0] ER1 ER[1] ER2 ER[2] ER3 ER[3] IR0 IR[0] IR1 IR[1] IR2 IR[2] IR3 IR[3] DEVICEADDR0 DEVICEADDR[0] DEVICEADDR1 DEVICEADDR[1] TASKS_CHG0EN TASKS_CHG[0].EN TASKS_CHG0DIS TASKS_CHG[0].DIS TASKS_CHG1EN TASKS_CHG[1].EN TASKS_CHG1DIS TASKS_CHG[1].DIS TASKS_CHG2EN TASKS_CHG[2].EN TASKS_CHG2DIS TASKS_CHG[2].DIS TASKS_CHG3EN TASKS_CHG[3].EN TASKS_CHG3DIS TASKS_CHG[3].DIS CH0_EEP CH[0].EEP CH0_TEP CH[0].TEP CH1_EEP CH[1].EEP CH1_TEP CH[1].TEP CH2_EEP CH[2].EEP CH2_TEP CH[2].TEP CH3_EEP CH[3].EEP CH3_TEP CH[3].TEP CH4_EEP CH[4].EEP CH4_TEP CH[4].TEP CH5_EEP CH[5].EEP CH5_TEP CH[5].TEP CH6_EEP CH[6].EEP CH6_TEP CH[6].TEP CH7_EEP CH[7].EEP CH7_TEP CH[7].TEP CH8_EEP CH[8].EEP CH8_TEP CH[8].TEP CH9_EEP CH[9].EEP CH9_TEP CH[9].TEP CH10_EEP CH[10].EEP CH10_TEP CH[10].TEP CH11_EEP CH[11].EEP CH11_TEP CH[11].TEP CH12_EEP CH[12].EEP CH12_TEP CH[12].TEP CH13_EEP CH[13].EEP CH13_TEP CH[13].TEP CH14_EEP CH[14].EEP CH14_TEP CH[14].TEP CH15_EEP CH[15].EEP CH15_TEP CH[15].TEP CHG0 CHG[0] CHG1 CHG[1] CHG2 CHG[2] CHG3 CHG[3] PPI_CHG0_CH15_Pos PPI_CHG_CH15_Pos PPI_CHG0_CH15_Msk PPI_CHG_CH15_Msk PPI_CHG0_CH15_Excluded PPI_CHG_CH15_Excluded PPI_CHG0_CH15_Included PPI_CHG_CH15_Included PPI_CHG0_CH14_Pos PPI_CHG_CH14_Pos PPI_CHG0_CH14_Msk PPI_CHG_CH14_Msk PPI_CHG0_CH14_Excluded PPI_CHG_CH14_Excluded PPI_CHG0_CH14_Included PPI_CHG_CH14_Included PPI_CHG0_CH13_Pos PPI_CHG_CH13_Pos PPI_CHG0_CH13_Msk PPI_CHG_CH13_Msk PPI_CHG0_CH13_Excluded PPI_CHG_CH13_Excluded PPI_CHG0_CH13_Included PPI_CHG_CH13_Included PPI_CHG0_CH12_Pos PPI_CHG_CH12_Pos PPI_CHG0_CH12_Msk PPI_CHG_CH12_Msk PPI_CHG0_CH12_Excluded PPI_CHG_CH12_Excluded PPI_CHG0_CH12_Included PPI_CHG_CH12_Included PPI_CHG0_CH11_Pos PPI_CHG_CH11_Pos PPI_CHG0_CH11_Msk PPI_CHG_CH11_Msk PPI_CHG0_CH11_Excluded PPI_CHG_CH11_Excluded PPI_CHG0_CH11_Included PPI_CHG_CH11_Included PPI_CHG0_CH10_Pos PPI_CHG_CH10_Pos PPI_CHG0_CH10_Msk PPI_CHG_CH10_Msk PPI_CHG0_CH10_Excluded PPI_CHG_CH10_Excluded PPI_CHG0_CH10_Included PPI_CHG_CH10_Included PPI_CHG0_CH9_Pos PPI_CHG_CH9_Pos PPI_CHG0_CH9_Msk PPI_CHG_CH9_Msk PPI_CHG0_CH9_Excluded PPI_CHG_CH9_Excluded PPI_CHG0_CH9_Included PPI_CHG_CH9_Included PPI_CHG0_CH8_Pos PPI_CHG_CH8_Pos PPI_CHG0_CH8_Msk PPI_CHG_CH8_Msk PPI_CHG0_CH8_Excluded PPI_CHG_CH8_Excluded PPI_CHG0_CH8_Included PPI_CHG_CH8_Included PPI_CHG0_CH7_Pos PPI_CHG_CH7_Pos PPI_CHG0_CH7_Msk PPI_CHG_CH7_Msk PPI_CHG0_CH7_Excluded PPI_CHG_CH7_Excluded PPI_CHG0_CH7_Included PPI_CHG_CH7_Included PPI_CHG0_CH6_Pos PPI_CHG_CH6_Pos PPI_CHG0_CH6_Msk PPI_CHG_CH6_Msk PPI_CHG0_CH6_Excluded PPI_CHG_CH6_Excluded PPI_CHG0_CH6_Included PPI_CHG_CH6_Included PPI_CHG0_CH5_Pos PPI_CHG_CH5_Pos PPI_CHG0_CH5_Msk PPI_CHG_CH5_Msk PPI_CHG0_CH5_Excluded PPI_CHG_CH5_Excluded PPI_CHG0_CH5_Included PPI_CHG_CH5_Included PPI_CHG0_CH4_Pos PPI_CHG_CH4_Pos PPI_CHG0_CH4_Msk PPI_CHG_CH4_Msk PPI_CHG0_CH4_Excluded PPI_CHG_CH4_Excluded PPI_CHG0_CH4_Included PPI_CHG_CH4_Included PPI_CHG0_CH3_Pos PPI_CHG_CH3_Pos PPI_CHG0_CH3_Msk PPI_CHG_CH3_Msk PPI_CHG0_CH3_Excluded PPI_CHG_CH3_Excluded PPI_CHG0_CH3_Included PPI_CHG_CH3_Included PPI_CHG0_CH2_Pos PPI_CHG_CH2_Pos PPI_CHG0_CH2_Msk PPI_CHG_CH2_Msk PPI_CHG0_CH2_Excluded PPI_CHG_CH2_Excluded PPI_CHG0_CH2_Included PPI_CHG_CH2_Included PPI_CHG0_CH1_Pos PPI_CHG_CH1_Pos PPI_CHG0_CH1_Msk PPI_CHG_CH1_Msk PPI_CHG0_CH1_Excluded PPI_CHG_CH1_Excluded PPI_CHG0_CH1_Included PPI_CHG_CH1_Included PPI_CHG0_CH0_Pos PPI_CHG_CH0_Pos PPI_CHG0_CH0_Msk PPI_CHG_CH0_Msk PPI_CHG0_CH0_Excluded PPI_CHG_CH0_Excluded PPI_CHG0_CH0_Included PPI_CHG_CH0_Included PPI_CHG1_CH15_Pos PPI_CHG_CH15_Pos PPI_CHG1_CH15_Msk PPI_CHG_CH15_Msk PPI_CHG1_CH15_Excluded PPI_CHG_CH15_Excluded PPI_CHG1_CH15_Included PPI_CHG_CH15_Included PPI_CHG1_CH14_Pos PPI_CHG_CH14_Pos PPI_CHG1_CH14_Msk PPI_CHG_CH14_Msk PPI_CHG1_CH14_Excluded PPI_CHG_CH14_Excluded PPI_CHG1_CH14_Included PPI_CHG_CH14_Included PPI_CHG1_CH13_Pos PPI_CHG_CH13_Pos PPI_CHG1_CH13_Msk PPI_CHG_CH13_Msk PPI_CHG1_CH13_Excluded PPI_CHG_CH13_Excluded PPI_CHG1_CH13_Included PPI_CHG_CH13_Included PPI_CHG1_CH12_Pos PPI_CHG_CH12_Pos PPI_CHG1_CH12_Msk PPI_CHG_CH12_Msk PPI_CHG1_CH12_Excluded PPI_CHG_CH12_Excluded PPI_CHG1_CH12_Included PPI_CHG_CH12_Included PPI_CHG1_CH11_Pos PPI_CHG_CH11_Pos PPI_CHG1_CH11_Msk PPI_CHG_CH11_Msk PPI_CHG1_CH11_Excluded PPI_CHG_CH11_Excluded PPI_CHG1_CH11_Included PPI_CHG_CH11_Included PPI_CHG1_CH10_Pos PPI_CHG_CH10_Pos PPI_CHG1_CH10_Msk PPI_CHG_CH10_Msk PPI_CHG1_CH10_Excluded PPI_CHG_CH10_Excluded PPI_CHG1_CH10_Included PPI_CHG_CH10_Included PPI_CHG1_CH9_Pos PPI_CHG_CH9_Pos PPI_CHG1_CH9_Msk PPI_CHG_CH9_Msk PPI_CHG1_CH9_Excluded PPI_CHG_CH9_Excluded PPI_CHG1_CH9_Included PPI_CHG_CH9_Included PPI_CHG1_CH8_Pos PPI_CHG_CH8_Pos PPI_CHG1_CH8_Msk PPI_CHG_CH8_Msk PPI_CHG1_CH8_Excluded PPI_CHG_CH8_Excluded PPI_CHG1_CH8_Included PPI_CHG_CH8_Included PPI_CHG1_CH7_Pos PPI_CHG_CH7_Pos PPI_CHG1_CH7_Msk PPI_CHG_CH7_Msk PPI_CHG1_CH7_Excluded PPI_CHG_CH7_Excluded PPI_CHG1_CH7_Included PPI_CHG_CH7_Included PPI_CHG1_CH6_Pos PPI_CHG_CH6_Pos PPI_CHG1_CH6_Msk PPI_CHG_CH6_Msk PPI_CHG1_CH6_Excluded PPI_CHG_CH6_Excluded PPI_CHG1_CH6_Included PPI_CHG_CH6_Included PPI_CHG1_CH5_Pos PPI_CHG_CH5_Pos PPI_CHG1_CH5_Msk PPI_CHG_CH5_Msk PPI_CHG1_CH5_Excluded PPI_CHG_CH5_Excluded PPI_CHG1_CH5_Included PPI_CHG_CH5_Included PPI_CHG1_CH4_Pos PPI_CHG_CH4_Pos PPI_CHG1_CH4_Msk PPI_CHG_CH4_Msk PPI_CHG1_CH4_Excluded PPI_CHG_CH4_Excluded PPI_CHG1_CH4_Included PPI_CHG_CH4_Included PPI_CHG1_CH3_Pos PPI_CHG_CH3_Pos PPI_CHG1_CH3_Msk PPI_CHG_CH3_Msk PPI_CHG1_CH3_Excluded PPI_CHG_CH3_Excluded PPI_CHG1_CH3_Included PPI_CHG_CH3_Included PPI_CHG1_CH2_Pos PPI_CHG_CH2_Pos PPI_CHG1_CH2_Msk PPI_CHG_CH2_Msk PPI_CHG1_CH2_Excluded PPI_CHG_CH2_Excluded PPI_CHG1_CH2_Included PPI_CHG_CH2_Included PPI_CHG1_CH1_Pos PPI_CHG_CH1_Pos PPI_CHG1_CH1_Msk PPI_CHG_CH1_Msk PPI_CHG1_CH1_Excluded PPI_CHG_CH1_Excluded PPI_CHG1_CH1_Included PPI_CHG_CH1_Included PPI_CHG1_CH0_Pos PPI_CHG_CH0_Pos PPI_CHG1_CH0_Msk PPI_CHG_CH0_Msk PPI_CHG1_CH0_Excluded PPI_CHG_CH0_Excluded PPI_CHG1_CH0_Included PPI_CHG_CH0_Included PPI_CHG2_CH15_Pos PPI_CHG_CH15_Pos PPI_CHG2_CH15_Msk PPI_CHG_CH15_Msk PPI_CHG2_CH15_Excluded PPI_CHG_CH15_Excluded PPI_CHG2_CH15_Included PPI_CHG_CH15_Included PPI_CHG2_CH14_Pos PPI_CHG_CH14_Pos PPI_CHG2_CH14_Msk PPI_CHG_CH14_Msk PPI_CHG2_CH14_Excluded PPI_CHG_CH14_Excluded PPI_CHG2_CH14_Included PPI_CHG_CH14_Included PPI_CHG2_CH13_Pos PPI_CHG_CH13_Pos PPI_CHG2_CH13_Msk PPI_CHG_CH13_Msk PPI_CHG2_CH13_Excluded PPI_CHG_CH13_Excluded PPI_CHG2_CH13_Included PPI_CHG_CH13_Included PPI_CHG2_CH12_Pos PPI_CHG_CH12_Pos PPI_CHG2_CH12_Msk PPI_CHG_CH12_Msk PPI_CHG2_CH12_Excluded PPI_CHG_CH12_Excluded PPI_CHG2_CH12_Included PPI_CHG_CH12_Included PPI_CHG2_CH11_Pos PPI_CHG_CH11_Pos PPI_CHG2_CH11_Msk PPI_CHG_CH11_Msk PPI_CHG2_CH11_Excluded PPI_CHG_CH11_Excluded PPI_CHG2_CH11_Included PPI_CHG_CH11_Included PPI_CHG2_CH10_Pos PPI_CHG_CH10_Pos PPI_CHG2_CH10_Msk PPI_CHG_CH10_Msk PPI_CHG2_CH10_Excluded PPI_CHG_CH10_Excluded PPI_CHG2_CH10_Included PPI_CHG_CH10_Included PPI_CHG2_CH9_Pos PPI_CHG_CH9_Pos PPI_CHG2_CH9_Msk PPI_CHG_CH9_Msk PPI_CHG2_CH9_Excluded PPI_CHG_CH9_Excluded PPI_CHG2_CH9_Included PPI_CHG_CH9_Included PPI_CHG2_CH8_Pos PPI_CHG_CH8_Pos PPI_CHG2_CH8_Msk PPI_CHG_CH8_Msk PPI_CHG2_CH8_Excluded PPI_CHG_CH8_Excluded PPI_CHG2_CH8_Included PPI_CHG_CH8_Included PPI_CHG2_CH7_Pos PPI_CHG_CH7_Pos PPI_CHG2_CH7_Msk PPI_CHG_CH7_Msk PPI_CHG2_CH7_Excluded PPI_CHG_CH7_Excluded PPI_CHG2_CH7_Included PPI_CHG_CH7_Included PPI_CHG2_CH6_Pos PPI_CHG_CH6_Pos PPI_CHG2_CH6_Msk PPI_CHG_CH6_Msk PPI_CHG2_CH6_Excluded PPI_CHG_CH6_Excluded PPI_CHG2_CH6_Included PPI_CHG_CH6_Included PPI_CHG2_CH5_Pos PPI_CHG_CH5_Pos PPI_CHG2_CH5_Msk PPI_CHG_CH5_Msk PPI_CHG2_CH5_Excluded PPI_CHG_CH5_Excluded PPI_CHG2_CH5_Included PPI_CHG_CH5_Included PPI_CHG2_CH4_Pos PPI_CHG_CH4_Pos PPI_CHG2_CH4_Msk PPI_CHG_CH4_Msk PPI_CHG2_CH4_Excluded PPI_CHG_CH4_Excluded PPI_CHG2_CH4_Included PPI_CHG_CH4_Included PPI_CHG2_CH3_Pos PPI_CHG_CH3_Pos PPI_CHG2_CH3_Msk PPI_CHG_CH3_Msk PPI_CHG2_CH3_Excluded PPI_CHG_CH3_Excluded PPI_CHG2_CH3_Included PPI_CHG_CH3_Included PPI_CHG2_CH2_Pos PPI_CHG_CH2_Pos PPI_CHG2_CH2_Msk PPI_CHG_CH2_Msk PPI_CHG2_CH2_Excluded PPI_CHG_CH2_Excluded PPI_CHG2_CH2_Included PPI_CHG_CH2_Included PPI_CHG2_CH1_Pos PPI_CHG_CH1_Pos PPI_CHG2_CH1_Msk PPI_CHG_CH1_Msk PPI_CHG2_CH1_Excluded PPI_CHG_CH1_Excluded PPI_CHG2_CH1_Included PPI_CHG_CH1_Included PPI_CHG2_CH0_Pos PPI_CHG_CH0_Pos PPI_CHG2_CH0_Msk PPI_CHG_CH0_Msk PPI_CHG2_CH0_Excluded PPI_CHG_CH0_Excluded PPI_CHG2_CH0_Included PPI_CHG_CH0_Included PPI_CHG3_CH15_Pos PPI_CHG_CH15_Pos PPI_CHG3_CH15_Msk PPI_CHG_CH15_Msk PPI_CHG3_CH15_Excluded PPI_CHG_CH15_Excluded PPI_CHG3_CH15_Included PPI_CHG_CH15_Included PPI_CHG3_CH14_Pos PPI_CHG_CH14_Pos PPI_CHG3_CH14_Msk PPI_CHG_CH14_Msk PPI_CHG3_CH14_Excluded PPI_CHG_CH14_Excluded PPI_CHG3_CH14_Included PPI_CHG_CH14_Included PPI_CHG3_CH13_Pos PPI_CHG_CH13_Pos PPI_CHG3_CH13_Msk PPI_CHG_CH13_Msk PPI_CHG3_CH13_Excluded PPI_CHG_CH13_Excluded PPI_CHG3_CH13_Included PPI_CHG_CH13_Included PPI_CHG3_CH12_Pos PPI_CHG_CH12_Pos PPI_CHG3_CH12_Msk PPI_CHG_CH12_Msk PPI_CHG3_CH12_Excluded PPI_CHG_CH12_Excluded PPI_CHG3_CH12_Included PPI_CHG_CH12_Included PPI_CHG3_CH11_Pos PPI_CHG_CH11_Pos PPI_CHG3_CH11_Msk PPI_CHG_CH11_Msk PPI_CHG3_CH11_Excluded PPI_CHG_CH11_Excluded PPI_CHG3_CH11_Included PPI_CHG_CH11_Included PPI_CHG3_CH10_Pos PPI_CHG_CH10_Pos PPI_CHG3_CH10_Msk PPI_CHG_CH10_Msk PPI_CHG3_CH10_Excluded PPI_CHG_CH10_Excluded PPI_CHG3_CH10_Included PPI_CHG_CH10_Included PPI_CHG3_CH9_Pos PPI_CHG_CH9_Pos PPI_CHG3_CH9_Msk PPI_CHG_CH9_Msk PPI_CHG3_CH9_Excluded PPI_CHG_CH9_Excluded PPI_CHG3_CH9_Included PPI_CHG_CH9_Included PPI_CHG3_CH8_Pos PPI_CHG_CH8_Pos PPI_CHG3_CH8_Msk PPI_CHG_CH8_Msk PPI_CHG3_CH8_Excluded PPI_CHG_CH8_Excluded PPI_CHG3_CH8_Included PPI_CHG_CH8_Included PPI_CHG3_CH7_Pos PPI_CHG_CH7_Pos PPI_CHG3_CH7_Msk PPI_CHG_CH7_Msk PPI_CHG3_CH7_Excluded PPI_CHG_CH7_Excluded PPI_CHG3_CH7_Included PPI_CHG_CH7_Included PPI_CHG3_CH6_Pos PPI_CHG_CH6_Pos PPI_CHG3_CH6_Msk PPI_CHG_CH6_Msk PPI_CHG3_CH6_Excluded PPI_CHG_CH6_Excluded PPI_CHG3_CH6_Included PPI_CHG_CH6_Included PPI_CHG3_CH5_Pos PPI_CHG_CH5_Pos PPI_CHG3_CH5_Msk PPI_CHG_CH5_Msk PPI_CHG3_CH5_Excluded PPI_CHG_CH5_Excluded PPI_CHG3_CH5_Included PPI_CHG_CH5_Included PPI_CHG3_CH4_Pos PPI_CHG_CH4_Pos PPI_CHG3_CH4_Msk PPI_CHG_CH4_Msk PPI_CHG3_CH4_Excluded PPI_CHG_CH4_Excluded PPI_CHG3_CH4_Included PPI_CHG_CH4_Included PPI_CHG3_CH3_Pos PPI_CHG_CH3_Pos PPI_CHG3_CH3_Msk PPI_CHG_CH3_Msk PPI_CHG3_CH3_Excluded PPI_CHG_CH3_Excluded PPI_CHG3_CH3_Included PPI_CHG_CH3_Included PPI_CHG3_CH2_Pos PPI_CHG_CH2_Pos PPI_CHG3_CH2_Msk PPI_CHG_CH2_Msk PPI_CHG3_CH2_Excluded PPI_CHG_CH2_Excluded PPI_CHG3_CH2_Included PPI_CHG_CH2_Included PPI_CHG3_CH1_Pos PPI_CHG_CH1_Pos PPI_CHG3_CH1_Msk PPI_CHG_CH1_Msk PPI_CHG3_CH1_Excluded PPI_CHG_CH1_Excluded PPI_CHG3_CH1_Included PPI_CHG_CH1_Included PPI_CHG3_CH0_Pos PPI_CHG_CH0_Pos PPI_CHG3_CH0_Msk PPI_CHG_CH0_Msk PPI_CHG3_CH0_Excluded PPI_CHG_CH0_Excluded PPI_CHG3_CH0_Included PPI_CHG_CH0_Included    X    L            ..\..\..\..\..\..\components\device\  nrf51_to_nrf52.h             
..\..\..\..\..\..\components\device\nrf51_to_nrf52.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                        NRF52_NAME_CHANGE_H  +I2S_ENABLE_ENABLE_DISABLE I2S_ENABLE_ENABLE_Disabled ,I2S_ENABLE_ENABLE_ENABLE I2S_ENABLE_ENABLE_Enabled -I2S_CONFIG_MODE_MODE_MASTER I2S_CONFIG_MODE_MODE_Master .I2S_CONFIG_MODE_MODE_SLAVE I2S_CONFIG_MODE_MODE_Slave /I2S_CONFIG_RXEN_RXEN_DISABLE I2S_CONFIG_RXEN_RXEN_Disabled 0I2S_CONFIG_RXEN_RXEN_ENABLE I2S_CONFIG_RXEN_RXEN_Enabled 1I2S_CONFIG_TXEN_TXEN_DISABLE I2S_CONFIG_TXEN_TXEN_Disabled 2I2S_CONFIG_TXEN_TXEN_ENABLE I2S_CONFIG_TXEN_TXEN_Enabled 3I2S_CONFIG_MCKEN_MCKEN_DISABLE I2S_CONFIG_MCKEN_MCKEN_Disabled 4I2S_CONFIG_MCKEN_MCKEN_ENABLE I2S_CONFIG_MCKEN_MCKEN_Enabled 5I2S_CONFIG_SWIDTH_SWIDTH_8BIT I2S_CONFIG_SWIDTH_SWIDTH_8Bit 6I2S_CONFIG_SWIDTH_SWIDTH_16BIT I2S_CONFIG_SWIDTH_SWIDTH_16Bit 7I2S_CONFIG_SWIDTH_SWIDTH_24BIT I2S_CONFIG_SWIDTH_SWIDTH_24Bit 8I2S_CONFIG_ALIGN_ALIGN_LEFT I2S_CONFIG_ALIGN_ALIGN_Left 9I2S_CONFIG_ALIGN_ALIGN_RIGHT I2S_CONFIG_ALIGN_ALIGN_Right :I2S_CONFIG_FORMAT_FORMAT_ALIGNED I2S_CONFIG_FORMAT_FORMAT_Aligned ;I2S_CONFIG_CHANNELS_CHANNELS_STEREO I2S_CONFIG_CHANNELS_CHANNELS_Stereo <I2S_CONFIG_CHANNELS_CHANNELS_LEFT I2S_CONFIG_CHANNELS_CHANNELS_Left =I2S_CONFIG_CHANNELS_CHANNELS_RIGHT I2S_CONFIG_CHANNELS_CHANNELS_Right ALPCOMP_RESULT_RESULT_Bellow LPCOMP_RESULT_RESULT_Below   X    O            ..\..\..\..\..\..\components\device\  nrf52_name_change.h             
..\..\..\..\..\..\components\device\nrf52_name_change.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                         NRF_H  #MDK_MAJOR_VERSION 8 $MDK_MINOR_VERSION 11 %MDK_MICRO_VERSION 1 *NRF52832_XXAA  0NRF52_SERIES  GHIJO                   ..\..\..\..\..\..\components\device\  nrf.h   nrf52.h   nrf52_bitfields.h   nrf51_to_nrf52.h   nrf52_name_change.h   compiler_abstraction.h             
..\..\..\..\..\..\components\device\nrf.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                        3APP_UTIL_H__  5678BSTACK_BASE &STACK$$Base CSTACK_TOP ((void*)((uint32_t)STACK_BASE + (uint32_t)&STACK$$Length)) ^STRING_CONCATENATE_IMPL(lhs,rhs) lhs ## rhs hSTRING_CONCATENATE(lhs,rhs) STRING_CONCATENATE_IMPL(lhs, rhs) STATIC_ASSERT_MSG(EXPR,MSG) ;enum { STRING_CONCATENATE(MSG, __LINE__) = 1 / (!!(EXPR)) } STATIC_ASSERT(EXPR) STATIC_ASSERT_MSG((EXPR), static_assert_) NUM_VA_ARGS_IMPL(_0,_1,_2,_3,_4,_5,_6,_7,_8,_9,_10,_11,_12,_13,_14,_15,_16,_17,_18,_19,_20,_21,_22,_23,_24,_25,_26,_27,_28,_29,_30,_31,_32,_33,_34,_35,_36,_37,_38,_39,_40,_41,_42,_43,_44,_45,_46,_47,_48,_49,_50,_51,_52,_53,_54,_55,_56,_57,_58,_59,_60,_61,_62,N,__VA_ARGS__...) N NUM_VA_ARGS(__VA_ARGS__...) NUM_VA_ARGS_IMPL(__VA_ARGS__, 63, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0) NUM_VA_ARGS_LESS_1_IMPL(_ignored,_0,_1,_2,_3,_4,_5,_6,_7,_8,_9,_10,_11,_12,_13,_14,_15,_16,_17,_18,_19,_20,_21,_22,_23,_24,_25,_26,_27,_28,_29,_30,_31,_32,_33,_34,_35,_36,_37,_38,_39,_40,_41,_42,_43,_44,_45,_46,_47,_48,_49,_50,_51,_52,_53,_54,_55,_56,_57,_58,_59,_60,_61,_62,N,__VA_ARGS__...) N NUM_VA_ARGS_LESS_1(__VA_ARGS__...) NUM_VA_ARGS_LESS_1_IMPL(__VA_ARGS__, 63, 62, 61, 60, 59, 58, 57, 56, 55, 54, 53, 52, 51, 50, 49, 48, 47, 46, 45, 44, 43, 42, 41, 40, 39, 38, 37, 36, 35, 34, 33, 32, 31, 30, 29, 28, 27, 26, 25, 24, 23, 22, 21, 20, 19, 18, 17, 16, 15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, ~) ROUNDED_DIV(A,B) (((A) + ((B) / 2)) / (B)) IS_POWER_OF_TWO(A) ( ((A) != 0) && ((((A) - 1) & (A)) == 0) ) MSEC_TO_UNITS(TIME,RESOLUTION) (((TIME) * 1000) / (RESOLUTION)) CEIL_DIV(A,B) (((A) + (B) - 1) / (B)) WORD_ALIGNED_MEM_BUFF(NAME,MIN_SIZE) static uint32_t NAME[CEIL_DIV(MIN_SIZE, sizeof(uint32_t))] BYTES_TO_WORDS(n_bytes) (((n_bytes) + 3) >> 2) BYTES_PER_WORD (4) ALIGN_NUM(alignment,number) ((number - 1) + alignment - ((number - 1) % alignment)) GET_ARG_1(a1,a2) a1 GET_ARG_2(a1,a2) a2 CONTAINER_OF(ptr,type,member) (type *)((char *)ptr - offsetof(type, member)) BF_MASK(bcnt,boff) ( ((1U << (bcnt)) - 1U) << (boff) ) BF_GET(val,bcnt,boff) ( ( (val) & BF_MASK((bcnt), (boff)) ) >> (boff) ) BF_VAL(val,bcnt,boff) ( (((uint32_t)(val)) << (boff)) & BF_MASK(bcnt, boff) ) BF_CX_BCNT_POS 0U BF_CX_BCNT_MASK (0xffU << BF_CX_BCNT_POS) BF_CX_BOFF_POS 8U BF_CX_BOFF_MASK (0xffU << BF_CX_BOFF_POS) BF_CX(bcnt,boff) ( ((((uint32_t)(bcnt)) << BF_CX_BCNT_POS) & BF_CX_BCNT_MASK) | ((((uint32_t)(boff)) << BF_CX_BOFF_POS) & BF_CX_BOFF_MASK) ) BF_CX_BCNT(bf_cx) ( ((bf_cx) & BF_CX_BCNT_MASK) >> BF_CX_BCNT_POS ) BF_CX_BOFF(bf_cx) ( ((bf_cx) & BF_CX_BOFF_MASK) >> BF_CX_BOFF_POS ) BF_CX_MASK(bf_cx) BF_MASK(BF_CX_BCNT(bf_cx), BF_CX_BOFF(bf_cx)) BF_CX_GET(val,bf_cx) BF_GET(val, BF_CX_BCNT(bf_cx), BF_CX_BOFF(bf_cx)) BF_CX_VAL(val,bf_cx) BF_VAL(val, BF_CX_BCNT(bf_cx), BF_CX_BOFF(bf_cx)) BRACKET_EXTRACT(a) BRACKET_EXTRACT_(a) BRACKET_EXTRACT_(a) BRACKET_EXTRACT__ a BRACKET_EXTRACT__(__VA_ARGS__...) __VA_ARGS__ NUM_VA_ARGS_IS_MORE_THAN_1(__VA_ARGS__...) NUM_IS_MORE_THAN_1(NUM_VA_ARGS(__VA_ARGS__)) NUM_IS_MORE_THAN_1(N) NUM_IS_MORE_THAN_1_(N) NUM_IS_MORE_THAN_1_(N) NUM_IS_MORE_THAN_1_PROBE_(NUM_IS_MORE_THAN_1_PROBE_ ## N, 1) NUM_IS_MORE_THAN_1_PROBE_(__VA_ARGS__...) GET_VA_ARG_1(GET_ARGS_AFTER_1(__VA_ARGS__)) NUM_IS_MORE_THAN_1_PROBE_0 ~, 0 NUM_IS_MORE_THAN_1_PROBE_1 ~, 0 GET_VA_ARG_1(__VA_ARGS__...) GET_VA_ARG_1_(__VA_ARGS__, ) GET_VA_ARG_1_(a1,__VA_ARGS__...) a1 GET_ARGS_AFTER_1(__VA_ARGS__...) GET_ARGS_AFTER_1_(__VA_ARGS__, ) GET_ARGS_AFTER_1_(a1,__VA_ARGS__...) __VA_ARGS__ FIELD_SIZE(struct_type,field) sizeof(((struct struct_type*)NULL)->field) FIELD_ARRAY_SIZE(struct_type,field) (FIELD_SIZE(struct_type, field) / FIELD_SIZE(struct_type, field[0])) MACRO_MAP(__VA_ARGS__...) MACRO_MAP_(__VA_ARGS__) MACRO_MAP_(__VA_ARGS__...) MACRO_MAP_N(NUM_VA_ARGS_LESS_1(__VA_ARGS__), __VA_ARGS__) MACRO_MAP_REC(__VA_ARGS__...) MACRO_MAP_REC_(__VA_ARGS__) MACRO_MAP_REC_(__VA_ARGS__...) MACRO_MAP_REC_N(NUM_VA_ARGS_LESS_1(__VA_ARGS__), __VA_ARGS__) MACRO_MAP_N(N,__VA_ARGS__...) MACRO_MAP_N_(N, __VA_ARGS__) MACRO_MAP_N_(N,__VA_ARGS__...) CONCAT_2(MACRO_MAP_, N)(__VA_ARGS__, ) MACRO_MAP_REC_N(N,__VA_ARGS__...) MACRO_MAP_REC_N_(N, __VA_ARGS__) MACRO_MAP_REC_N_(N,__VA_ARGS__...) CONCAT_2(MACRO_MAP_REC_, N)(__VA_ARGS__, ) MACRO_MAP_0(__VA_ARGS__...)  MACRO_MAP_1(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_2(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_1 (macro, __VA_ARGS__, ) MACRO_MAP_3(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_2 (macro, __VA_ARGS__, ) MACRO_MAP_4(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_3 (macro, __VA_ARGS__, ) MACRO_MAP_5(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_4 (macro, __VA_ARGS__, ) MACRO_MAP_6(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_5 (macro, __VA_ARGS__, ) MACRO_MAP_7(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_6 (macro, __VA_ARGS__, ) MACRO_MAP_8(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_7 (macro, __VA_ARGS__, ) MACRO_MAP_9(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_8 (macro, __VA_ARGS__, ) MACRO_MAP_10(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_9 (macro, __VA_ARGS__, ) MACRO_MAP_11(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_10(macro, __VA_ARGS__, ) MACRO_MAP_12(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_11(macro, __VA_ARGS__, ) MACRO_MAP_13(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_12(macro, __VA_ARGS__, ) MACRO_MAP_14(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_13(macro, __VA_ARGS__, ) MACRO_MAP_15(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_14(macro, __VA_ARGS__, ) MACRO_MAP_REC_0(__VA_ARGS__...)  MACRO_MAP_REC_1(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_2(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_1 (macro, __VA_ARGS__, ) MACRO_MAP_REC_3(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_2 (macro, __VA_ARGS__, ) MACRO_MAP_REC_4(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_3 (macro, __VA_ARGS__, ) MACRO_MAP_REC_5(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_4 (macro, __VA_ARGS__, ) MACRO_MAP_REC_6(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_5 (macro, __VA_ARGS__, ) MACRO_MAP_REC_7(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_6 (macro, __VA_ARGS__, ) MACRO_MAP_REC_8(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_7 (macro, __VA_ARGS__, ) MACRO_MAP_REC_9(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_8 (macro, __VA_ARGS__, ) MACRO_MAP_REC_10(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_9 (macro, __VA_ARGS__, ) MACRO_MAP_REC_11(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_10(macro, __VA_ARGS__, ) MACRO_MAP_REC_12(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_11(macro, __VA_ARGS__, ) MACRO_MAP_REC_13(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_12(macro, __VA_ARGS__, ) MACRO_MAP_REC_14(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_13(macro, __VA_ARGS__, ) MACRO_MAP_REC_15(macro,a,__VA_ARGS__...) macro(a) MACRO_MAP_REC_14(macro, __VA_ARGS__, ) MACRO_MAP_FOR(__VA_ARGS__...) MACRO_MAP_FOR_(__VA_ARGS__) MACRO_MAP_FOR_N_LIST 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 MACRO_MAP_FOR_(__VA_ARGS__...) MACRO_MAP_FOR_N(NUM_VA_ARGS_LESS_1(__VA_ARGS__), __VA_ARGS__) MACRO_MAP_FOR_N(N,__VA_ARGS__...) MACRO_MAP_FOR_N_(N, __VA_ARGS__) MACRO_MAP_FOR_N_(N,__VA_ARGS__...) CONCAT_2(MACRO_MAP_FOR_, N)((MACRO_MAP_FOR_N_LIST), __VA_ARGS__, ) MACRO_MAP_FOR_0(n_list,__VA_ARGS__...)  MACRO_MAP_FOR_1(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_2(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_1 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, ) MACRO_MAP_FOR_3(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_2 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, ) MACRO_MAP_FOR_4(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_3 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, ) MACRO_MAP_FOR_5(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_4 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, ) MACRO_MAP_FOR_6(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_5 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, ) MACRO_MAP_FOR_7(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_6 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, ) MACRO_MAP_FOR_8(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_7 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, ) MACRO_MAP_FOR_9(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_8 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, ) MACRO_MAP_FOR_10(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_9 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, ) MACRO_MAP_FOR_11(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_10((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, ) MACRO_MAP_FOR_12(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_11((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, ) MACRO_MAP_FOR_13(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_12((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, ) MACRO_MAP_FOR_14(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_13((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, ) MACRO_MAP_FOR_15(n_list,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list))) MACRO_MAP_FOR_14((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), macro, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM(param,__VA_ARGS__...) MACRO_MAP_FOR_PARAM_(param, __VA_ARGS__) MACRO_MAP_FOR_PARAM_(param,__VA_ARGS__...) MACRO_MAP_FOR_PARAM_N(NUM_VA_ARGS_LESS_1(__VA_ARGS__), param, __VA_ARGS__) MACRO_MAP_FOR_PARAM_N(N,param,__VA_ARGS__...) MACRO_MAP_FOR_PARAM_N_(N, param, __VA_ARGS__) MACRO_MAP_FOR_PARAM_N_(N,param,__VA_ARGS__...) CONCAT_2(MACRO_MAP_FOR_PARAM_, N)((MACRO_MAP_FOR_N_LIST), param, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM_0(n_list,param,__VA_ARGS__...)  MACRO_MAP_FOR_PARAM_1(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_2(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_1 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM_3(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_2 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM_4(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_3 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM_5(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_4 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM_6(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_5 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM_7(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_6 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM_8(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_7 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM_9(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_8 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM_10(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_9 ((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM_11(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_10((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM_12(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_11((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM_13(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_12((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM_14(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_13((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, ) MACRO_MAP_FOR_PARAM_15(n_list,param,macro,a,__VA_ARGS__...) macro(a, GET_VA_ARG_1(BRACKET_EXTRACT(n_list)), param) MACRO_MAP_FOR_PARAM_14((GET_ARGS_AFTER_1(BRACKET_EXTRACT(n_list))), param, macro, __VA_ARGS__, ) PARAM_CBRACE(p) { p },                    ..\..\..\..\..\..\components\libraries\util\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\..\..\components\device\  app_util.h   stdint.h   stdbool.h   compiler_abstraction.h   nrf.h     p       
..\..\..\..\..\..\components\libraries\util\app_util.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4         char _Bool uvoid qSTACK$$Base  qSTACK$$Length  ;value_rescale  w  $g  value $g  old_unit_reversal $W  new_unit_reversal a__result w   ;uint16_encode  H  $W  value $Tp_encoded_data a__result H   ;uint24_encode  H  $g  value $Tp_encoded_data a__result H   ;uint32_encode  H  $g  value $Tp_encoded_data a__result H   ;uint48_encode  H  $w  value $Tp_encoded_data a__result H   ;uint16_decode  W  $p_encoded_data a__result W   H  ";uint16_big_decode  W  $p_encoded_data a__result W   ;uint24_decode  g  $p_encoded_data a__result g   ;uint32_decode  g  $p_encoded_data a__result g   ;uint32_big_decode  g  $p_encoded_data a__result g   ;uint16_big_encode  H  $W  value $Tp_encoded_data a__result H   ;	uint32_big_encode  H  $g  value $Tp_encoded_data a__result H   ;	uint48_decode  w  $p_encoded_data a__result w   ;
battery_level_in_percent  H  $Cmvolts a__result H  \battery_level H   W  "I;is_address_from_stack   $ptr a__result   "8is_word_aligned   $Mp a__result   UNIT_0_625_MS qUNIT_1_25_MS UNIT_10_MS ' H   Puint16_le_t H   Puint32_le_t *size W  # p_data T# "H  Puint8_array_t 3    0        t  	  STACK$$Base   STACK$$Length        !  "  #   3SDK_MACROS_H__  CVERIFY_TRUE(statement,err_code) do { if (!(statement)) { return err_code; } } while (0) RVERIFY_TRUE_VOID(statement) VERIFY_TRUE((statement), ) ^VERIFY_FALSE(statement,err_code) do { if ((statement)) { return err_code; } } while (0) mVERIFY_FALSE_VOID(statement) VERIFY_FALSE((statement), ) xVERIFY_SUCCESS(err_code) VERIFY_TRUE((err_code) == NRF_SUCCESS, (err_code)) VERIFY_SUCCESS_VOID(err_code) VERIFY_TRUE_VOID((err_code) == NRF_SUCCESS) VERIFY_MODULE_INITIALIZED() VERIFY_TRUE((MODULE_INITIALIZED), NRF_ERROR_INVALID_STATE) VERIFY_MODULE_INITIALIZED_VOID() VERIFY_TRUE_VOID((MODULE_INITIALIZED)) VERIFY_PARAM_NOT_NULL(param) VERIFY_FALSE(((param) == NULL), NRF_ERROR_NULL) VERIFY_PARAM_NOT_NULL_VOID(param) VERIFY_FALSE_VOID(((param) == NULL))     \    P            ..\..\..\..\..\..\components\libraries\util\  sdk_macros.h             
..\..\..\..\..\..\components\libraries\util\sdk_macros.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                %  &  '   4SDK_COMMON_H__  6789:;<=	>
?  X   O           ..\..\..\..\..\..\components\libraries\util\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\config\ ..\..\..\..\..\..\components\device\  sdk_common.h   stdint.h   stdbool.h   string.h   sdk_config.h   nordic_common.h   compiler_abstraction.h   sdk_os.h   sdk_errors.h   app_util.h   sdk_macros.h             
..\..\..\..\..\..\components\libraries\util\sdk_common.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                )  *  +  ,   __stdio_h  __ARMCLIB_VERSION 5060009 "_ARMABI __declspec(__nothrow) %__STDIO_DECLS  '__CLIBNS -__CLIBNS  <NULL =NULL 0 g_SYS_OPEN 16 stdin (&__CLIBNS __stdin) stdout (&__CLIBNS __stdout) stderr (&__CLIBNS __stderr) _IOFBF 0x100 _IOLBF 0x200 _IONBF 0x400 BUFSIZ (512) FOPEN_MAX _SYS_OPEN FILENAME_MAX 256 L_tmpnam FILENAME_MAX TMP_MAX 256 EOF (-1) SEEK_SET 0 SEEK_CUR 1 SEEK_END 2 _IOBIN 0x04 __STDIN_BUFSIZ (64) __STDOUT_BUFSIZ (64) __STDERR_BUFSIZ (16) getchar() getc(stdin) putchar(c) putc(c, stdout)    h    ]            F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\  stdio.h   string.h            F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\stdio.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]          unsigned int unsigned long long )__fpos_t_struct __pos  # __mbstate # P__va_list FPfpos_t  a-__FILE PFILE lq__stdin q__stdout q__stderr "q__aeabi_stdin Oq__aeabi_stdout Oq__aeabi_stderr OPsize_t  ,-__va_list *__state1  # __state2  #      l          #  __stdin 1  __stdout @  __stderr S  __aeabi_stdin g  __aeabi_stdout |  __aeabi_stderr        .  /  0   *APP_ERROR_WEAK_H__    `    T            ..\..\..\..\..\..\components\libraries\util\  app_error_weak.h             
..\..\..\..\..\..\components\libraries\util\app_error_weak.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                2  3  4   3APP_ERROR_H__  56789:;DNRF_FAULT_ID_SDK_RANGE_START 0x00004000 HNRF_FAULT_ID_SDK_ERROR NRF_FAULT_ID_SDK_RANGE_START + 1 INRF_FAULT_ID_SDK_ASSERT NRF_FAULT_ID_SDK_RANGE_START + 2 APP_ERROR_HANDLER(ERR_CODE) do { app_error_handler_bare((ERR_CODE)); } while (0) APP_ERROR_CHECK(ERR_CODE) do { const uint32_t LOCAL_ERR_CODE = (ERR_CODE); if (LOCAL_ERR_CODE != NRF_SUCCESS) { APP_ERROR_HANDLER(LOCAL_ERR_CODE); } } while (0) APP_ERROR_CHECK_BOOL(BOOLEAN_VALUE) do { const uint32_t LOCAL_BOOLEAN_VALUE = (BOOLEAN_VALUE); if (!LOCAL_BOOLEAN_VALUE) { APP_ERROR_HANDLER(0); } } while (0)                 ..\..\..\..\..\..\components\libraries\util\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\..\..\components\device\  app_error.h   stdint.h   stdio.h   stdbool.h   nrf.h   sdk_errors.h   nordic_common.h   app_error_weak.h            
..\..\..\..\..\..\components\libraries\util\app_error.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4         unsigned int *line_num W  # p_file_name E#err_code g  # H  "?Perror_info_t S*line_num W  # p_file_name E# Passert_info_t ][<app_error_log  $g  id $g  pc $g  info  <app_error_print  $g  id $g  pc $g  info \tmp        6  7  8   EAPP_TIMER_H__  FGHIJKLRAPP_TIMER_CLOCK_FREQ 32768 SAPP_TIMER_MIN_TIMEOUT_TICKS 5 XAPP_TIMER_NODE_SIZE 32 ZAPP_TIMER_USER_OP_SIZE 24 dAPP_TIMER_BUF_SIZE(OP_QUEUE_SIZE) ( ( (((OP_QUEUE_SIZE) + 1) * APP_TIMER_USER_OP_SIZE) ) ) }APP_TIMER_TICKS(MS,PRESCALER) ((uint32_t)ROUNDED_DIV((MS) * (uint64_t)APP_TIMER_CLOCK_FREQ, ((PRESCALER) + 1) * 1000)) APP_TIMER_DEF(timer_id) static app_timer_t timer_id ## _data = { {0} }; static const app_timer_id_t timer_id = &timer_id ## _data APP_TIMER_INIT(PRESCALER,OP_QUEUE_SIZE,SCHEDULER_FUNC) do { static uint32_t APP_TIMER_BUF[CEIL_DIV(APP_TIMER_BUF_SIZE(OP_QUEUE_SIZE), sizeof(uint32_t))]; uint32_t ERR_CODE = app_timer_init((PRESCALER), (OP_QUEUE_SIZE) + 1, APP_TIMER_BUF, SCHEDULER_FUNC); APP_ERROR_CHECK(ERR_CODE); } while (0)  T   K           ..\..\..\..\..\..\components\libraries\timer\ ..\config\ ..\..\..\..\..\..\components\libraries\util\ ..\..\..\..\..\..\components\device\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\  app_timer.h   sdk_config.h   app_error.h   app_util.h   compiler_abstraction.h   stdint.h   stdbool.h   stdio.h            
..\..\..\..\..\..\components\libraries\timer\app_timer.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4         uvoid " "Papp_timer_t `Papp_timer_id_t Papp_timer_timeout_handler_t  Ng  %-%  "QPapp_timer_evt_schedule_func_t bAPP_TIMER_MODE_SINGLE_SHOT  APP_TIMER_MODE_REPEATED  Papp_timer_mode_t )app_timer_t  g   data #  "O%          :  ;  <   __stdlib_h  __ARMCLIB_VERSION 5060009 __LONGLONG long long _ARMABI __declspec(__nothrow) _ARMABI_PURE __declspec(__nothrow) __attribute__((const)) _ARMABI_NORETURN __declspec(__nothrow) __declspec(__noreturn) _ARMABI_THROW  !__STDLIB_DECLS  )__USE_C99_STDLIB 1 -__CLIBNS 4__CLIBNS  GNULL HNULL 0 mEXIT_FAILURE 1 oEXIT_SUCCESS 0 RAND_MAX 0x7fffffff MB_CUR_MAX ( __aeabi_MB_CUR_MAX() ) __LANGUAGE_LINKAGE_CHANGES_FUNCTION_TYPE  __fpsr_IXE 0x100000 __fpsr_UFE 0x80000 __fpsr_OFE 0x40000 __fpsr_DZE 0x20000 __fpsr_IOE 0x10000 __fpsr_IXC 0x10 __fpsr_UFC 0x8 __fpsr_OFC 0x4 __fpsr_DZC 0x2 __fpsr_IOC 0x1 __LONGLONG    h    ^            F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\  stdlib.h   string.h            F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\stdlib.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]          unsigned short int long long long uvoid char unsigned int Pwchar_t  P)div_t quot  # rem  # Pdiv_t  \))ldiv_t quot  # rem  # Pldiv_t "^/)lldiv_t quot  # rem  # Plldiv_t Sa2)_rand_state  8 __x #  )_ANSI_rand_state    __x #  N %%V "  ""P__heapprt )__sdiv32by16 quot  # rem  # P__sdiv32by16 0)__udiv32by16 quot  # rem  # P__udiv32by16 F9)__sdiv64by32 rem  # quot  # P__sdiv64by32 0Psize_t  ,       >  ?  @   *NRF_SOC_H__  ,-                 ..\..\..\..\..\..\components\drivers_nrf\nrf_soc_nosd\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\..\..\components\device\  nrf_soc.h   stdint.h   nrf.h             
..\..\..\..\..\..\components\drivers_nrf\nrf_soc_nosd\nrf_soc.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                 B  C  D   )_NRF_DELAY_H  +1CLOCK_FREQ_16MHz (16000000UL)                     ..\..\..\..\..\..\components\drivers_nrf\delay\ ..\..\..\..\..\..\components\device\  nrf_delay.h   nrf.h             
..\..\..\..\..\..\components\drivers_nrf\delay\nrf_delay.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4         <nrf_delay_ms  $g  number_of_ms          F  G  H   .NRF_ASSERT_H_  012SNRF_ASSERT_PRESENT 0 iASSERT(expr) if (NRF_ASSERT_PRESENT) { if (expr) { } else { assert_nrf_callback((uint16_t)__LINE__, (uint8_t *)__FILE__); } }                     ..\..\..\..\..\..\components\libraries\util\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\..\..\components\device\  nrf_assert.h   stdint.h   nrf.h   app_error.h             
..\..\..\..\..\..\components\libraries\util\nrf_assert.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4                J  K  L   3APP_UTIL_PLATFORM_H__  567<=L_PRIO_SD_HIGH 0 M_PRIO_SD_MID 1 N_PRIO_APP_HIGH 2 O_PRIO_APP_MID 3 P_PRIO_SD_LOW 4 Q_PRIO_SD_LOWEST 5 R_PRIO_APP_LOW 6 S_PRIO_APP_LOWEST 7 T_PRIO_THREAD 15 xEXTERNAL_INT_VECTOR_OFFSET 16 NRF_BREAKPOINT __BKPT(0) NRF_BREAKPOINT_COND do { if (CoreDebug->DHCSR & CoreDebug_DHCSR_C_DEBUGEN_Msk) { NRF_BREAKPOINT; } }while (0) PACKED(TYPE) __packed TYPE PACKED_STRUCT PACKED(struct) CRITICAL_REGION_ENTER() app_util_critical_region_enter(NULL) CRITICAL_REGION_EXIT() app_util_critical_region_exit(0) IPSR_ISR_Msk (0x1FFUL ) ANON_UNIONS_ENABLE _Pragma("push") _Pragma("anon_unions") ANON_UNIONS_DISABLE _Pragma("pop") CONTROL_nPRIV_Msk (1UL )                 ..\..\..\..\..\..\components\libraries\util\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\..\..\components\device\  app_util_platform.h   stdint.h   compiler_abstraction.h   nrf.h   nrf_assert.h   app_error.h            
..\..\..\..\..\..\components\libraries\util\app_util_platform.h Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4         APP_IRQ_PRIORITY_HIGHEST  APP_IRQ_PRIORITY_HIGH APP_IRQ_PRIORITY_MID APP_IRQ_PRIORITY_LOW APP_IRQ_PRIORITY_LOWEST APP_IRQ_PRIORITY_THREAD  Papp_irq_priority_t  lAPP_LEVEL_UNPRIVILEGED  APP_LEVEL_PRIVILEGED  Papp_level_t u;current_int_priority_get  H  a__result H  \isr_vector_num g  \irq_type *    ;privilege_level_get  H  a__result H  \isr_vector_num g  \control *            N  O  P   (*+,-./0	2RTC1_IRQ_PRI APP_IRQ_PRIORITY_LOWEST 3SWI_IRQ_PRI APP_IRQ_PRIORITY_LOWEST :MAX_RTC_COUNTER_VAL 0x00FFFFFF <RTC_COMPARE_OFFSET_MIN 3 >MAX_RTC_TASKS_DELAY 47 @SWI_IRQn SWI0_IRQn ASWI_IRQHandler SWI0_IRQHandler CMODULE_INITIALIZED (m_op_queue.p_user_op_queue != NULL) CONTEXT_QUEUE_SIZE_MAX (2)                   ..\..\..\..\..\..\components\libraries\util\ ..\..\..\..\..\..\components\libraries\timer\ F:\Program Files\Keil_v5\ARM\ARMCC\Bin\..\include\ ..\..\..\..\..\..\components\device\ ..\..\..\..\..\..\components\drivers_nrf\nrf_soc_nosd\ ..\..\..\..\..\..\components\drivers_nrf\delay\  ..\..\..\..\..\..\components\libraries\timer\app_timer.c    sdk_common.h   app_timer.h   stdlib.h   nrf.h   nrf_soc.h   app_error.h   nrf_delay.h   app_util_platform.h   app_timer.c            
..\..\..\..\..\..\components\libraries\timer\app_timer.c Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd]  G:\MCU\NRF5xx\nRF5_GEN\nRF5_SDK_12.3.0_d7731ad\examples\peripheral\blinky\pca10040\blank\arm4         _Bool uvoid " Ptimer_node_t F
Qstatic_assert_83  TIMER_USER_OP_TYPE_NONE  TIMER_USER_OP_TYPE_START TIMER_USER_OP_TYPE_STOP TIMER_USER_OP_TYPE_STOP_ALL  Ptimer_user_op_type_t 4
\*ticks_at_start g  # ticks_first_interval g  #ticks_periodic_interval g  #p_context # Ptimer_user_op_start_t 
eSstart 3 *op_type # p_node #params P# "Ptimer_user_op_t _
pstatic_assert_114  static_assert_115  *first H  # last H  #size H  #p_user_op_queue %# "Ptimer_op_queue_t 
static_assert_130  g   g  "g  ""H    "}8
rtc1_counter_get  g  a__result g   8
ticks_diff_get  g  $g  ticks_now $g  ticks_old a__result g   9
rtc1_compare0_set  $g  value  static_assert_56  *
 ticks_to_expire g  # ticks_at_start g  #ticks_first_interval g  #ticks_periodic_interval g  #is_running  #mode   #p_timeout_handler -  #p_context #next #         R  ! /  !   I  $ >  %  %  %  %  	%C  
%C  %  %  %  %  %C  %C  & I      (   (             1   1  1   1   I8	   I    I8	4  ! I8	  " I  #7 I  $ I  % I  & I	  ' I  ( I  )  *  +  ,  -   .   /4  04  14  24  3 4  4 4  5.:;9?I  6.:;9?  7.:;9G  8.:;9?I   9.:;9?   :.:;9G   ;.:;9?I  <.:;9?  =.:;9G  >.:;9?I@  ?.:;9?@  @.:;9G@  A.:;9?I@
  B.:;9?@
  C.:;9G@
  D1  E1  F1XYW  G1XYW  H.1  I.1@  J.1@
  K.1  L.<4I?  M.<4?  NI  O  P I:;9  Q I4  R  S  T  U   V   W 1  X4 I	,  Y4 I	  Z4 I  [4 I,  \4 I  ]4 I	4  ^4 I	,4  _4 I4  `4 I,4  a4 I4  b4 1	,  c4 1  d4 1,  e4 1  f 1  g 1  h I	  i I  j I  k I	4  l I	,4  m I4  n 1	  o 1  p4 I	?  q4 I?<  r4 I,  s4 I  t5 I  u;   v=   w%  x<%          Component: ARM Compiler 5.06 update 2 (build 183) Tool: armlink [4d35b7] armlink --partial --no_add_relocs_to_undefined --no_generate_mapping_symbols --diag_suppress=9931,9931,6642 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --output=.\_build\app_timer.o --vfemode=force
 Input Comments:  p204-3  Component: ARM Compiler 5.06 update 2 (build 183) Tool: armasm [4d35b2] armasm --debug --diag_suppress=9931,9931,1602,1073 --cpu=Cortex-M4.fp --fpu=VFPv4_SP_D16 --apcs=/interwork/interwork --divide  app_timer.o  Component: ARM Compiler 5.06 update 2 (build 183) Tool: ArmCC [4d35cd] ArmCC --c99 --split_sections --debug -c -o.\_build\app_timer.o --depend=.\_build\app_timer.d --cpu=Cortex-M4.fp --apcs=interwork -O0 --diag_suppress=9931 -I..\..\..\config\blinky_pca10040 -I..\..\..\config -I..\..\..\..\..\..\components -I..\..\..\..\..\..\components\ble\ble_advertising -I..\..\..\..\..\..\components\ble\ble_dtm -I..\..\..\..\..\..\components\ble\ble_racp -I..\..\..\..\..\..\components\ble\ble_services\ble_ancs_c -I..\..\..\..\..\..\components\ble\ble_services\ble_ans_c -I..\..\..\..\..\..\components\ble\ble_services\ble_bas -I..\..\..\..\..\..\components\ble\ble_services\ble_bas_c -I..\..\..\..\..\..\components\ble\ble_services\ble_cscs -I..\..\..\..\..\..\components\ble\ble_services\ble_cts_c -I..\..\..\..\..\..\components\ble\ble_services\ble_dfu -I..\..\..\..\..\..\components\ble\ble_services\ble_dis -I..\..\..\..\..\..\components\ble\ble_services\ble_gls -I..\..\..\..\..\..\components\ble\ble_services\ble_hids -I..\..\..\..\..\..\components\ble\ble_services\ble_hrs -I..\..\..\..\..\..\components\ble\ble_services\ble_hrs_c -I..\..\..\..\..\..\components\ble\ble_services\ble_hts -I..\..\..\..\..\..\components\ble\ble_services\ble_ias -I..\..\..\..\..\..\components\ble\ble_services\ble_ias_c -I..\..\..\..\..\..\components\ble\ble_services\ble_lbs -I..\..\..\..\..\..\components\ble\ble_services\ble_lbs_c -I..\..\..\..\..\..\components\ble\ble_services\ble_lls -I..\..\..\..\..\..\components\ble\ble_services\ble_nus -I..\..\..\..\..\..\components\ble\ble_services\ble_nus_c -I..\..\..\..\..\..\components\ble\ble_services\ble_rscs -I..\..\..\..\..\..\components\ble\ble_services\ble_rscs_c -I..\..\..\..\..\..\components\ble\ble_services\ble_tps -I..\..\..\..\..\..\components\ble\nrf_ble_qwr -I..\..\..\..\..\..\components\ble\peer_manager -I..\..\..\..\..\..\components\boards -I..\..\..\..\..\..\components\device -I..\..\..\..\..\..\components\drivers_nrf\adc -I..\..\..\..\..\..\components\drivers_nrf\clock -I..\..\..\..\..\..\components\drivers_nrf\common -I..\..\..\..\..\..\components\drivers_nrf\comp -I..\..\..\..\..\..\components\drivers_nrf\delay -I..\..\..\..\..\..\components\drivers_nrf\gpiote -I..\..\..\..\..\..\components\drivers_nrf\hal -I..\..\..\..\..\..\components\drivers_nrf\i2s -I..\..\..\..\..\..\components\drivers_nrf\lpcomp -I..\..\..\..\..\..\components\drivers_nrf\nrf_soc_nosd -I..\..\..\..\..\..\components\drivers_nrf\pdm -I..\..\..\..\..\..\components\drivers_nrf\power -I..\..\..\..\..\..\components\drivers_nrf\ppi -I..\..\..\..\..\..\components\drivers_nrf\pwm -I..\..\..\..\..\..\components\drivers_nrf\qdec -I..\..\..\..\..\..\components\drivers_nrf\rng -I..\..\..\..\..\..\components\drivers_nrf\rtc -I..\..\..\..\..\..\components\drivers_nrf\saadc -I..\..\..\..\..\..\components\drivers_nrf\spi_master -I..\..\..\..\..\..\components\drivers_nrf\spi_slave -I..\..\..\..\..\..\components\drivers_nrf\swi -I..\..\..\..\..\..\components\drivers_nrf\timer -I..\..\..\..\..\..\components\drivers_nrf\twi_master -I..\..\..\..\..\..\components\drivers_nrf\twis_slave -I..\..\..\..\..\..\components\drivers_nrf\uart -I..\..\..\..\..\..\components\drivers_nrf\usbd -I..\..\..\..\..\..\components\drivers_nrf\wdt -I..\..\..\..\..\..\components\libraries\bsp -I..\..\..\..\..\..\components\libraries\button -I..\..\..\..\..\..\components\libraries\crc16 -I..\..\..\..\..\..\components\libraries\crc32 -I..\..\..\..\..\..\components\libraries\csense -I..\..\..\..\..\..\components\libraries\csense_drv -I..\..\..\..\..\..\components\libraries\experimental_section_vars -I..\..\..\..\..\..\components\libraries\fds -I..\..\..\..\..\..\components\libraries\fstorage -I..\..\..\..\..\..\components\libraries\gpiote -I..\..\..\..\..\..\components\libraries\hardfault -I..\..\..\..\..\..\components\libraries\hci -I..\..\..\..\..\..\components\libraries\led_softblink -I..\..\..\..\..\..\components\libraries\log -I..\..\..\..\..\..\components\libraries\log\src -I..\..\..\..\..\..\components\libraries\low_power_pwm -I..\..\..\..\..\..\components\libraries\mem_manager -I..\..\..\..\..\..\components\libraries\pwm -I..\..\..\..\..\..\components\libraries\queue -I..\..\..\..\..\..\components\libraries\scheduler -I..\..\..\..\..\..\components\libraries\slip -I..\..\..\..\..\..\components\libraries\timer -I..\..\..\..\..\..\components\libraries\twi -I..\..\..\..\..\..\components\libraries\uart -I..\..\..\..\..\..\components\libraries\usbd -I..\..\..\..\..\..\components\libraries\usbd\class\audio -I..\..\..\..\..\..\components\libraries\usbd\class\cdc -I..\..\..\..\..\..\components\libraries\usbd\class\cdc\acm -I..\..\..\..\..\..\components\libraries\usbd\class\hid -I..\..\..\..\..\..\components\libraries\usbd\class\hid\generic -I..\..\..\..\..\..\components\libraries\usbd\class\hid\kbd -I..\..\..\..\..\..\components\libraries\usbd\class\hid\mouse -I..\..\..\..\..\..\components\libraries\usbd\class\msc -I..\..\..\..\..\..\components\libraries\usbd\config -I..\..\..\..\..\..\components\libraries\util -I..\..\..\..\..\..\components\toolchain -I..\..\.. -I..\..\..\..\..\..\external\segger_rtt -I..\config -I"F:\Program Files\Keil_v5\ARM\RV31\INC" -I"F:\Program Files\Keil_v5\ARM\CMSIS\Include" -D__MICROLIB -D__UVISION_VERSION=520 -DNRF52832 -DNRF52 -DBOARD_PCA10040 -DNRF52_PAN_12 -DNRF52_PAN_15 -DNRF52_PAN_20 -DNRF52_PAN_31 -DNRF52_PAN_36 -DNRF52_PAN_51 -DCONFIG_GPIO_AS_PINRESET -DNRF52_PAN_54 -DNRF52_PAN_55 -DNRF52_PAN_58 -DNRF52_PAN_64 -DBSP_DEFINES_ONLY -DSWI_DISABLE0 --omf_browse=.\_build\app_timer.crf ..\..\..\..\..\..\components\libraries\timer\app_timer.c                   @6             @6             @6             =6            @6             @6             =6            @6             =6             @6             =6  ,          @6             @6            	 @6            
 @6             =6  8          @6             =6  r          @6             =6  N          @6             =6  ,          @6             =6            @6             =6            @6             =6  R          @6             =6  T          @6             =6  t          @6             =6            @6             =6            @6             =6            @6             =6            @6             =6            @6             =6  0          @6             =6  D          @6             @6             =6  2          @6             =6  H          @6             @6             =6  b          @6              =6  Z           @6            ! @6            " @6            # =6           # @6            $ @6            % =6  8         % @6            & =6           & 16            ' 16            S5           5           5             5           5                     4   (         t    )         4   *         t    +         t    ,         t    -               5           4            4            4            :4            4          )4            :4            +4          4            :4            4          4            :4            4           3            :4            3            :4            3           	 :4           	 3           
 :4           
 3            :4            3            :4            q3            :4            `3            :4            K3            :4            63            :4            83          3            :4             3     R     3            :4            3     T     2            :4            2     t     2            :4            2          2            :4            2          2            :4            2          2            :4            2          2            :4            2          2            :4            2     0     w2            :4            y2     D     f2            :4            h2     
     O2            :4            Q2     2     :2            :4            <2     H     2            :4            !2     
     2            :4            2     b     1             :4             1     Z      1           ! :4           ! 1     X    ! 1           " :4           " 1     8    " 1           # :4           # 1         # 1           $ :4           $ 1     
    $ 1           % :4           % 1     8    % p1           & :4           & r1         & j1      "    ' :4           ' _1          ' N1         ' ?1         ' /1         ' 1         ' 0         ' 0         ' 0          ' 0  !       ' 0           . 0           / z0           0 `0           1 F0           2 ,0           3 0           4 /           5 /           6 /           7 /           8 /           9 u/           : Z/           ; ?/           < $/           = 	/           > .           ? .           @ .           A .           B .           C g.           D L.           E 1.           F .           G -           H -           I -           J -           K -           L t-           M Y-           N >-           O #-           P -           Q ,           R ,           S ,           T ,           U ,           V t,           W [,           X B,           Y ),           Z ,           [ +           \ +           ] +           ^ +           _ +           ` x+           a ^+           b D+           c *+           d +           e *           f *           g *           h *           i *           j t*           k Z*           l @*           m &*           n *           o )           p )           q )           r )           s )           t p)           u V)           v <)           w $)           x )           y (           z (           { (           | (           } (           ~ u(            \(            C(            *(            (            '            '            '            '            '            w'            ]'            C'            )'            '            &            &            &            &            &            s&            Y&            ?&            %&            &            %            %            %            %            %            q%            Y%            A%            )%            %            $            $            $            $            $            $            i$            P$            7$            $            $            #            #            #            #            #            o#            V#            =#            $#            #            "            "            "            "            "            u"            \"            C"            *"            "            !            !            !            !            ~!            `!            B!            $!            !                                                }          C           R           4          0          PB          8                    Ls           5                                 o           ,                               t          
/                              Hi          D*                     @          'm           -                     #           t           8                     +          <           C                    4          0          Pv          8E                    L                      g           3                                           e          7          
                              H`          D.                     @          '           e           2          #                                 v          +G          <                               3`          /!          O          7          ]          K                                 Q                                           O                    	                    H          G	          C                     ?M          &                                "Q                      
           
          *a
          ;%
           	          	          2Z	          .	          N          6          K          J                      w           3                                 l          %                              U                    F          B           N          >          %                      B          !                                 F          )          :                     A                                ,z           3     ,    3         3        	 3        
 3     8    3     r    s3     N    b3     ,    M3         j             S             4                                     "  :4            &   
     
     
     
  8     (   
  N   
U  V   
^  \   
X  b   
  f   
  t     x     |                    H   
  P     &   
  ,        
          
  "   
  .   
  D   
  H   
  R   
  ^   
  f   
  l   
  r   
  v   
  |   
                 T     X     \     `     T     4   
  t     x        
     
     
                             
^     
U     
X  $   
  8     &   
  8   
  P     T         
 4        
v     
|  &   
y  .   
  :   
s  H     L     P        
[  d     \     d     h        
    
  ,   
  >   
  D   
 N   
  
   
    
  $   
  *   
 0   
     
     
  D   
  x   
                              
[  8             ^    E     E     J  *  E  .  E  d   E     ^    G     G     L  *  G  .  G  d   G  h   M  l   E  h   N  l   G  h     l   \  h     l     h     l     h     l     h     l     h     l     h     l     h     l     h     l     h     l     h     l     h     l   t  h     l   z  h     l   w  h     l   }  h     l   q  h     l     h     l     h     l     h     l     h     l     h     l   _  h     l   a  h     l   i  h     l   g  h     l   k  h     l   m  h     l   o  h     l   e  h     l   c  h     l   V  h     l   Y  h     l   S  h     l     h     l     h     l        a    T        a   d       d %    :  } @    V  d \    }  }       }       e                a    \     \        \    \    0 $  p (  0 7  } ;  0    a                         1 '  } +  1    a               
          2 "  } &  2    a                         3    a               
          4   i     !    *  i .  4    a                         5 (  d ,  5 3    7    H  d L  5 \  d `  5 v  } z  5    a                         6 (  d ,  6 =  d A  6 Q  d U  6 c  } g  6    a                       #  7    a                       !  8    a                         9 +  d /  9 6    :    I  } M  9 T    X    m  d q  9    a                         : $    (    6  d :  : Q  d U  : i  } m  :   }   :    a    t     t      "  t  &  t  *  ; @  d D  ; U  ;    a    z     z      #  z  '  z  +  < <  < T  d X  < m  } q  < x  z  |  z    d   <   z    z    d   <    a    w     w        w    w    = 3  } 7  = L  } P  = j  d n  =   }   w    w    d   =   d   =    a    }     }      $  }  (  }  ,  > F  d J  > [  > v  d z  >   }    }    d   >   }    }    d   >   }    }    }   >    a    q     q        q    q    ? 5  d 9  ? @  q  D  q  Z  } ^  ? t  } x  ?   }   ?   }   ?   }   ?    a                        $  @ >  d U  } m  }   d    a                         A '  } +  A    a                 d           B .  d 2  B A  d E  B Q  } U  B e  d i  B    a               #  } '    +    /  C <  d @  C V  } Z  C q  } u  C   C   }   }   }   d    a                  }          $  D 1  d 5  D C  d G  D V  } k  } }  }   d    a    _     _     !   _    _    E    a    a     a     "   a    a    F    a    i     i     #   }   i  "  i  &  G 6  } :  G N  } R  G c  G {  e   G   }   G   f   i    i    f   G   f    a    g     g     $   }   g    g    H /  d 3  H >  e B  H X  e \  H k  } o  H }  d   H    a    k     k     %   }   k  #  k  '  I 6  e :  I N  } R  I d  I s  } w  I   }   I   d   I    a    m     m     &   }   m    m    J +  e /  J >  } B  J P  d T  J    a    o     o     '   }   o    o     K /  } 3  K    a    e     e     (   }   e    e    L .  }    a    c     c     )   }    c  $  c  (  M 7  } ;  M L  } P  M c  d g  M v  }    a    V     V     *    i    V    V    N   i   N    a    Y     Y     +    i    Y    Y    O   i   O    a    S     S     ,    i    S    S    P   i   P    a              -    d            Q   d    a              .    d            R   d   R   d   R   d    a              /    d            S   d   S Z   \  _     ]     ]          ]     ]     ]     ]     ]     ]     ]   t  ]   z  ]   w  ]   }  ]   q  ]     ]     ]     ]     ]     ]   _  ]   a     i  ]   g  ]   k  ]   m  ]   o  ]   e  ]   c  Z   V  Z   Y  Z   S  ]     ]     ]                                                 a            a            a            a            a            a            a            a            a           }    a            a            }    }    }    }   } "  } 1  } B  } \  } k  } |  }   }   }   }   }   }   }   } H  } b  } q  }   }   }   }   }   }   } 4  } O  } m  } |  }   }   }   }   }   }   } 0  } O  } k  } z  }   }   }   }    a            a            }    }    }    }    }    }   }   } )  } J  } a  } z  }   }   }   }   }   }   }   }   }   } -  } ;  } T  } w  }   }   }   }   }   } 4  } f  }   }   }   } (  } .  } S  } |  }   } K  } m  }   }   }   } +  } `  }   } 	  } [	  } 	  } 	  } $
  } i
  } 
  }   } B  } >  }   } 6  } T  } k  }   }   }   }   p   }   }   p   } 5  } ;  p O  } r  } x  }   }   }   }   }   }   } (  } 7  }   }   }   }   }   }   } 
  } &  } ,  } >  } ]  } l  } v  }   }   }   p   p   p 8  p    i    a           }        a         K  } U  } kC  }    a            a            a            a            a         F  } L  } X  } p  }   }   }   }   }   }   } '  } D  } J  } r  }   }   }   }   }   }   } '  } I  } f  }   }   }   }   } 
  } +  } 1  } Y  } z  }   }   }   }   }   } )  } >  } E  }   }   } >  } V  }    f    a            a            a            ~    a            a           } 7  } A  } l  }   }   }   }   }   }   }    a         U  }   }    a            a            a           }    a            a         !  } 0  } F  } X  } {  }   }   }   }    a           }   }   }   }   }   } `  } i  } o  } y  }   e   }   }   }   }   }   } "  } \  } t  }   }   }   e   e  .ARM.attributes .strtab .shstrtab .rel.debug_pubnames .rel.debug_frame .rel.debug_line .rel.debug_info .reli.user_op_enque .reli.user_op_alloc .reli.timer_timeouts_check_sched .reli.timer_timeouts_check .reli.timer_stop_op_schedule .reli.timer_start_op_schedule .reli.timer_list_remove .reli.timer_list_insert .reli.timer_list_handler_sched .reli.timer_list_handler .reli.timeout_handler_exec .reli.rtc1_stop .reli.rtc1_start .reli.rtc1_init .reli.nrf_delay_us .reli.list_insertions_handler .reli.list_deletions_handler .reli.expired_timers_handler .reli.elapsed_ticks_acquire .reli.compare_reg_update .reli.app_timer_stop_all .reli.app_timer_stop .reli.app_timer_start .reli.app_timer_init .reli.app_timer_create .reli.app_timer_cnt_get .reli.app_timer_cnt_diff_compute .reli.SWI0_EGU0_IRQHandler .reli.RTC1_IRQHandler .symtab .comment .arm_vfe_header __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000 __ARM_grp.app_timer.c.2_gg2000_rI_VnpYfQ_1_z00000 __ARM_grp.app_util_platform.h.2_UM1000_ezhhmmYWwue_e00000 __ARM_grp.nrf_assert.h.2_cD0000_MZIbafroTAc_300000 __ARM_grp.nrf_delay.h.2_Mh1000_2AmBUMbciK9_700000 __ARM_grp.nrf_soc.h.2_4y0000_OuYEYZTEa_0_300000 __ARM_grp.stdlib.h.2_wW0000_Hm9QtiXvQc6_300000 __ARM_grp.app_timer.h.2_gP1000_8nux8ZateQe_800000 __ARM_grp.app_error.h.2_cH1000_8v_mS$DZb8a_g00000 __ARM_grp.app_error_weak.h.2_wu0000_OLOaLDXCuGc_300000 __ARM_grp.stdio.h.2_Yt1000_q8k08gAfo1e_700000 __ARM_grp.sdk_common.h.2_kD0000_DHWIEKolnr7_300000 __ARM_grp.sdk_macros.h.2_kS0000_nU_oDUuiVJ9_300000 __ARM_grp.app_util.h.2_0qd000_VTVSGviFoV0_B10000 __ARM_grp.nrf.h.2_4A0000_Zrwij9wbenf_300000 __ARM_grp.nrf52_name_change.h.2_Y41000_WnVskuKCMef_300000 __ARM_grp.nrf51_to_nrf52.h.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp.nrf52_bitfields.h.2_0Qt200_xWfGryI3es8_300000 __ARM_grp.nrf52.h.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp.system_nrf52.h.2_ev2000_Q$QpwVfdHd9_f00000 __ARM_grp.core_cm4.h.2_rGy000_Ab55u8N9urf_B30000 __ARM_grp.core_cm4_simd.h.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp.core_cmFunc.h.2_0w1000_daLxSEakzEc_O00000 __ARM_grp.core_cmInstr.h.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp.sdk_errors.h.2_EZ1000_hljdZF_8tx8_700000 __ARM_grp.nrf_error.h.2_4_0000_lOiNJXEYXRe_300000 __ARM_grp.sdk_os.h.2_Ew0000_FQgjy84zM$a_300000 __ARM_grp.compiler_abstraction.h.2_cy0000_FrJIY23yhF1_300000 __ARM_grp.nordic_common.h.2_8a1000_uP0n2VKSxmd_300000 __ARM_grp.sdk_config.h.2_gV1000_hxQTt31Bg8f_300000 __ARM_grp.string.h.2_Iw0000_ErAAimsods3_300000 __ARM_grp.stdbool.h.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp.stdint.h.2_IG1000_OrGKFPD$Igc_300000 .debug_abbrev __ARM_asm.debug_abbrev.1 .debug_macinfo .debug_loc .data i.ticks_diff_get i.rtc1_counter_get i.rtc1_compare0_set i.NVIC_SetPriority i.NVIC_SetPendingIRQ i.NVIC_EnableIRQ i.NVIC_ClearPendingIRQ .revsh_text .rev16_text  Lib$$Request$$armlib app_util_critical_region_exit app_util_critical_region_enter app_error_handler_bare SystemCoreClock __ARM_grp..debug_pubnames$system_nrf52.h$.2_ev2000_Q$QpwVfdHd9_f00000 __ARM_grp..debug_pubnames$stdio.h$.2_Yt1000_q8k08gAfo1e_700000 __ARM_grp..debug_pubnames$core_cm4.h$.2_rGy000_Ab55u8N9urf_B30000 __ARM_grp..debug_pubnames$app_util.h$.2_0qd000_VTVSGviFoV0_B10000 __ARM_grp..debug_macinfo$system_nrf52.h$.2_ev2000_Q$QpwVfdHd9_f00000 __ARM_grp..debug_macinfo$string.h$.2_Iw0000_ErAAimsods3_300000 __ARM_grp..debug_macinfo$stdlib.h$.2_wW0000_Hm9QtiXvQc6_300000 __ARM_grp..debug_macinfo$stdio.h$.2_Yt1000_q8k08gAfo1e_700000 __ARM_grp..debug_macinfo$stdint.h$.2_IG1000_OrGKFPD$Igc_300000 __ARM_grp..debug_macinfo$stdbool.h$.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp..debug_macinfo$sdk_os.h$.2_Ew0000_FQgjy84zM$a_300000 __ARM_grp..debug_macinfo$sdk_macros.h$.2_kS0000_nU_oDUuiVJ9_300000 __ARM_grp..debug_macinfo$sdk_errors.h$.2_EZ1000_hljdZF_8tx8_700000 __ARM_grp..debug_macinfo$sdk_config.h$.2_gV1000_hxQTt31Bg8f_300000 __ARM_grp..debug_macinfo$sdk_common.h$.2_kD0000_DHWIEKolnr7_300000 __ARM_grp..debug_macinfo$nrf_soc.h$.2_4y0000_OuYEYZTEa_0_300000 __ARM_grp..debug_macinfo$nrf_error.h$.2_4_0000_lOiNJXEYXRe_300000 __ARM_grp..debug_macinfo$nrf_delay.h$.2_Mh1000_2AmBUMbciK9_700000 __ARM_grp..debug_macinfo$nrf_assert.h$.2_cD0000_MZIbafroTAc_300000 __ARM_grp..debug_macinfo$nrf52_name_change.h$.2_Y41000_WnVskuKCMef_300000 __ARM_grp..debug_macinfo$nrf52_bitfields.h$.2_0Qt200_xWfGryI3es8_300000 __ARM_grp..debug_macinfo$nrf52.h$.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp..debug_macinfo$nrf51_to_nrf52.h$.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp..debug_macinfo$nrf.h$.2_4A0000_Zrwij9wbenf_300000 __ARM_grp..debug_macinfo$nordic_common.h$.2_8a1000_uP0n2VKSxmd_300000 __ARM_grp..debug_macinfo$core_cmInstr.h$.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp..debug_macinfo$core_cmFunc.h$.2_0w1000_daLxSEakzEc_O00000 __ARM_grp..debug_macinfo$core_cm4_simd.h$.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp..debug_macinfo$core_cm4.h$.2_rGy000_Ab55u8N9urf_B30000 __ARM_grp..debug_macinfo$compiler_abstraction.h$.2_cy0000_FrJIY23yhF1_300000 __ARM_grp..debug_macinfo$app_util_platform.h$.2_UM1000_ezhhmmYWwue_e00000 __ARM_grp..debug_macinfo$app_util.h$.2_0qd000_VTVSGviFoV0_B10000 __ARM_grp..debug_macinfo$app_timer.h$.2_gP1000_8nux8ZateQe_800000 __ARM_grp..debug_macinfo$app_timer.c$.2_gg2000_rI_VnpYfQ_1_z00000 __ARM_grp..debug_macinfo$app_error_weak.h$.2_wu0000_OLOaLDXCuGc_300000 __ARM_grp..debug_macinfo$app_error.h$.2_cH1000_8v_mS$DZb8a_g00000 __ARM_grp..debug_line$system_nrf52.h$.2_ev2000_Q$QpwVfdHd9_f00000 __ARM_grp..debug_line$string.h$.2_Iw0000_ErAAimsods3_300000 __ARM_grp..debug_line$stdlib.h$.2_wW0000_Hm9QtiXvQc6_300000 __ARM_grp..debug_line$stdio.h$.2_Yt1000_q8k08gAfo1e_700000 __ARM_grp..debug_line$stdint.h$.2_IG1000_OrGKFPD$Igc_300000 __ARM_grp..debug_line$stdbool.h$.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp..debug_line$sdk_os.h$.2_Ew0000_FQgjy84zM$a_300000 __ARM_grp..debug_line$sdk_macros.h$.2_kS0000_nU_oDUuiVJ9_300000 __ARM_grp..debug_line$sdk_errors.h$.2_EZ1000_hljdZF_8tx8_700000 __ARM_grp..debug_line$sdk_config.h$.2_gV1000_hxQTt31Bg8f_300000 __ARM_grp..debug_line$sdk_common.h$.2_kD0000_DHWIEKolnr7_300000 __ARM_grp..debug_line$nrf_soc.h$.2_4y0000_OuYEYZTEa_0_300000 __ARM_grp..debug_line$nrf_error.h$.2_4_0000_lOiNJXEYXRe_300000 __ARM_grp..debug_line$nrf_delay.h$.2_Mh1000_2AmBUMbciK9_700000 __ARM_grp..debug_line$nrf_assert.h$.2_cD0000_MZIbafroTAc_300000 __ARM_grp..debug_line$nrf52_name_change.h$.2_Y41000_WnVskuKCMef_300000 __ARM_grp..debug_line$nrf52_bitfields.h$.2_0Qt200_xWfGryI3es8_300000 __ARM_grp..debug_line$nrf52.h$.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp..debug_line$nrf51_to_nrf52.h$.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp..debug_line$nrf.h$.2_4A0000_Zrwij9wbenf_300000 __ARM_grp..debug_line$nordic_common.h$.2_8a1000_uP0n2VKSxmd_300000 __ARM_grp..debug_line$core_cmInstr.h$.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp..debug_line$core_cmFunc.h$.2_0w1000_daLxSEakzEc_O00000 __ARM_grp..debug_line$core_cm4_simd.h$.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp..debug_line$core_cm4.h$.2_rGy000_Ab55u8N9urf_B30000 __ARM_grp..debug_line$compiler_abstraction.h$.2_cy0000_FrJIY23yhF1_300000 __ARM_grp..debug_line$app_util_platform.h$.2_UM1000_ezhhmmYWwue_e00000 __ARM_grp..debug_line$app_util.h$.2_0qd000_VTVSGviFoV0_B10000 __ARM_grp..debug_line$app_timer.h$.2_gP1000_8nux8ZateQe_800000 __ARM_grp..debug_line$app_timer.c$.2_gg2000_rI_VnpYfQ_1_z00000 __ARM_grp..debug_line$app_error_weak.h$.2_wu0000_OLOaLDXCuGc_300000 __ARM_grp..debug_line$app_error.h$.2_cH1000_8v_mS$DZb8a_g00000 __ARM_grp.system_nrf52.h.2_ev2000_Q$QpwVfdHd9_f00000 __ARM_grp.string.h.2_Iw0000_ErAAimsods3_300000 __ARM_grp.stdlib.h.2_wW0000_Hm9QtiXvQc6_300000 __ARM_grp.stdio.h.2_Yt1000_q8k08gAfo1e_700000 __ARM_grp.stdint.h.2_IG1000_OrGKFPD$Igc_300000 __ARM_grp.stdbool.h.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp.sdk_os.h.2_Ew0000_FQgjy84zM$a_300000 __ARM_grp.sdk_macros.h.2_kS0000_nU_oDUuiVJ9_300000 __ARM_grp.sdk_errors.h.2_EZ1000_hljdZF_8tx8_700000 __ARM_grp.sdk_config.h.2_gV1000_hxQTt31Bg8f_300000 __ARM_grp.sdk_common.h.2_kD0000_DHWIEKolnr7_300000 __ARM_grp.nrf_soc.h.2_4y0000_OuYEYZTEa_0_300000 __ARM_grp.nrf_error.h.2_4_0000_lOiNJXEYXRe_300000 __ARM_grp.nrf_delay.h.2_Mh1000_2AmBUMbciK9_700000 __ARM_grp.nrf_assert.h.2_cD0000_MZIbafroTAc_300000 __ARM_grp.nrf52_name_change.h.2_Y41000_WnVskuKCMef_300000 __ARM_grp.nrf52_bitfields.h.2_0Qt200_xWfGryI3es8_300000 __ARM_grp.nrf52.h.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp.nrf51_to_nrf52.h.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp.nrf.h.2_4A0000_Zrwij9wbenf_300000 __ARM_grp.nordic_common.h.2_8a1000_uP0n2VKSxmd_300000 __ARM_grp.core_cmInstr.h.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp.core_cmFunc.h.2_0w1000_daLxSEakzEc_O00000 __ARM_grp.core_cm4_simd.h.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp.core_cm4.h.2_rGy000_Ab55u8N9urf_B30000 __ARM_grp.compiler_abstraction.h.2_cy0000_FrJIY23yhF1_300000 __ARM_grp.app_util_platform.h.2_UM1000_ezhhmmYWwue_e00000 __ARM_grp.app_util.h.2_0qd000_VTVSGviFoV0_B10000 __ARM_grp.app_timer.h.2_gP1000_8nux8ZateQe_800000 __ARM_grp.app_timer.c.2_gg2000_rI_VnpYfQ_1_z00000 __ARM_grp.app_error_weak.h.2_wu0000_OLOaLDXCuGc_300000 __ARM_grp.app_error.h.2_cH1000_8v_mS$DZb8a_g00000 __ARM_grp..debug_info$system_nrf52.h$.2_ev2000_Q$QpwVfdHd9_f00000 __ARM_grp..debug_info$string.h$.2_Iw0000_ErAAimsods3_300000 __ARM_grp..debug_info$stdlib.h$.2_wW0000_Hm9QtiXvQc6_300000 __ARM_grp..debug_info$stdio.h$.2_Yt1000_q8k08gAfo1e_700000 __ARM_grp..debug_info$stdint.h$.2_IG1000_OrGKFPD$Igc_300000 __ARM_grp..debug_info$stdbool.h$.2_8v0000_gHBl6ha_NV9_300000 __ARM_grp..debug_info$sdk_os.h$.2_Ew0000_FQgjy84zM$a_300000 __ARM_grp..debug_info$sdk_macros.h$.2_kS0000_nU_oDUuiVJ9_300000 __ARM_grp..debug_info$sdk_errors.h$.2_EZ1000_hljdZF_8tx8_700000 __ARM_grp..debug_info$sdk_config.h$.2_gV1000_hxQTt31Bg8f_300000 __ARM_grp..debug_info$sdk_common.h$.2_kD0000_DHWIEKolnr7_300000 __ARM_grp..debug_info$nrf_soc.h$.2_4y0000_OuYEYZTEa_0_300000 __ARM_grp..debug_info$nrf_error.h$.2_4_0000_lOiNJXEYXRe_300000 __ARM_grp..debug_info$nrf_delay.h$.2_Mh1000_2AmBUMbciK9_700000 __ARM_grp..debug_info$nrf_assert.h$.2_cD0000_MZIbafroTAc_300000 __ARM_grp..debug_info$nrf52_name_change.h$.2_Y41000_WnVskuKCMef_300000 __ARM_grp..debug_info$nrf52_bitfields.h$.2_0Qt200_xWfGryI3es8_300000 __ARM_grp..debug_info$nrf52.h$.2_kx9000_xgHFLOuWj3a_900000 __ARM_grp..debug_info$nrf51_to_nrf52.h$.2_gHh000_kn1mjU4wyI6_300000 __ARM_grp..debug_info$nrf.h$.2_4A0000_Zrwij9wbenf_300000 __ARM_grp..debug_info$nordic_common.h$.2_8a1000_uP0n2VKSxmd_300000 __ARM_grp..debug_info$core_cmInstr.h$.2_oJ0000_dLUB4JX5nYf_300000 __ARM_grp..debug_info$core_cmFunc.h$.2_0w1000_daLxSEakzEc_O00000 __ARM_grp..debug_info$core_cm4_simd.h$.2_Ma1000_p_KNnbZAth7_300000 __ARM_grp..debug_info$core_cm4.h$.2_rGy000_Ab55u8N9urf_B30000 __ARM_grp..debug_info$compiler_abstraction.h$.2_cy0000_FrJIY23yhF1_300000 __ARM_grp..debug_info$app_util_platform.h$.2_UM1000_ezhhmmYWwue_e00000 __ARM_grp..debug_info$app_util.h$.2_0qd000_VTVSGviFoV0_B10000 __ARM_grp..debug_info$app_timer.h$.2_gP1000_8nux8ZateQe_800000 __ARM_grp..debug_info$app_timer.c$.2_gg2000_rI_VnpYfQ_1_z00000 __ARM_grp..debug_info$app_error_weak.h$.2_wu0000_OLOaLDXCuGc_300000 __ARM_grp..debug_info$app_error.h$.2_cH1000_8v_mS$DZb8a_g00000 __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000 __asm___11_app_timer_c_cd27f9c3____REVSH __asm___11_app_timer_c_cd27f9c3____REV16 __ARM_asm.debug_abbrev.1 __ARM_grp_.debug_pubnames$220 __ARM_grp_.debug_pubnames$213 __ARM_grp_.debug_pubnames$206 __ARM_grp_.debug_pubnames$199 __ARM_grp_.debug_pubnames$192 __ARM_grp_.debug_pubnames$185 __ARM_grp_.debug_pubnames$178 __ARM_grp_.debug_pubnames$171 __ARM_grp_.debug_pubnames$164 __ARM_grp_.debug_macinfo$4 __ARM_grp_.debug_loc$264 __ARM_grp_.debug_loc$257 __ARM_grp_.debug_loc$250 __ARM_grp_.debug_loc$243 __ARM_grp_.debug_loc$236 __ARM_grp_.debug_loc$229 __ARM_grp_.debug_loc$222 __ARM_grp_.debug_loc$215 __ARM_grp_.debug_loc$208 __ARM_grp_.debug_loc$201 __ARM_grp_.debug_loc$194 __ARM_grp_.debug_loc$187 __ARM_grp_.debug_loc$180 __ARM_grp_.debug_loc$173 __ARM_grp_.debug_loc$166 __ARM_grp_.debug_loc$159 __ARM_grp_.debug_loc$152 __ARM_grp_.debug_loc$145 __ARM_grp_.debug_loc$138 __ARM_grp_.debug_loc$131 __ARM_grp_.debug_loc$124 __ARM_grp_.debug_loc$117 __ARM_grp_.debug_loc$110 __ARM_grp_.debug_loc$103 __ARM_grp_.debug_loc$96 __ARM_grp_.debug_loc$89 __ARM_grp_.debug_loc$82 __ARM_grp_.debug_loc$75 __ARM_grp_.debug_loc$68 __ARM_grp_.debug_loc$61 __ARM_grp_.debug_loc$54 __ARM_grp_.debug_loc$47 __ARM_grp_.debug_loc$40 __ARM_grp_.debug_loc$33 __ARM_grp_.debug_loc$26 __ARM_grp_.debug_loc$19 __ARM_grp_.debug_line$260 __ARM_grp_.debug_line$253 __ARM_grp_.debug_line$246 __ARM_grp_.debug_line$239 __ARM_grp_.debug_line$232 __ARM_grp_.debug_line$225 __ARM_grp_.debug_line$218 __ARM_grp_.debug_line$211 __ARM_grp_.debug_line$204 __ARM_grp_.debug_line$197 __ARM_grp_.debug_line$190 __ARM_grp_.debug_line$183 __ARM_grp_.debug_line$176 __ARM_grp_.debug_line$169 __ARM_grp_.debug_line$162 __ARM_grp_.debug_line$155 __ARM_grp_.debug_line$148 __ARM_grp_.debug_line$141 __ARM_grp_.debug_line$134 __ARM_grp_.debug_line$127 __ARM_grp_.debug_line$120 __ARM_grp_.debug_line$113 __ARM_grp_.debug_line$106 __ARM_grp_.debug_line$99 __ARM_grp_.debug_line$92 __ARM_grp_.debug_line$85 __ARM_grp_.debug_line$78 __ARM_grp_.debug_line$71 __ARM_grp_.debug_line$64 __ARM_grp_.debug_line$57 __ARM_grp_.debug_line$50 __ARM_grp_.debug_line$43 __ARM_grp_.debug_line$36 __ARM_grp_.debug_line$29 __ARM_grp_.debug_line$22 __ARM_grp_.debug_line$15 __ARM_grp_.debug_line$1 __ARM_grp_.debug_info$261 __ARM_grp_.debug_info$254 __ARM_grp_.debug_info$247 __ARM_grp_.debug_info$240 __ARM_grp_.debug_info$233 __ARM_grp_.debug_info$226 __ARM_grp_.debug_info$219 __ARM_grp_.debug_info$212 __ARM_grp_.debug_info$205 __ARM_grp_.debug_info$198 __ARM_grp_.debug_info$191 __ARM_grp_.debug_info$184 __ARM_grp_.debug_info$177 __ARM_grp_.debug_info$170 __ARM_grp_.debug_info$163 __ARM_grp_.debug_info$156 __ARM_grp_.debug_info$149 __ARM_grp_.debug_info$142 __ARM_grp_.debug_info$135 __ARM_grp_.debug_info$128 __ARM_grp_.debug_info$121 __ARM_grp_.debug_info$114 __ARM_grp_.debug_info$107 __ARM_grp_.debug_info$100 __ARM_grp_.debug_info$93 __ARM_grp_.debug_info$86 __ARM_grp_.debug_info$79 __ARM_grp_.debug_info$72 __ARM_grp_.debug_info$65 __ARM_grp_.debug_info$58 __ARM_grp_.debug_info$51 __ARM_grp_.debug_info$44 __ARM_grp_.debug_info$37 __ARM_grp_.debug_info$30 __ARM_grp_.debug_info$23 __ARM_grp_.debug_info$16 __ARM_grp_.debug_info$9 __ARM_grp_.debug_info$2 __ARM_grp_.debug_frame$265 __ARM_grp_.debug_frame$258 __ARM_grp_.debug_frame$251 __ARM_grp_.debug_frame$244 __ARM_grp_.debug_frame$237 __ARM_grp_.debug_frame$230 __ARM_grp_.debug_frame$223 __ARM_grp_.debug_frame$216 __ARM_grp_.debug_frame$209 __ARM_grp_.debug_frame$202 __ARM_grp_.debug_frame$195 __ARM_grp_.debug_frame$188 __ARM_grp_.debug_frame$181 __ARM_grp_.debug_frame$174 __ARM_grp_.debug_frame$167 __ARM_grp_.debug_frame$160 __ARM_grp_.debug_frame$153 __ARM_grp_.debug_frame$146 __ARM_grp_.debug_frame$139 __ARM_grp_.debug_frame$132 __ARM_grp_.debug_frame$125 __ARM_grp_.debug_frame$118 __ARM_grp_.debug_frame$111 __ARM_grp_.debug_frame$104 __ARM_grp_.debug_frame$97 __ARM_grp_.debug_frame$90 __ARM_grp_.debug_frame$83 __ARM_grp_.debug_frame$76 __ARM_grp_.debug_frame$69 __ARM_grp_.debug_frame$62 __ARM_grp_.debug_frame$55 __ARM_grp_.debug_frame$48 __ARM_grp_.debug_frame$41 __ARM_grp_.debug_frame$34 __ARM_grp_.debug_frame$27 __ARM_grp_.debug_frame$20 m_rtc1_reset m_rtc1_running m_evt_schedule_func m_ticks_elapsed_q_write_ind m_ticks_elapsed_q_read_ind m_ticks_elapsed m_ticks_latest mp_timer_id_head m_op_queue .data i.user_op_enque i.user_op_alloc i.timer_timeouts_check_sched i.timer_timeouts_check i.timer_stop_op_schedule i.timer_start_op_schedule i.timer_list_remove i.timer_list_insert i.timer_list_handler_sched i.timer_list_handler i.timeout_handler_exec i.ticks_diff_get i.rtc1_stop i.rtc1_start i.rtc1_init i.rtc1_counter_get i.rtc1_compare0_set i.nrf_delay_us i.list_insertions_handler i.list_deletions_handler i.expired_timers_handler i.elapsed_ticks_acquire i.compare_reg_update i.app_timer_stop_all i.app_timer_stop i.app_timer_start i.app_timer_init i.app_timer_create i.app_timer_cnt_get i.app_timer_cnt_diff_compute i.SWI0_EGU0_IRQHandler i.RTC1_IRQHandler i.NVIC_SetPriority i.NVIC_SetPendingIRQ i.NVIC_EnableIRQ BuildAttributes$$THM_ISAv4$E$P$D$K$B$S$7EM$VFPi3$EXTD16$VFPS$VFMA$PE$A:L22UL41UL21$X:L11$S22US41US21$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$REQ8$PRES8$EABIv2 i.NVIC_ClearPendingIRQ BuildAttributes$$THM_ISAv4$E$P$D$K$B$S$7EM$VFPi3$EXTD16$VFPS$VFMA$PE$A:L22UL41UL21$X:L11$S22US41US21$IEEE1$IW$USESV6$~STKCKD$USESV7$~SHL$OSPACE$EBA8$PRES8$EABIv2 ..\..\..\..\..\..\components\libraries\timer\app_timer.c .revsh_text $v0 .rev16_text ..\\..\\..\\..\\..\\..\\components\\libraries\\timer\\app_timer.c $d.realdata $d $t A   aeabi 8   Cortex-M4.fp Cortex-M4 M	
"$7   	
 !"#$%&' C2.06         ARM    
                                               
            4                     
            8                     
            <                     
            T                     
            l                     o
               (                  #               4                                                                                                                                   <                              D                                  T                  x            $  0                  _            T                     F            t                    *              d                              h  X                                |                              <                                4                    [
                                H
                                                                               <                              <  X                  7
              
                  s              8                  Z              T                  ;            ,  
                  #            8  h                                l                                 X                               d  8                                                                4	  
                               @	  <                  l             |	                    1
            	  "                  \              	  4                 L              
  t                  \              R  4                 L                t                  ;                t                  ;              n  t                  ;                |                  ;              ^  t                  ;                |                  ;              N  |                  ;                |                  ;              F  |                  ;                                  ;              B  |                  ;                |                  ;              :                    ;                                  ;              >  t                  ;                                  ;              2                    ;                                  ;              :                    ;                                  ;              F  t                  ;                |                  ;              6                    ;                                  ;              B  |                  ;                |                  ;              :                    ;                |                  ;              :                    ;                                  ;              >  |                  ;                |                  ;              6                    ;                t                  ;              *  t                  ;                t                  ;                t                  ;                t                  ;                t                  \              n                    \              f                    \              j"  D                 \              #  4                 \              $  0                 \              &                   \              .'  8                 \              f(                   \              )  p                 \              Z+  ,                 \              ,  (                 \              -  |                 \              */                   \              0  `                 \              2                   \              3                   \              5                   \              7                   \              B9                   \              ;  4                 \              :<  p                 \              =                   \              ?                   \              "A                    \              BB  $                 \              fC                   \              "E                   \              F                   \              VH  \                 \              I  <                 \              J  <                 \              *L                   \              M                   \              N                   \              O                   \              P                   \              R  (                 \              6S                   L              NT  \                  L              T                    L              *U                    L              U                    L              zV                    L              
W                    L              W                    L              X                    L              ~Y  x                  L              Y  x                  L              nZ                    L              Z                    L              [                    L              z\                    L              Z]                    L              "^                    L              B_                    L              `                    L              `  t                  L              >a                    L              a                    L              b                    L              .c                    L              c  x                  L              6d                   L              >e                    L              e                    L              f                    L              Bg                    L              g  x                  L              :h  |                  L              h  p                  L              &i  p                  L              i  p                  L              j  t                  L              zj  x                  L              j  t                  &
             fk  H                  &
             k  (                  &
             k  @                  &
             l                     &
             6l  4                  &
             jl  l                  &
             l  x                  &
             Nm                     &
             nm                     &
             m  d                  &
             m  l                  &
             ^n  H                  &
             n                    &
             &o                    &
             o                    &
             Zp                    &
             p                     &
             q  (                  &
             Bq  x                  &
             q                    &
             Rr  \                  &
             r                     &
             r                     &
             r                    &
             s                    &
             Ft                    &
             t  d                  &
             ^u  4                  &
             u                     &
             u  |                  &
             .v  (                  &
             Vv  (                  &
             ~v  (                  &
             v                    &
             v  H                  &
             w  (                  
             *w  P                 '              z|  &                  '              |  +                  '              |  %                  '              |  '                  '              }  &                  '              =}  %                  '              b}  )                  '              }  (                  '              }  1                  	             }     U  ^        	            }                     	             ~     U          
            ~                   L               `                  \                                	             ,     U          
            <  d                  L               `                  \                                  b	                  U          
                                L             4  `                  \                                 /	             L     U          
            \                   L               <                  \             H                                      U          
            ,                   L               `                  \                                                    U          
            ,                    L               `                  \             $                                      U          
            ,  l                  L               \                  \                                 [                  U          
                               L                h                  \             h                    (             h     U          
            x  T                 L                                 \                                                  U          
              ,                 L               `                  \             t                                      U          
               `                  L               `                  \                                                  U          
                               L               `                  \                                 X                  U          
              T                 L             l                   \             < D                 '             ( #                  #             (    U          
            (                   L             (                   \             p)                  '             |* &                               *    U          
            *                  L             >                   \             t?  ]                                  U          
                             L             | \                  \                                                 U          
                              L              \                  \                                L                 U          
                              L              \                  \             L                                 D    U          
            T                   L                                \                                             x    U          
             d6                 L             R                   \             S t                 '             TZ 4                               Z    U          
            Z                  L             ] `                  \             ^                                _    U          
            _ @                  L             \_ \                 \             `                   [             a    U          
            a H                 L             d l                  \             xd                  '             Lf p                  $             f    U          
            f                   L             f d                  \             Lg                                Hh    U          
            Xh l                 L             j                  \             k                               m    U          
            m (                 L             $q X                 \             |r                               t    U          
            t                  L             Pw l                  \             w                  a             z    U          
            z                   L             z                   \             {                   /             |    U          
            | <                  L             |                   \             l} $                              ~    U          
            ~                   L             \                   \             8                                0    U          
            @                  L                               \             $                                   U          
             X                 L             H                  \             D                  V             \    U  a        	            d                  F                                =                               5              P    ^          	           H    U             	           P    U             	           X    U  	           	           `    U  
           	           h    U             	           p `   U             	               U           t  	               U           [  	               U           B  	             x   U           &  	           x     U           	  	               U             	               U             	            8   U             	               U             	               U             	                 U             	                 U           o  	           @    U           V  	           P @   U           7  	               U             	               U             	               U               	            0   U  !            	            (   U  "            	            H   U  #            	           X    U  $         |   	           `    U  %         h   	           h    U  &         X   	           p 0   U  (         H   	               U  )         X   	            0   U  *         H   	               U  +         7   	               U  ,         7   	               U  -         7   	                U  .         7   	               U  /         7   	                U  0         7   	           0    U  1         7   	           @    U  2         7   	           P    U  3         7   	           `    U  4         7   	           p    U  5         7   	               U  6         7   	               U  7         7   	               U  8         7   	               U  9         7   	               U  :         7   	               U  ;         7   	               U  <         7   	               U  =         7   	                U  >         7   	               U  ?         7   	                U  @         7   	           0    U  A         7   	           @    U  B         7   	           P    U  C         7   	           `    U  D         7   	           p    U  E         7   	               U  F         7   	               U  G         7   	               U  H         7   	               U  I         7   	               U  J         7   	               U  K         7   	               U  L         7   	               U  M         7   	                U  N         7   	               U  O         7   	                U  P         7   	           0    U  Q         X   	           @    U  R         X   	           X    U  S         X   	            X   U  T         X   	           8 H   U  U         X   	            H   U  V         X   	            8   U  W         X   	             `   U  X         X   	           `    U  Y         X   	            x   U  Z         X   	           ` 8   U  [         X   	            8   U  \         X   	               U  ]         X   	           X    U  ^         X   	            P   U  _         X   	           0    U  `         X   	               U  a         X   	           p    U  b         X   	           0    U  c         X   	            X   U  d         X   	           0 H   U  e         X   	           x    U  f         X   	               U  g         X   	               U  h         X   	            8   U  i         X   	           H 8   U  j         X   	               U  k         X   	           8    U  l         X   	               U  m         X   	           ` p   U  n         X   	            P   U  o         X   	             H   U  p         X   	           h x   U  q         X   	            P   U  r         X   	           0 P   U  s         X   	            P   U  t         X   	            H   U  u         X   	            h   U  v         X   	            P   U  w         H   	               U  y         H   	               U  z         H   	               U  {         H   	               U  |         H   	               U  }         H   	               U  ~         H   	                U           H   	               U           H   	               U           H   	               U           H   	                U           H   	           (    U           H   	           0    U           H   	           8    U           H   	           @    U           H   	           H    U           H   	           P    U           H   	           X    U           H   	           `    U           H   	           h    U           H   	           p    U           H   	           x    U           H   	               U           H   	               U           H   	               U           H   	               U           H   	               U           H   	               U           H   	               U           H   	               U           H   	               U           H   	               U           H   	               U           H   	               U           H   	               U           H   	               U           #   	               U           #   	               U           #   	                U           #   	               U           #   	               U           #   	               U           #   	                U           #   	           (    U           #   	           0    U           X   	           8    U           X   	           P    U           X   	           h    U           X   	               U           X   	               U           X   	               U           X   	               U           X   	               U           X   	                U           X   	               U           X   	           0 x  U           X   	               U           X   	            H  U           #   	               U          X   	                U          #   	           0    U          X   	           8 0   U  
        X   	           h    U          X   	               U          X   	               U          X   	               U          X   	            x  U          #   	           @    U          X   	           H    U  #        X   	           `    U  '        X   	           x    U  +        #   	               U  ,        X   	               U  0        X   	            h   U  4        X   	            (   U  8        X   	           @    U  <        X   	           X    U  @        X   	           p     U  D        X   	               U  H        X   	            X   U  L        X   	                U  P                       
                                C6                      p        /                   