
AVRASM ver. 2.1.30  C:\Users\Gabriela\Documents\Escuela\3er nivel\Microcontroladores\prueba\List\p.asm Tue Apr 26 11:44:28 2016

C:\Users\Gabriela\Documents\Escuela\3er nivel\Microcontroladores\prueba\List\p.asm(1057): warning: Register r5 already defined by the .DEF directive
C:\Users\Gabriela\Documents\Escuela\3er nivel\Microcontroladores\prueba\List\p.asm(1058): warning: Register r4 already defined by the .DEF directive
C:\Users\Gabriela\Documents\Escuela\3er nivel\Microcontroladores\prueba\List\p.asm(1059): warning: Register r7 already defined by the .DEF directive
C:\Users\Gabriela\Documents\Escuela\3er nivel\Microcontroladores\prueba\List\p.asm(1060): warning: Register r6 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega8535L
                 ;Program type             : Application
                 ;Clock frequency          : 1.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 128 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8535L
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 607
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x025F
                 	.EQU __DSTACK_SIZE=0x0080
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _conver=R5
                 	.DEF _cn=R4
                 	.DEF _decenas=R7
                 	.DEF _unidades=R6
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c01d      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
000013 cfec      	RJMP 0x00
000014 cfeb      	RJMP 0x00
                 
                 _0x3:
000015 063f
000016 4f5b
000017 6d66
000018 077c      	.DB  0x3F,0x6,0x5B,0x4F,0x66,0x6D,0x7C,0x7
000019 6f7f      	.DB  0x7F,0x6F
                 
                 __GLOBAL_INI_TBL:
00001a 000a      	.DW  0x0A
00001b 00e0      	.DW  _tab7seg
00001c 002a      	.DW  _0x3*2
                 
                 _0xFFFFFFFF:
00001d 0000      	.DW  0
                 
                 __RESET:
00001e 94f8      	CLI
00001f 27ee      	CLR  R30
000020 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000021 e0f1      	LDI  R31,1
000022 bffb      	OUT  GICR,R31
000023 bfeb      	OUT  GICR,R30
000024 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000025 e1f8      	LDI  R31,0x18
000026 bdf1      	OUT  WDTCR,R31
000027 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000028 e08d      	LDI  R24,(14-2)+1
000029 e0a2      	LDI  R26,2
00002a 27bb      	CLR  R27
                 __CLEAR_REG:
00002b 93ed      	ST   X+,R30
00002c 958a      	DEC  R24
00002d f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00002e e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00002f e092      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000030 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000031 93ed      	ST   X+,R30
000032 9701      	SBIW R24,1
000033 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000034 e3e4      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000035 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000036 9185      	LPM  R24,Z+
000037 9195      	LPM  R25,Z+
000038 9700      	SBIW R24,0
000039 f061      	BREQ __GLOBAL_INI_END
00003a 91a5      	LPM  R26,Z+
00003b 91b5      	LPM  R27,Z+
00003c 9005      	LPM  R0,Z+
00003d 9015      	LPM  R1,Z+
00003e 01bf      	MOVW R22,R30
00003f 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000040 9005      	LPM  R0,Z+
000041 920d      	ST   X+,R0
000042 9701      	SBIW R24,1
000043 f7e1      	BRNE __GLOBAL_INI_LOOP
000044 01fb      	MOVW R30,R22
000045 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000046 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000047 bfed      	OUT  SPL,R30
000048 e0e2      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000049 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00004a eec0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00004b e0d0      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00004c c00d      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0xE0
                 
                 	.CSEG
                 ;#include <mega8535.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;#define ADC_VREF_TYPE 0x60
                 ;
                 ;// Read the 8 most significant bits
                 ;// of the AD conversion result
                 ;
                 ;const char tab7seg [10]={0x3F,0x06, 0x5b, 0x4f, 0x66, 0x6d, 0x7c, 0x07, 0x7f, 0x6f};
                 
                 	.DSEG
                 ;
                 ;#define C0 PORTD.0
                 ;#define C1 PORTD.1
                 ;
                 ;unsigned char conver;
                 ;unsigned char cn;
                 ;unsigned char decenas;
                 ;unsigned char unidades;
                 ;
                 ;unsigned char read_adc(unsigned char adc_input)
                 ; 0000 0013 {
                 
                 	.CSEG
                 _read_adc:
                 ; 0000 0014 
                 ; 0000 0015 ADMUX=adc_input | (ADC_VREF_TYPE & 0xff);
                 ;	adc_input -> Y+0
00004d 81e8      	LD   R30,Y
00004e 66e0      	ORI  R30,LOW(0x60)
00004f b9e7      	OUT  0x7,R30
                 ; 0000 0016 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 0017 delay_us(10);
                +
000050 e083     +LDI R24 , LOW ( 3 )
                +__DELAY_USB_LOOP :
000051 958a     +DEC R24
000052 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 3
                 ; 0000 0018 // Start the AD conversion
                 ; 0000 0019 ADCSRA|=0x40;
000053 9a36      	SBI  0x6,6
                 ; 0000 001A // Wait for the AD conversion to complete
                 ; 0000 001B while ((ADCSRA & 0x10)==0);
                 _0x4:
000054 9b34      	SBIS 0x6,4
000055 cffe      	RJMP _0x4
                 ; 0000 001C ADCSRA|=0x10;
000056 9a34      	SBI  0x6,4
                 ; 0000 001D return ADCH;
000057 b1e5      	IN   R30,0x5
000058 9621      	ADIW R28,1
000059 9508      	RET
                 ; 0000 001E 
                 ; 0000 001F }
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0024 {
                 _main:
                 ; 0000 0025 PORTA=0x00;
00005a e0e0      	LDI  R30,LOW(0)
00005b bbeb      	OUT  0x1B,R30
                 ; 0000 0026 DDRA=0x00;//todos entrada para el ADC
00005c bbea      	OUT  0x1A,R30
                 ; 0000 0027 
                 ; 0000 0028 PORTC=0x00;
00005d bbe5      	OUT  0x15,R30
                 ; 0000 0029 DDRC=0xFF;//salida hacia los display
00005e efef      	LDI  R30,LOW(255)
00005f bbe4      	OUT  0x14,R30
                 ; 0000 002A 
                 ; 0000 002B PORTD=0x00;
000060 e0e0      	LDI  R30,LOW(0)
000061 bbe2      	OUT  0x12,R30
                 ; 0000 002C DDRD=0xFF;//salidas hacia los transistores
000062 efef      	LDI  R30,LOW(255)
000063 bbe1      	OUT  0x11,R30
                 ; 0000 002D 
                 ; 0000 002E PORTB=0x00;
000064 e0e0      	LDI  R30,LOW(0)
000065 bbe8      	OUT  0x18,R30
                 ; 0000 002F DDRB=0x00;
000066 bbe7      	OUT  0x17,R30
                 ; 0000 0030 
                 ; 0000 0031 TCCR0=0x00;
000067 bfe3      	OUT  0x33,R30
                 ; 0000 0032 TCNT0=0x00;
000068 bfe2      	OUT  0x32,R30
                 ; 0000 0033 OCR0=0x00;
000069 bfec      	OUT  0x3C,R30
                 ; 0000 0034 
                 ; 0000 0035 // Timer/Counter 1 initialization
                 ; 0000 0036 // Clock source: System Clock
                 ; 0000 0037 // Clock value: Timer1 Stopped
                 ; 0000 0038 // Mode: Normal top=0xFFFF
                 ; 0000 0039 // OC1A output: Discon.
                 ; 0000 003A // OC1B output: Discon.
                 ; 0000 003B // Noise Canceler: Off
                 ; 0000 003C // Input Capture on Falling Edge
                 ; 0000 003D // Timer1 Overflow Interrupt: Off
                 ; 0000 003E // Input Capture Interrupt: Off
                 ; 0000 003F // Compare A Match Interrupt: Off
                 ; 0000 0040 // Compare B Match Interrupt: Off
                 ; 0000 0041 TCCR1A=0x00;
00006a bdef      	OUT  0x2F,R30
                 ; 0000 0042 TCCR1B=0x00;
00006b bdee      	OUT  0x2E,R30
                 ; 0000 0043 TCNT1H=0x00;
00006c bded      	OUT  0x2D,R30
                 ; 0000 0044 TCNT1L=0x00;
00006d bdec      	OUT  0x2C,R30
                 ; 0000 0045 ICR1H=0x00;
00006e bde7      	OUT  0x27,R30
                 ; 0000 0046 ICR1L=0x00;
00006f bde6      	OUT  0x26,R30
                 ; 0000 0047 OCR1AH=0x00;
000070 bdeb      	OUT  0x2B,R30
                 ; 0000 0048 OCR1AL=0x00;
000071 bdea      	OUT  0x2A,R30
                 ; 0000 0049 OCR1BH=0x00;
000072 bde9      	OUT  0x29,R30
                 ; 0000 004A OCR1BL=0x00;
000073 bde8      	OUT  0x28,R30
                 ; 0000 004B 
                 ; 0000 004C // Timer/Counter 2 initialization
                 ; 0000 004D // Clock source: System Clock
                 ; 0000 004E // Clock value: Timer2 Stopped
                 ; 0000 004F // Mode: Normal top=0xFF
                 ; 0000 0050 // OC2 output: Disconnected
                 ; 0000 0051 ASSR=0x00;
000074 bde2      	OUT  0x22,R30
                 ; 0000 0052 TCCR2=0x00;
000075 bde5      	OUT  0x25,R30
                 ; 0000 0053 TCNT2=0x00;
000076 bde4      	OUT  0x24,R30
                 ; 0000 0054 OCR2=0x00;
000077 bde3      	OUT  0x23,R30
                 ; 0000 0055 
                 ; 0000 0056 // External Interrupt(s) initialization
                 ; 0000 0057 // INT0: Off
                 ; 0000 0058 // INT1: Off
                 ; 0000 0059 // INT2: Off
                 ; 0000 005A MCUCR=0x00;
000078 bfe5      	OUT  0x35,R30
                 ; 0000 005B MCUCSR=0x00;
000079 bfe4      	OUT  0x34,R30
                 ; 0000 005C 
                 ; 0000 005D // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 005E TIMSK=0x00;
00007a bfe9      	OUT  0x39,R30
                 ; 0000 005F 
                 ; 0000 0060 // USART initialization
                 ; 0000 0061 // USART disabled
                 ; 0000 0062 UCSRB=0x00;
00007b b9ea      	OUT  0xA,R30
                 ; 0000 0063 
                 ; 0000 0064 // Analog Comparator initialization
                 ; 0000 0065 // Analog Comparator: Off
                 ; 0000 0066 // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 0067 ACSR=0x80;
00007c e8e0      	LDI  R30,LOW(128)
00007d b9e8      	OUT  0x8,R30
                 ; 0000 0068 SFIOR=0x00;
00007e e0e0      	LDI  R30,LOW(0)
00007f bfe0      	OUT  0x30,R30
                 ; 0000 0069 
                 ; 0000 006A // ADC initialization
                 ; 0000 006B // ADC Clock frequency: 500.000 kHz
                 ; 0000 006C // ADC Voltage Reference: AVCC pin
                 ; 0000 006D // ADC High Speed Mode: Off
                 ; 0000 006E // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 006F // Only the 8 most significant bits of
                 ; 0000 0070 // the AD conversion result are used
                 ; 0000 0071 ADMUX=ADC_VREF_TYPE & 0xff;
000080 e6e0      	LDI  R30,LOW(96)
000081 b9e7      	OUT  0x7,R30
                 ; 0000 0072 ADCSRA=0x81;
000082 e8e1      	LDI  R30,LOW(129)
000083 b9e6      	OUT  0x6,R30
                 ; 0000 0073 SFIOR&=0xEF;
000084 b7e0      	IN   R30,0x30
000085 7eef      	ANDI R30,0xEF
000086 bfe0      	OUT  0x30,R30
                 ; 0000 0074 
                 ; 0000 0075 // SPI initialization
                 ; 0000 0076 // SPI disabled
                 ; 0000 0077 SPCR=0x00;
000087 e0e0      	LDI  R30,LOW(0)
000088 b9ed      	OUT  0xD,R30
                 ; 0000 0078 
                 ; 0000 0079 // TWI initialization
                 ; 0000 007A // TWI disabled
                 ; 0000 007B TWCR=0x00;
000089 bfe6      	OUT  0x36,R30
                 ; 0000 007C 
                 ; 0000 007D while (1)
                 _0x7:
                 ; 0000 007E       {
                 ; 0000 007F 
                 ; 0000 0080           //HACER LA CONVERSION
                 ; 0000 0081 
                 ; 0000 0082           cn=(read_adc(0)*50)/255;
00008a e0e0      	LDI  R30,LOW(0)
00008b 93ea      	ST   -Y,R30
00008c dfc0      	RCALL _read_adc
00008d e3a2      	LDI  R26,LOW(50)
00008e 9fea      	MUL  R30,R26
00008f 01f0      	MOVW R30,R0
000090 01df      	MOVW R26,R30
000091 efef      	LDI  R30,LOW(255)
000092 e0f0      	LDI  R31,HIGH(255)
000093 d047      	RCALL __DIVW21
000094 2e4e      	MOV  R4,R30
                 ; 0000 0083           decenas=cn/10;
000095 2da4      	MOV  R26,R4
000096 e0b0      	LDI  R27,0
000097 e0ea      	LDI  R30,LOW(10)
000098 e0f0      	LDI  R31,HIGH(10)
000099 d041      	RCALL __DIVW21
00009a 2e7e      	MOV  R7,R30
                 ; 0000 0084           unidades=cn%10;
00009b 2da4      	MOV  R26,R4
00009c 27bb      	CLR  R27
00009d e0ea      	LDI  R30,LOW(10)
00009e e0f0      	LDI  R31,HIGH(10)
00009f d040      	RCALL __MODW21
0000a0 2e6e      	MOV  R6,R30
                 ; 0000 0085 
                 ; 0000 0086           //CONMUTAR TRANSISTORES y MANDAR A LA SALIDA DE LOS DISPLAYS
                 ; 0000 0087 
                 ; 0000 0088           //DISPLAY 1
                 ; 0000 0089           PORTC=tab7seg[decenas];
0000a1 2de7      	MOV  R30,R7
0000a2 d00a      	RCALL SUBOPT_0x0
                 ; 0000 008A           C0=0;
0000a3 9890      	CBI  0x12,0
                 ; 0000 008B           C1=1;
0000a4 9a91      	SBI  0x12,1
                 ; 0000 008C           delay_ms(1);
0000a5 d00d      	RCALL SUBOPT_0x1
                 ; 0000 008D           //DISPLAY 2
                 ; 0000 008E           PORTC=tab7seg[unidades];
0000a6 2de6      	MOV  R30,R6
0000a7 d005      	RCALL SUBOPT_0x0
                 ; 0000 008F           C0=1;
0000a8 9a90      	SBI  0x12,0
                 ; 0000 0090           C1=0;
0000a9 9891      	CBI  0x12,1
                 ; 0000 0091           delay_ms(1);
0000aa d008      	RCALL SUBOPT_0x1
                 ; 0000 0092 
                 ; 0000 0093 
                 ; 0000 0094       }
0000ab cfde      	RJMP _0x7
                 ; 0000 0095 
                 ; 0000 0096 }
                 _0x12:
0000ac cfff      	RJMP _0x12
                 
                 	.DSEG
                 _tab7seg:
0000e0           	.BYTE 0xA
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x0:
0000ad e0f0      	LDI  R31,0
0000ae 52e0      	SUBI R30,LOW(-_tab7seg)
0000af 4fff      	SBCI R31,HIGH(-_tab7seg)
0000b0 81e0      	LD   R30,Z
0000b1 bbe5      	OUT  0x15,R30
0000b2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
0000b3 e0e1      	LDI  R30,LOW(1)
0000b4 e0f0      	LDI  R31,HIGH(1)
0000b5 93fa      	ST   -Y,R31
0000b6 93ea      	ST   -Y,R30
0000b7 c000      	RJMP _delay_ms
                 
                 
                 	.CSEG
                 _delay_ms:
0000b8 91e9      	ld   r30,y+
0000b9 91f9      	ld   r31,y+
0000ba 9630      	adiw r30,0
0000bb f039      	breq __delay_ms1
                 __delay_ms0:
                +
0000bc ef8a     +LDI R24 , LOW ( 0xFA )
0000bd e090     +LDI R25 , HIGH ( 0xFA )
                +__DELAY_USW_LOOP :
0000be 9701     +SBIW R24 , 1
0000bf f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA
0000c0 95a8      	wdr
0000c1 9731      	sbiw r30,1
0000c2 f7c9      	brne __delay_ms0
                 __delay_ms1:
0000c3 9508      	ret
                 
                 __ANEGW1:
0000c4 95f1      	NEG  R31
0000c5 95e1      	NEG  R30
0000c6 40f0      	SBCI R31,0
0000c7 9508      	RET
                 
                 __DIVW21U:
0000c8 2400      	CLR  R0
0000c9 2411      	CLR  R1
0000ca e190      	LDI  R25,16
                 __DIVW21U1:
0000cb 0faa      	LSL  R26
0000cc 1fbb      	ROL  R27
0000cd 1c00      	ROL  R0
0000ce 1c11      	ROL  R1
0000cf 1a0e      	SUB  R0,R30
0000d0 0a1f      	SBC  R1,R31
0000d1 f418      	BRCC __DIVW21U2
0000d2 0e0e      	ADD  R0,R30
0000d3 1e1f      	ADC  R1,R31
0000d4 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0000d5 60a1      	SBR  R26,1
                 __DIVW21U3:
0000d6 959a      	DEC  R25
0000d7 f799      	BRNE __DIVW21U1
0000d8 01fd      	MOVW R30,R26
0000d9 01d0      	MOVW R26,R0
0000da 9508      	RET
                 
                 __DIVW21:
0000db d012      	RCALL __CHKSIGNW
0000dc dfeb      	RCALL __DIVW21U
0000dd f40e      	BRTC __DIVW211
0000de dfe5      	RCALL __ANEGW1
                 __DIVW211:
0000df 9508      	RET
                 
                 __MODW21:
0000e0 94e8      	CLT
0000e1 ffb7      	SBRS R27,7
0000e2 c004      	RJMP __MODW211
0000e3 95a0      	COM  R26
0000e4 95b0      	COM  R27
0000e5 9611      	ADIW R26,1
0000e6 9468      	SET
                 __MODW211:
0000e7 fdf7      	SBRC R31,7
0000e8 dfdb      	RCALL __ANEGW1
0000e9 dfde      	RCALL __DIVW21U
0000ea 01fd      	MOVW R30,R26
0000eb f40e      	BRTC __MODW212
0000ec dfd7      	RCALL __ANEGW1
                 __MODW212:
0000ed 9508      	RET
                 
                 __CHKSIGNW:
0000ee 94e8      	CLT
0000ef fff7      	SBRS R31,7
0000f0 c002      	RJMP __CHKSW1
0000f1 dfd2      	RCALL __ANEGW1
0000f2 9468      	SET
                 __CHKSW1:
0000f3 ffb7      	SBRS R27,7
0000f4 c006      	RJMP __CHKSW2
0000f5 95a0      	COM  R26
0000f6 95b0      	COM  R27
0000f7 9611      	ADIW R26,1
0000f8 f800      	BLD  R0,0
0000f9 9403      	INC  R0
0000fa fa00      	BST  R0,0
                 __CHKSW2:
0000fb 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8535L register use summary:
r0 :  13 r1 :   5 r2 :   0 r3 :   0 r4 :   3 r5 :   0 r6 :   2 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  11 r25:   5 r26:  17 r27:   9 r28:   2 r29:   1 r30:  93 r31:  19 
x  :   3 y  :   6 z  :   8 
Registers used: 17 out of 35 (48.6%)

ATmega8535L instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   1 
adiw  :   4 and   :   0 andi  :   1 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   2 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :   7 brpl  :   0 brsh  :   0 brtc  :   2 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 cbi   :   2 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   5 
cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   4 cp    :   0 
cpc   :   0 cpi   :   0 cpse  :   0 dec   :   3 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   2 
inc   :   1 ld    :   4 ldd   :   0 ldi   :  39 lds   :   0 lpm   :   7 
lsl   :   1 lsr   :   0 mov   :   7 movw  :   8 mul   :   1 muls  :   0 
mulsu :   0 neg   :   2 nop   :   0 or    :   0 ori   :   1 out   :  46 
pop   :   0 push  :   0 rcall :  15 ret   :   8 reti  :   0 rjmp  :  31 
rol   :   3 ror   :   0 sbc   :   1 sbci  :   2 sbi   :   4 sbic  :   0 
sbis  :   1 sbiw  :   5 sbr   :   1 sbrc  :   1 sbrs  :   3 sec   :   0 
seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   2 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   6 std   :   0 
sts   :   0 sub   :   1 subi  :   1 swap  :   0 tst   :   0 wdr   :   1 

Instructions used: 45 out of 114 (39.5%)

ATmega8535L memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0001f8    486     18    504    8192   6.2%
[.dseg] 0x000060 0x0000ea      0     10     10     607   1.6%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 4 warnings
