
                               Synplify Pro (R) 

                  Version S-2021.09M for win64 - Feb 23, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
Hostname:    DESKTOP-TDPVUTD
Date:        Sun Jun  2 12:23:00 2024
Version:     S-2021.09M

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srr"
Running: synthesis in foreground

Running Top_syn|synthesis

Running Flow: compile (Compile) on Top_syn|synthesis
# Sun Jun  2 12:23:01 2024

Running Flow: compile_flow (Compile Process) on Top_syn|synthesis
# Sun Jun  2 12:23:01 2024

Running: compiler (Compile Input) on Top_syn|synthesis
# Sun Jun  2 12:23:01 2024
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_comp.srs to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs
Warning: File does not exist: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\identify.idc

compiler completed
# Sun Jun  2 12:24:39 2024

Return Code: 0
Run Time:00h:01m:38s

Running: multi_srs_gen (Multi-srs Generator) on Top_syn|synthesis
# Sun Jun  2 12:24:39 2024
Warning: File does not exist: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\identify.idc

multi_srs_gen completed
# Sun Jun  2 12:24:40 2024

Return Code: 0
Run Time:00h:00m:01s
Copied C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synwork\Top_mult.srs to C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.srs
Complete: Compile Process on Top_syn|synthesis

Running: premap (Premap) on Top_syn|synthesis
# Sun Jun  2 12:24:40 2024
Warning: File does not exist: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\identify_debug\identify.idc
premap exited with errors
Job failed on: Top_syn|synthesis

Job: "premap" terminated with error status: 2
See log file: "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_premap.srr"
# Sun Jun  2 12:24:43 2024

Return Code: 2
Run Time:00h:00m:03s
Complete: Compile on Top_syn|synthesis
Complete: Logic Synthesis on Top_syn|synthesis
Error: At line 2 while processing "Top_syn.tcl"
2
TCL script complete: "Top_syn.tcl"
TCL script had errors: "Top_syn.tcl"
exit status=9
exit status=9
License checkin: synplifypro_actel
