|RVCore
voice <= <VCC>
D[0] <= ALU:inst14.CALC_RESULT[0]
D[1] <= ALU:inst14.CALC_RESULT[1]
D[2] <= ALU:inst14.CALC_RESULT[2]
D[3] <= ALU:inst14.CALC_RESULT[3]
D[4] <= ALU:inst14.CALC_RESULT[4]
D[5] <= ALU:inst14.CALC_RESULT[5]
D[6] <= ALU:inst14.CALC_RESULT[6]
D[7] <= ALU:inst14.CALC_RESULT[7]
SYSTEM_CLOCK => inst3.IN1
RESET => DBGBeater:inst6.NEXT
LED_SIGNAL[0] <= RegisterSequence:inst1.DEBUG_REG31[0]
LED_SIGNAL[1] <= RegisterSequence:inst1.DEBUG_REG31[1]
LED_SIGNAL[2] <= RegisterSequence:inst1.DEBUG_REG31[2]
LED_SIGNAL[3] <= RegisterSequence:inst1.DEBUG_REG31[3]
LED_SIGNAL[4] <= RegisterSequence:inst1.DEBUG_REG31[4]
LED_SIGNAL[5] <= RegisterSequence:inst1.DEBUG_REG31[5]
LED_SIGNAL[6] <= RegisterSequence:inst1.DEBUG_REG31[6]
LED_SIGNAL[7] <= RegisterSequence:inst1.DEBUG_REG31[7]
LED_SIGNAL[8] <= RegisterSequence:inst1.DEBUG_REG31[8]
LED_SIGNAL[9] <= RegisterSequence:inst1.DEBUG_REG31[9]
LED_SIGNAL[10] <= RegisterSequence:inst1.DEBUG_REG31[10]
LED_SIGNAL[11] <= RegisterSequence:inst1.DEBUG_REG31[11]
LED_SIGNAL[12] <= RegisterSequence:inst1.DEBUG_REG31[12]
LED_SIGNAL[13] <= RegisterSequence:inst1.DEBUG_REG31[13]
LED_SIGNAL[14] <= RegisterSequence:inst1.DEBUG_REG31[14]
LED_SIGNAL[15] <= RegisterSequence:inst1.DEBUG_REG31[15]
LED_SIGNAL[16] <= RegisterSequence:inst1.DEBUG_REG31[16]
LED_SIGNAL[17] <= RegisterSequence:inst1.DEBUG_REG31[17]
LED_SIGNAL[18] <= RegisterSequence:inst1.DEBUG_REG31[18]
LED_SIGNAL[19] <= RegisterSequence:inst1.DEBUG_REG31[19]
LED_SIGNAL[20] <= RegisterSequence:inst1.DEBUG_REG31[20]
LED_SIGNAL[21] <= RegisterSequence:inst1.DEBUG_REG31[21]
LED_SIGNAL[22] <= RegisterSequence:inst1.DEBUG_REG31[22]
LED_SIGNAL[23] <= RegisterSequence:inst1.DEBUG_REG31[23]
LED_SIGNAL[24] <= RegisterSequence:inst1.DEBUG_REG31[24]
LED_SIGNAL[25] <= RegisterSequence:inst1.DEBUG_REG31[25]
LED_SIGNAL[26] <= RegisterSequence:inst1.DEBUG_REG31[26]
LED_SIGNAL[27] <= RegisterSequence:inst1.DEBUG_REG31[27]
LED_SIGNAL[28] <= RegisterSequence:inst1.DEBUG_REG31[28]
LED_SIGNAL[29] <= RegisterSequence:inst1.DEBUG_REG31[29]
LED_SIGNAL[30] <= RegisterSequence:inst1.DEBUG_REG31[30]
LED_SIGNAL[31] <= RegisterSequence:inst1.DEBUG_REG31[31]


|RVCore|ALU:inst14
INPUT_A[0] => TMP.IN0
INPUT_A[0] => Add0.IN33
INPUT_A[0] => Add1.IN66
INPUT_A[0] => ShiftLeft0.IN32
INPUT_A[0] => Add2.IN64
INPUT_A[0] => ShiftRight0.IN32
INPUT_A[0] => ShiftRight1.IN32
INPUT_A[0] => CALC_RESULT.IN0
INPUT_A[0] => CALC_RESULT.IN0
INPUT_A[1] => TMP.IN0
INPUT_A[1] => Add0.IN32
INPUT_A[1] => Add1.IN65
INPUT_A[1] => ShiftLeft0.IN31
INPUT_A[1] => Add2.IN63
INPUT_A[1] => ShiftRight0.IN31
INPUT_A[1] => ShiftRight1.IN31
INPUT_A[1] => CALC_RESULT.IN0
INPUT_A[1] => CALC_RESULT.IN0
INPUT_A[2] => TMP.IN0
INPUT_A[2] => Add0.IN31
INPUT_A[2] => Add1.IN64
INPUT_A[2] => ShiftLeft0.IN30
INPUT_A[2] => Add2.IN62
INPUT_A[2] => ShiftRight0.IN30
INPUT_A[2] => ShiftRight1.IN30
INPUT_A[2] => CALC_RESULT.IN0
INPUT_A[2] => CALC_RESULT.IN0
INPUT_A[3] => TMP.IN0
INPUT_A[3] => Add0.IN30
INPUT_A[3] => Add1.IN63
INPUT_A[3] => ShiftLeft0.IN29
INPUT_A[3] => Add2.IN61
INPUT_A[3] => ShiftRight0.IN29
INPUT_A[3] => ShiftRight1.IN29
INPUT_A[3] => CALC_RESULT.IN0
INPUT_A[3] => CALC_RESULT.IN0
INPUT_A[4] => TMP.IN0
INPUT_A[4] => Add0.IN29
INPUT_A[4] => Add1.IN62
INPUT_A[4] => ShiftLeft0.IN28
INPUT_A[4] => Add2.IN60
INPUT_A[4] => ShiftRight0.IN28
INPUT_A[4] => ShiftRight1.IN28
INPUT_A[4] => CALC_RESULT.IN0
INPUT_A[4] => CALC_RESULT.IN0
INPUT_A[5] => TMP.IN0
INPUT_A[5] => Add0.IN28
INPUT_A[5] => Add1.IN61
INPUT_A[5] => ShiftLeft0.IN27
INPUT_A[5] => Add2.IN59
INPUT_A[5] => ShiftRight0.IN27
INPUT_A[5] => ShiftRight1.IN27
INPUT_A[5] => CALC_RESULT.IN0
INPUT_A[5] => CALC_RESULT.IN0
INPUT_A[6] => TMP.IN0
INPUT_A[6] => Add0.IN27
INPUT_A[6] => Add1.IN60
INPUT_A[6] => ShiftLeft0.IN26
INPUT_A[6] => Add2.IN58
INPUT_A[6] => ShiftRight0.IN26
INPUT_A[6] => ShiftRight1.IN26
INPUT_A[6] => CALC_RESULT.IN0
INPUT_A[6] => CALC_RESULT.IN0
INPUT_A[7] => TMP.IN0
INPUT_A[7] => Add0.IN26
INPUT_A[7] => Add1.IN59
INPUT_A[7] => ShiftLeft0.IN25
INPUT_A[7] => Add2.IN57
INPUT_A[7] => ShiftRight0.IN25
INPUT_A[7] => ShiftRight1.IN25
INPUT_A[7] => CALC_RESULT.IN0
INPUT_A[7] => CALC_RESULT.IN0
INPUT_A[8] => TMP.IN0
INPUT_A[8] => Add0.IN25
INPUT_A[8] => Add1.IN58
INPUT_A[8] => ShiftLeft0.IN24
INPUT_A[8] => Add2.IN56
INPUT_A[8] => ShiftRight0.IN24
INPUT_A[8] => ShiftRight1.IN24
INPUT_A[8] => CALC_RESULT.IN0
INPUT_A[8] => CALC_RESULT.IN0
INPUT_A[9] => TMP.IN0
INPUT_A[9] => Add0.IN24
INPUT_A[9] => Add1.IN57
INPUT_A[9] => ShiftLeft0.IN23
INPUT_A[9] => Add2.IN55
INPUT_A[9] => ShiftRight0.IN23
INPUT_A[9] => ShiftRight1.IN23
INPUT_A[9] => CALC_RESULT.IN0
INPUT_A[9] => CALC_RESULT.IN0
INPUT_A[10] => TMP.IN0
INPUT_A[10] => Add0.IN23
INPUT_A[10] => Add1.IN56
INPUT_A[10] => ShiftLeft0.IN22
INPUT_A[10] => Add2.IN54
INPUT_A[10] => ShiftRight0.IN22
INPUT_A[10] => ShiftRight1.IN22
INPUT_A[10] => CALC_RESULT.IN0
INPUT_A[10] => CALC_RESULT.IN0
INPUT_A[11] => TMP.IN0
INPUT_A[11] => Add0.IN22
INPUT_A[11] => Add1.IN55
INPUT_A[11] => ShiftLeft0.IN21
INPUT_A[11] => Add2.IN53
INPUT_A[11] => ShiftRight0.IN21
INPUT_A[11] => ShiftRight1.IN21
INPUT_A[11] => CALC_RESULT.IN0
INPUT_A[11] => CALC_RESULT.IN0
INPUT_A[12] => TMP.IN0
INPUT_A[12] => Add0.IN21
INPUT_A[12] => Add1.IN54
INPUT_A[12] => ShiftLeft0.IN20
INPUT_A[12] => Add2.IN52
INPUT_A[12] => ShiftRight0.IN20
INPUT_A[12] => ShiftRight1.IN20
INPUT_A[12] => CALC_RESULT.IN0
INPUT_A[12] => CALC_RESULT.IN0
INPUT_A[13] => TMP.IN0
INPUT_A[13] => Add0.IN20
INPUT_A[13] => Add1.IN53
INPUT_A[13] => ShiftLeft0.IN19
INPUT_A[13] => Add2.IN51
INPUT_A[13] => ShiftRight0.IN19
INPUT_A[13] => ShiftRight1.IN19
INPUT_A[13] => CALC_RESULT.IN0
INPUT_A[13] => CALC_RESULT.IN0
INPUT_A[14] => TMP.IN0
INPUT_A[14] => Add0.IN19
INPUT_A[14] => Add1.IN52
INPUT_A[14] => ShiftLeft0.IN18
INPUT_A[14] => Add2.IN50
INPUT_A[14] => ShiftRight0.IN18
INPUT_A[14] => ShiftRight1.IN18
INPUT_A[14] => CALC_RESULT.IN0
INPUT_A[14] => CALC_RESULT.IN0
INPUT_A[15] => TMP.IN0
INPUT_A[15] => Add0.IN18
INPUT_A[15] => Add1.IN51
INPUT_A[15] => ShiftLeft0.IN17
INPUT_A[15] => Add2.IN49
INPUT_A[15] => ShiftRight0.IN17
INPUT_A[15] => ShiftRight1.IN17
INPUT_A[15] => CALC_RESULT.IN0
INPUT_A[15] => CALC_RESULT.IN0
INPUT_A[16] => TMP.IN0
INPUT_A[16] => Add0.IN17
INPUT_A[16] => Add1.IN50
INPUT_A[16] => ShiftLeft0.IN16
INPUT_A[16] => Add2.IN48
INPUT_A[16] => ShiftRight0.IN16
INPUT_A[16] => ShiftRight1.IN16
INPUT_A[16] => CALC_RESULT.IN0
INPUT_A[16] => CALC_RESULT.IN0
INPUT_A[17] => TMP.IN0
INPUT_A[17] => Add0.IN16
INPUT_A[17] => Add1.IN49
INPUT_A[17] => ShiftLeft0.IN15
INPUT_A[17] => Add2.IN47
INPUT_A[17] => ShiftRight0.IN15
INPUT_A[17] => ShiftRight1.IN15
INPUT_A[17] => CALC_RESULT.IN0
INPUT_A[17] => CALC_RESULT.IN0
INPUT_A[18] => TMP.IN0
INPUT_A[18] => Add0.IN15
INPUT_A[18] => Add1.IN48
INPUT_A[18] => ShiftLeft0.IN14
INPUT_A[18] => Add2.IN46
INPUT_A[18] => ShiftRight0.IN14
INPUT_A[18] => ShiftRight1.IN14
INPUT_A[18] => CALC_RESULT.IN0
INPUT_A[18] => CALC_RESULT.IN0
INPUT_A[19] => TMP.IN0
INPUT_A[19] => Add0.IN14
INPUT_A[19] => Add1.IN47
INPUT_A[19] => ShiftLeft0.IN13
INPUT_A[19] => Add2.IN45
INPUT_A[19] => ShiftRight0.IN13
INPUT_A[19] => ShiftRight1.IN13
INPUT_A[19] => CALC_RESULT.IN0
INPUT_A[19] => CALC_RESULT.IN0
INPUT_A[20] => TMP.IN0
INPUT_A[20] => Add0.IN13
INPUT_A[20] => Add1.IN46
INPUT_A[20] => ShiftLeft0.IN12
INPUT_A[20] => Add2.IN44
INPUT_A[20] => ShiftRight0.IN12
INPUT_A[20] => ShiftRight1.IN12
INPUT_A[20] => CALC_RESULT.IN0
INPUT_A[20] => CALC_RESULT.IN0
INPUT_A[21] => TMP.IN0
INPUT_A[21] => Add0.IN12
INPUT_A[21] => Add1.IN45
INPUT_A[21] => ShiftLeft0.IN11
INPUT_A[21] => Add2.IN43
INPUT_A[21] => ShiftRight0.IN11
INPUT_A[21] => ShiftRight1.IN11
INPUT_A[21] => CALC_RESULT.IN0
INPUT_A[21] => CALC_RESULT.IN0
INPUT_A[22] => TMP.IN0
INPUT_A[22] => Add0.IN11
INPUT_A[22] => Add1.IN44
INPUT_A[22] => ShiftLeft0.IN10
INPUT_A[22] => Add2.IN42
INPUT_A[22] => ShiftRight0.IN10
INPUT_A[22] => ShiftRight1.IN10
INPUT_A[22] => CALC_RESULT.IN0
INPUT_A[22] => CALC_RESULT.IN0
INPUT_A[23] => TMP.IN0
INPUT_A[23] => Add0.IN10
INPUT_A[23] => Add1.IN43
INPUT_A[23] => ShiftLeft0.IN9
INPUT_A[23] => Add2.IN41
INPUT_A[23] => ShiftRight0.IN9
INPUT_A[23] => ShiftRight1.IN9
INPUT_A[23] => CALC_RESULT.IN0
INPUT_A[23] => CALC_RESULT.IN0
INPUT_A[24] => TMP.IN0
INPUT_A[24] => Add0.IN9
INPUT_A[24] => Add1.IN42
INPUT_A[24] => ShiftLeft0.IN8
INPUT_A[24] => Add2.IN40
INPUT_A[24] => ShiftRight0.IN8
INPUT_A[24] => ShiftRight1.IN8
INPUT_A[24] => CALC_RESULT.IN0
INPUT_A[24] => CALC_RESULT.IN0
INPUT_A[25] => TMP.IN0
INPUT_A[25] => Add0.IN8
INPUT_A[25] => Add1.IN41
INPUT_A[25] => ShiftLeft0.IN7
INPUT_A[25] => Add2.IN39
INPUT_A[25] => ShiftRight0.IN7
INPUT_A[25] => ShiftRight1.IN7
INPUT_A[25] => CALC_RESULT.IN0
INPUT_A[25] => CALC_RESULT.IN0
INPUT_A[26] => TMP.IN0
INPUT_A[26] => Add0.IN7
INPUT_A[26] => Add1.IN40
INPUT_A[26] => ShiftLeft0.IN6
INPUT_A[26] => Add2.IN38
INPUT_A[26] => ShiftRight0.IN6
INPUT_A[26] => ShiftRight1.IN6
INPUT_A[26] => CALC_RESULT.IN0
INPUT_A[26] => CALC_RESULT.IN0
INPUT_A[27] => TMP.IN0
INPUT_A[27] => Add0.IN6
INPUT_A[27] => Add1.IN39
INPUT_A[27] => ShiftLeft0.IN5
INPUT_A[27] => Add2.IN37
INPUT_A[27] => ShiftRight0.IN5
INPUT_A[27] => ShiftRight1.IN5
INPUT_A[27] => CALC_RESULT.IN0
INPUT_A[27] => CALC_RESULT.IN0
INPUT_A[28] => TMP.IN0
INPUT_A[28] => Add0.IN5
INPUT_A[28] => Add1.IN38
INPUT_A[28] => ShiftLeft0.IN4
INPUT_A[28] => Add2.IN36
INPUT_A[28] => ShiftRight0.IN4
INPUT_A[28] => ShiftRight1.IN4
INPUT_A[28] => CALC_RESULT.IN0
INPUT_A[28] => CALC_RESULT.IN0
INPUT_A[29] => TMP.IN0
INPUT_A[29] => Add0.IN4
INPUT_A[29] => Add1.IN37
INPUT_A[29] => ShiftLeft0.IN3
INPUT_A[29] => Add2.IN35
INPUT_A[29] => ShiftRight0.IN3
INPUT_A[29] => ShiftRight1.IN3
INPUT_A[29] => CALC_RESULT.IN0
INPUT_A[29] => CALC_RESULT.IN0
INPUT_A[30] => TMP.IN0
INPUT_A[30] => Add0.IN3
INPUT_A[30] => Add1.IN36
INPUT_A[30] => ShiftLeft0.IN2
INPUT_A[30] => Add2.IN34
INPUT_A[30] => ShiftRight0.IN2
INPUT_A[30] => ShiftRight1.IN2
INPUT_A[30] => CALC_RESULT.IN0
INPUT_A[30] => CALC_RESULT.IN0
INPUT_A[31] => TMP.IN0
INPUT_A[31] => Add0.IN1
INPUT_A[31] => Add0.IN2
INPUT_A[31] => Add1.IN34
INPUT_A[31] => Add1.IN35
INPUT_A[31] => ShiftLeft0.IN1
INPUT_A[31] => Add2.IN33
INPUT_A[31] => ShiftRight0.IN1
INPUT_A[31] => ShiftRight1.IN0
INPUT_A[31] => ShiftRight1.IN1
INPUT_A[31] => CALC_RESULT.IN0
INPUT_A[31] => CALC_RESULT.IN0
INPUT_B[0] => TMP.IN1
INPUT_B[0] => Add0.IN66
INPUT_B[0] => ShiftLeft0.IN63
INPUT_B[0] => ShiftRight0.IN63
INPUT_B[0] => ShiftRight1.IN63
INPUT_B[0] => CALC_RESULT.IN1
INPUT_B[0] => CALC_RESULT.IN1
INPUT_B[0] => Add1.IN33
INPUT_B[0] => Add2.IN32
INPUT_B[1] => TMP.IN1
INPUT_B[1] => Add0.IN65
INPUT_B[1] => ShiftLeft0.IN62
INPUT_B[1] => ShiftRight0.IN62
INPUT_B[1] => ShiftRight1.IN62
INPUT_B[1] => CALC_RESULT.IN1
INPUT_B[1] => CALC_RESULT.IN1
INPUT_B[1] => Add1.IN32
INPUT_B[1] => Add2.IN31
INPUT_B[2] => TMP.IN1
INPUT_B[2] => Add0.IN64
INPUT_B[2] => ShiftLeft0.IN61
INPUT_B[2] => ShiftRight0.IN61
INPUT_B[2] => ShiftRight1.IN61
INPUT_B[2] => CALC_RESULT.IN1
INPUT_B[2] => CALC_RESULT.IN1
INPUT_B[2] => Add1.IN31
INPUT_B[2] => Add2.IN30
INPUT_B[3] => TMP.IN1
INPUT_B[3] => Add0.IN63
INPUT_B[3] => ShiftLeft0.IN60
INPUT_B[3] => ShiftRight0.IN60
INPUT_B[3] => ShiftRight1.IN60
INPUT_B[3] => CALC_RESULT.IN1
INPUT_B[3] => CALC_RESULT.IN1
INPUT_B[3] => Add1.IN30
INPUT_B[3] => Add2.IN29
INPUT_B[4] => TMP.IN1
INPUT_B[4] => Add0.IN62
INPUT_B[4] => ShiftLeft0.IN59
INPUT_B[4] => ShiftRight0.IN59
INPUT_B[4] => ShiftRight1.IN59
INPUT_B[4] => CALC_RESULT.IN1
INPUT_B[4] => CALC_RESULT.IN1
INPUT_B[4] => Add1.IN29
INPUT_B[4] => Add2.IN28
INPUT_B[5] => TMP.IN1
INPUT_B[5] => Add0.IN61
INPUT_B[5] => ShiftLeft0.IN58
INPUT_B[5] => ShiftRight0.IN58
INPUT_B[5] => ShiftRight1.IN58
INPUT_B[5] => CALC_RESULT.IN1
INPUT_B[5] => CALC_RESULT.IN1
INPUT_B[5] => Add1.IN28
INPUT_B[5] => Add2.IN27
INPUT_B[6] => TMP.IN1
INPUT_B[6] => Add0.IN60
INPUT_B[6] => ShiftLeft0.IN57
INPUT_B[6] => ShiftRight0.IN57
INPUT_B[6] => ShiftRight1.IN57
INPUT_B[6] => CALC_RESULT.IN1
INPUT_B[6] => CALC_RESULT.IN1
INPUT_B[6] => Add1.IN27
INPUT_B[6] => Add2.IN26
INPUT_B[7] => TMP.IN1
INPUT_B[7] => Add0.IN59
INPUT_B[7] => ShiftLeft0.IN56
INPUT_B[7] => ShiftRight0.IN56
INPUT_B[7] => ShiftRight1.IN56
INPUT_B[7] => CALC_RESULT.IN1
INPUT_B[7] => CALC_RESULT.IN1
INPUT_B[7] => Add1.IN26
INPUT_B[7] => Add2.IN25
INPUT_B[8] => TMP.IN1
INPUT_B[8] => Add0.IN58
INPUT_B[8] => ShiftLeft0.IN55
INPUT_B[8] => ShiftRight0.IN55
INPUT_B[8] => ShiftRight1.IN55
INPUT_B[8] => CALC_RESULT.IN1
INPUT_B[8] => CALC_RESULT.IN1
INPUT_B[8] => Add1.IN25
INPUT_B[8] => Add2.IN24
INPUT_B[9] => TMP.IN1
INPUT_B[9] => Add0.IN57
INPUT_B[9] => ShiftLeft0.IN54
INPUT_B[9] => ShiftRight0.IN54
INPUT_B[9] => ShiftRight1.IN54
INPUT_B[9] => CALC_RESULT.IN1
INPUT_B[9] => CALC_RESULT.IN1
INPUT_B[9] => Add1.IN24
INPUT_B[9] => Add2.IN23
INPUT_B[10] => TMP.IN1
INPUT_B[10] => Add0.IN56
INPUT_B[10] => ShiftLeft0.IN53
INPUT_B[10] => ShiftRight0.IN53
INPUT_B[10] => ShiftRight1.IN53
INPUT_B[10] => CALC_RESULT.IN1
INPUT_B[10] => CALC_RESULT.IN1
INPUT_B[10] => Add1.IN23
INPUT_B[10] => Add2.IN22
INPUT_B[11] => TMP.IN1
INPUT_B[11] => Add0.IN55
INPUT_B[11] => ShiftLeft0.IN52
INPUT_B[11] => ShiftRight0.IN52
INPUT_B[11] => ShiftRight1.IN52
INPUT_B[11] => CALC_RESULT.IN1
INPUT_B[11] => CALC_RESULT.IN1
INPUT_B[11] => Add1.IN22
INPUT_B[11] => Add2.IN21
INPUT_B[12] => TMP.IN1
INPUT_B[12] => Add0.IN54
INPUT_B[12] => ShiftLeft0.IN51
INPUT_B[12] => ShiftRight0.IN51
INPUT_B[12] => ShiftRight1.IN51
INPUT_B[12] => CALC_RESULT.IN1
INPUT_B[12] => CALC_RESULT.IN1
INPUT_B[12] => Add1.IN21
INPUT_B[12] => Add2.IN20
INPUT_B[13] => TMP.IN1
INPUT_B[13] => Add0.IN53
INPUT_B[13] => ShiftLeft0.IN50
INPUT_B[13] => ShiftRight0.IN50
INPUT_B[13] => ShiftRight1.IN50
INPUT_B[13] => CALC_RESULT.IN1
INPUT_B[13] => CALC_RESULT.IN1
INPUT_B[13] => Add1.IN20
INPUT_B[13] => Add2.IN19
INPUT_B[14] => TMP.IN1
INPUT_B[14] => Add0.IN52
INPUT_B[14] => ShiftLeft0.IN49
INPUT_B[14] => ShiftRight0.IN49
INPUT_B[14] => ShiftRight1.IN49
INPUT_B[14] => CALC_RESULT.IN1
INPUT_B[14] => CALC_RESULT.IN1
INPUT_B[14] => Add1.IN19
INPUT_B[14] => Add2.IN18
INPUT_B[15] => TMP.IN1
INPUT_B[15] => Add0.IN51
INPUT_B[15] => ShiftLeft0.IN48
INPUT_B[15] => ShiftRight0.IN48
INPUT_B[15] => ShiftRight1.IN48
INPUT_B[15] => CALC_RESULT.IN1
INPUT_B[15] => CALC_RESULT.IN1
INPUT_B[15] => Add1.IN18
INPUT_B[15] => Add2.IN17
INPUT_B[16] => TMP.IN1
INPUT_B[16] => Add0.IN50
INPUT_B[16] => ShiftLeft0.IN47
INPUT_B[16] => ShiftRight0.IN47
INPUT_B[16] => ShiftRight1.IN47
INPUT_B[16] => CALC_RESULT.IN1
INPUT_B[16] => CALC_RESULT.IN1
INPUT_B[16] => Add1.IN17
INPUT_B[16] => Add2.IN16
INPUT_B[17] => TMP.IN1
INPUT_B[17] => Add0.IN49
INPUT_B[17] => ShiftLeft0.IN46
INPUT_B[17] => ShiftRight0.IN46
INPUT_B[17] => ShiftRight1.IN46
INPUT_B[17] => CALC_RESULT.IN1
INPUT_B[17] => CALC_RESULT.IN1
INPUT_B[17] => Add1.IN16
INPUT_B[17] => Add2.IN15
INPUT_B[18] => TMP.IN1
INPUT_B[18] => Add0.IN48
INPUT_B[18] => ShiftLeft0.IN45
INPUT_B[18] => ShiftRight0.IN45
INPUT_B[18] => ShiftRight1.IN45
INPUT_B[18] => CALC_RESULT.IN1
INPUT_B[18] => CALC_RESULT.IN1
INPUT_B[18] => Add1.IN15
INPUT_B[18] => Add2.IN14
INPUT_B[19] => TMP.IN1
INPUT_B[19] => Add0.IN47
INPUT_B[19] => ShiftLeft0.IN44
INPUT_B[19] => ShiftRight0.IN44
INPUT_B[19] => ShiftRight1.IN44
INPUT_B[19] => CALC_RESULT.IN1
INPUT_B[19] => CALC_RESULT.IN1
INPUT_B[19] => Add1.IN14
INPUT_B[19] => Add2.IN13
INPUT_B[20] => TMP.IN1
INPUT_B[20] => Add0.IN46
INPUT_B[20] => ShiftLeft0.IN43
INPUT_B[20] => ShiftRight0.IN43
INPUT_B[20] => ShiftRight1.IN43
INPUT_B[20] => CALC_RESULT.IN1
INPUT_B[20] => CALC_RESULT.IN1
INPUT_B[20] => Add1.IN13
INPUT_B[20] => Add2.IN12
INPUT_B[21] => TMP.IN1
INPUT_B[21] => Add0.IN45
INPUT_B[21] => ShiftLeft0.IN42
INPUT_B[21] => ShiftRight0.IN42
INPUT_B[21] => ShiftRight1.IN42
INPUT_B[21] => CALC_RESULT.IN1
INPUT_B[21] => CALC_RESULT.IN1
INPUT_B[21] => Add1.IN12
INPUT_B[21] => Add2.IN11
INPUT_B[22] => TMP.IN1
INPUT_B[22] => Add0.IN44
INPUT_B[22] => ShiftLeft0.IN41
INPUT_B[22] => ShiftRight0.IN41
INPUT_B[22] => ShiftRight1.IN41
INPUT_B[22] => CALC_RESULT.IN1
INPUT_B[22] => CALC_RESULT.IN1
INPUT_B[22] => Add1.IN11
INPUT_B[22] => Add2.IN10
INPUT_B[23] => TMP.IN1
INPUT_B[23] => Add0.IN43
INPUT_B[23] => ShiftLeft0.IN40
INPUT_B[23] => ShiftRight0.IN40
INPUT_B[23] => ShiftRight1.IN40
INPUT_B[23] => CALC_RESULT.IN1
INPUT_B[23] => CALC_RESULT.IN1
INPUT_B[23] => Add1.IN10
INPUT_B[23] => Add2.IN9
INPUT_B[24] => TMP.IN1
INPUT_B[24] => Add0.IN42
INPUT_B[24] => ShiftLeft0.IN39
INPUT_B[24] => ShiftRight0.IN39
INPUT_B[24] => ShiftRight1.IN39
INPUT_B[24] => CALC_RESULT.IN1
INPUT_B[24] => CALC_RESULT.IN1
INPUT_B[24] => Add1.IN9
INPUT_B[24] => Add2.IN8
INPUT_B[25] => TMP.IN1
INPUT_B[25] => Add0.IN41
INPUT_B[25] => ShiftLeft0.IN38
INPUT_B[25] => ShiftRight0.IN38
INPUT_B[25] => ShiftRight1.IN38
INPUT_B[25] => CALC_RESULT.IN1
INPUT_B[25] => CALC_RESULT.IN1
INPUT_B[25] => Add1.IN8
INPUT_B[25] => Add2.IN7
INPUT_B[26] => TMP.IN1
INPUT_B[26] => Add0.IN40
INPUT_B[26] => ShiftLeft0.IN37
INPUT_B[26] => ShiftRight0.IN37
INPUT_B[26] => ShiftRight1.IN37
INPUT_B[26] => CALC_RESULT.IN1
INPUT_B[26] => CALC_RESULT.IN1
INPUT_B[26] => Add1.IN7
INPUT_B[26] => Add2.IN6
INPUT_B[27] => TMP.IN1
INPUT_B[27] => Add0.IN39
INPUT_B[27] => ShiftLeft0.IN36
INPUT_B[27] => ShiftRight0.IN36
INPUT_B[27] => ShiftRight1.IN36
INPUT_B[27] => CALC_RESULT.IN1
INPUT_B[27] => CALC_RESULT.IN1
INPUT_B[27] => Add1.IN6
INPUT_B[27] => Add2.IN5
INPUT_B[28] => TMP.IN1
INPUT_B[28] => Add0.IN38
INPUT_B[28] => ShiftLeft0.IN35
INPUT_B[28] => ShiftRight0.IN35
INPUT_B[28] => ShiftRight1.IN35
INPUT_B[28] => CALC_RESULT.IN1
INPUT_B[28] => CALC_RESULT.IN1
INPUT_B[28] => Add1.IN5
INPUT_B[28] => Add2.IN4
INPUT_B[29] => TMP.IN1
INPUT_B[29] => Add0.IN37
INPUT_B[29] => ShiftLeft0.IN34
INPUT_B[29] => ShiftRight0.IN34
INPUT_B[29] => ShiftRight1.IN34
INPUT_B[29] => CALC_RESULT.IN1
INPUT_B[29] => CALC_RESULT.IN1
INPUT_B[29] => Add1.IN4
INPUT_B[29] => Add2.IN3
INPUT_B[30] => TMP.IN1
INPUT_B[30] => Add0.IN36
INPUT_B[30] => ShiftLeft0.IN33
INPUT_B[30] => ShiftRight0.IN33
INPUT_B[30] => ShiftRight1.IN33
INPUT_B[30] => CALC_RESULT.IN1
INPUT_B[30] => CALC_RESULT.IN1
INPUT_B[30] => Add1.IN3
INPUT_B[30] => Add2.IN2
INPUT_B[31] => TMP.IN1
INPUT_B[31] => Add0.IN34
INPUT_B[31] => Add0.IN35
INPUT_B[31] => CALC_RESULT.IN1
INPUT_B[31] => CALC_RESULT.IN1
INPUT_B[31] => Add1.IN1
INPUT_B[31] => Add1.IN2
INPUT_B[31] => Add2.IN1
OPERATION[0] => Mux34.IN19
OPERATION[0] => Mux35.IN19
OPERATION[0] => Mux36.IN19
OPERATION[0] => Mux37.IN19
OPERATION[0] => Mux38.IN19
OPERATION[0] => Mux39.IN19
OPERATION[0] => Mux40.IN19
OPERATION[0] => Mux41.IN19
OPERATION[0] => Mux42.IN19
OPERATION[0] => Mux43.IN19
OPERATION[0] => Mux44.IN19
OPERATION[0] => Mux45.IN19
OPERATION[0] => Mux46.IN19
OPERATION[0] => Mux47.IN19
OPERATION[0] => Mux48.IN19
OPERATION[0] => Mux49.IN19
OPERATION[0] => Mux50.IN19
OPERATION[0] => Mux51.IN19
OPERATION[0] => Mux52.IN19
OPERATION[0] => Mux53.IN19
OPERATION[0] => Mux54.IN19
OPERATION[0] => Mux55.IN19
OPERATION[0] => Mux56.IN19
OPERATION[0] => Mux57.IN19
OPERATION[0] => Mux58.IN19
OPERATION[0] => Mux59.IN19
OPERATION[0] => Mux60.IN19
OPERATION[0] => Mux61.IN19
OPERATION[0] => Mux62.IN19
OPERATION[0] => Mux63.IN19
OPERATION[0] => Mux64.IN19
OPERATION[0] => Mux65.IN19
OPERATION[0] => Mux66.IN19
OPERATION[0] => Mux67.IN17
OPERATION[0] => Mux68.IN17
OPERATION[0] => Mux69.IN17
OPERATION[0] => Mux70.IN17
OPERATION[0] => Mux71.IN17
OPERATION[0] => Mux72.IN17
OPERATION[0] => Mux73.IN17
OPERATION[0] => Mux74.IN17
OPERATION[0] => Mux75.IN17
OPERATION[0] => Mux76.IN17
OPERATION[0] => Mux77.IN17
OPERATION[0] => Mux78.IN17
OPERATION[0] => Mux79.IN17
OPERATION[0] => Mux80.IN17
OPERATION[0] => Mux81.IN17
OPERATION[0] => Mux82.IN17
OPERATION[0] => Mux83.IN17
OPERATION[0] => Mux84.IN17
OPERATION[0] => Mux85.IN17
OPERATION[0] => Mux86.IN17
OPERATION[0] => Mux87.IN17
OPERATION[0] => Mux88.IN17
OPERATION[0] => Mux89.IN17
OPERATION[0] => Mux90.IN17
OPERATION[0] => Mux91.IN17
OPERATION[0] => Mux92.IN17
OPERATION[0] => Mux93.IN17
OPERATION[0] => Mux94.IN17
OPERATION[0] => Mux95.IN17
OPERATION[0] => Mux96.IN17
OPERATION[0] => Mux97.IN17
OPERATION[0] => Mux98.IN15
OPERATION[1] => Mux34.IN18
OPERATION[1] => Mux35.IN18
OPERATION[1] => Mux36.IN18
OPERATION[1] => Mux37.IN18
OPERATION[1] => Mux38.IN18
OPERATION[1] => Mux39.IN18
OPERATION[1] => Mux40.IN18
OPERATION[1] => Mux41.IN18
OPERATION[1] => Mux42.IN18
OPERATION[1] => Mux43.IN18
OPERATION[1] => Mux44.IN18
OPERATION[1] => Mux45.IN18
OPERATION[1] => Mux46.IN18
OPERATION[1] => Mux47.IN18
OPERATION[1] => Mux48.IN18
OPERATION[1] => Mux49.IN18
OPERATION[1] => Mux50.IN18
OPERATION[1] => Mux51.IN18
OPERATION[1] => Mux52.IN18
OPERATION[1] => Mux53.IN18
OPERATION[1] => Mux54.IN18
OPERATION[1] => Mux55.IN18
OPERATION[1] => Mux56.IN18
OPERATION[1] => Mux57.IN18
OPERATION[1] => Mux58.IN18
OPERATION[1] => Mux59.IN18
OPERATION[1] => Mux60.IN18
OPERATION[1] => Mux61.IN18
OPERATION[1] => Mux62.IN18
OPERATION[1] => Mux63.IN18
OPERATION[1] => Mux64.IN18
OPERATION[1] => Mux65.IN18
OPERATION[1] => Mux66.IN18
OPERATION[1] => Mux67.IN16
OPERATION[1] => Mux68.IN16
OPERATION[1] => Mux69.IN16
OPERATION[1] => Mux70.IN16
OPERATION[1] => Mux71.IN16
OPERATION[1] => Mux72.IN16
OPERATION[1] => Mux73.IN16
OPERATION[1] => Mux74.IN16
OPERATION[1] => Mux75.IN16
OPERATION[1] => Mux76.IN16
OPERATION[1] => Mux77.IN16
OPERATION[1] => Mux78.IN16
OPERATION[1] => Mux79.IN16
OPERATION[1] => Mux80.IN16
OPERATION[1] => Mux81.IN16
OPERATION[1] => Mux82.IN16
OPERATION[1] => Mux83.IN16
OPERATION[1] => Mux84.IN16
OPERATION[1] => Mux85.IN16
OPERATION[1] => Mux86.IN16
OPERATION[1] => Mux87.IN16
OPERATION[1] => Mux88.IN16
OPERATION[1] => Mux89.IN16
OPERATION[1] => Mux90.IN16
OPERATION[1] => Mux91.IN16
OPERATION[1] => Mux92.IN16
OPERATION[1] => Mux93.IN16
OPERATION[1] => Mux94.IN16
OPERATION[1] => Mux95.IN16
OPERATION[1] => Mux96.IN16
OPERATION[1] => Mux97.IN16
OPERATION[1] => Mux98.IN14
OPERATION[2] => Mux34.IN17
OPERATION[2] => Mux35.IN17
OPERATION[2] => Mux36.IN17
OPERATION[2] => Mux37.IN17
OPERATION[2] => Mux38.IN17
OPERATION[2] => Mux39.IN17
OPERATION[2] => Mux40.IN17
OPERATION[2] => Mux41.IN17
OPERATION[2] => Mux42.IN17
OPERATION[2] => Mux43.IN17
OPERATION[2] => Mux44.IN17
OPERATION[2] => Mux45.IN17
OPERATION[2] => Mux46.IN17
OPERATION[2] => Mux47.IN17
OPERATION[2] => Mux48.IN17
OPERATION[2] => Mux49.IN17
OPERATION[2] => Mux50.IN17
OPERATION[2] => Mux51.IN17
OPERATION[2] => Mux52.IN17
OPERATION[2] => Mux53.IN17
OPERATION[2] => Mux54.IN17
OPERATION[2] => Mux55.IN17
OPERATION[2] => Mux56.IN17
OPERATION[2] => Mux57.IN17
OPERATION[2] => Mux58.IN17
OPERATION[2] => Mux59.IN17
OPERATION[2] => Mux60.IN17
OPERATION[2] => Mux61.IN17
OPERATION[2] => Mux62.IN17
OPERATION[2] => Mux63.IN17
OPERATION[2] => Mux64.IN17
OPERATION[2] => Mux65.IN17
OPERATION[2] => Mux66.IN17
OPERATION[2] => Mux67.IN15
OPERATION[2] => Mux68.IN15
OPERATION[2] => Mux69.IN15
OPERATION[2] => Mux70.IN15
OPERATION[2] => Mux71.IN15
OPERATION[2] => Mux72.IN15
OPERATION[2] => Mux73.IN15
OPERATION[2] => Mux74.IN15
OPERATION[2] => Mux75.IN15
OPERATION[2] => Mux76.IN15
OPERATION[2] => Mux77.IN15
OPERATION[2] => Mux78.IN15
OPERATION[2] => Mux79.IN15
OPERATION[2] => Mux80.IN15
OPERATION[2] => Mux81.IN15
OPERATION[2] => Mux82.IN15
OPERATION[2] => Mux83.IN15
OPERATION[2] => Mux84.IN15
OPERATION[2] => Mux85.IN15
OPERATION[2] => Mux86.IN15
OPERATION[2] => Mux87.IN15
OPERATION[2] => Mux88.IN15
OPERATION[2] => Mux89.IN15
OPERATION[2] => Mux90.IN15
OPERATION[2] => Mux91.IN15
OPERATION[2] => Mux92.IN15
OPERATION[2] => Mux93.IN15
OPERATION[2] => Mux94.IN15
OPERATION[2] => Mux95.IN15
OPERATION[2] => Mux96.IN15
OPERATION[2] => Mux97.IN15
OPERATION[2] => Mux98.IN13
OPERATION[3] => Mux34.IN16
OPERATION[3] => Mux35.IN16
OPERATION[3] => Mux36.IN16
OPERATION[3] => Mux37.IN16
OPERATION[3] => Mux38.IN16
OPERATION[3] => Mux39.IN16
OPERATION[3] => Mux40.IN16
OPERATION[3] => Mux41.IN16
OPERATION[3] => Mux42.IN16
OPERATION[3] => Mux43.IN16
OPERATION[3] => Mux44.IN16
OPERATION[3] => Mux45.IN16
OPERATION[3] => Mux46.IN16
OPERATION[3] => Mux47.IN16
OPERATION[3] => Mux48.IN16
OPERATION[3] => Mux49.IN16
OPERATION[3] => Mux50.IN16
OPERATION[3] => Mux51.IN16
OPERATION[3] => Mux52.IN16
OPERATION[3] => Mux53.IN16
OPERATION[3] => Mux54.IN16
OPERATION[3] => Mux55.IN16
OPERATION[3] => Mux56.IN16
OPERATION[3] => Mux57.IN16
OPERATION[3] => Mux58.IN16
OPERATION[3] => Mux59.IN16
OPERATION[3] => Mux60.IN16
OPERATION[3] => Mux61.IN16
OPERATION[3] => Mux62.IN16
OPERATION[3] => Mux63.IN16
OPERATION[3] => Mux64.IN16
OPERATION[3] => Mux65.IN16
OPERATION[3] => Mux66.IN16
OPERATION[3] => Mux67.IN14
OPERATION[3] => Mux68.IN14
OPERATION[3] => Mux69.IN14
OPERATION[3] => Mux70.IN14
OPERATION[3] => Mux71.IN14
OPERATION[3] => Mux72.IN14
OPERATION[3] => Mux73.IN14
OPERATION[3] => Mux74.IN14
OPERATION[3] => Mux75.IN14
OPERATION[3] => Mux76.IN14
OPERATION[3] => Mux77.IN14
OPERATION[3] => Mux78.IN14
OPERATION[3] => Mux79.IN14
OPERATION[3] => Mux80.IN14
OPERATION[3] => Mux81.IN14
OPERATION[3] => Mux82.IN14
OPERATION[3] => Mux83.IN14
OPERATION[3] => Mux84.IN14
OPERATION[3] => Mux85.IN14
OPERATION[3] => Mux86.IN14
OPERATION[3] => Mux87.IN14
OPERATION[3] => Mux88.IN14
OPERATION[3] => Mux89.IN14
OPERATION[3] => Mux90.IN14
OPERATION[3] => Mux91.IN14
OPERATION[3] => Mux92.IN14
OPERATION[3] => Mux93.IN14
OPERATION[3] => Mux94.IN14
OPERATION[3] => Mux95.IN14
OPERATION[3] => Mux96.IN14
OPERATION[3] => Mux97.IN14
OPERATION[3] => Mux98.IN12
BRANCH_OPTION[0] => Mux0.IN10
BRANCH_OPTION[0] => Mux1.IN10
BRANCH_OPTION[0] => Mux2.IN10
BRANCH_OPTION[0] => Mux3.IN10
BRANCH_OPTION[0] => Mux4.IN10
BRANCH_OPTION[0] => Mux5.IN10
BRANCH_OPTION[0] => Mux6.IN10
BRANCH_OPTION[0] => Mux7.IN10
BRANCH_OPTION[0] => Mux8.IN10
BRANCH_OPTION[0] => Mux9.IN10
BRANCH_OPTION[0] => Mux10.IN10
BRANCH_OPTION[0] => Mux11.IN10
BRANCH_OPTION[0] => Mux12.IN10
BRANCH_OPTION[0] => Mux13.IN10
BRANCH_OPTION[0] => Mux14.IN10
BRANCH_OPTION[0] => Mux15.IN10
BRANCH_OPTION[0] => Mux16.IN10
BRANCH_OPTION[0] => Mux17.IN10
BRANCH_OPTION[0] => Mux18.IN10
BRANCH_OPTION[0] => Mux19.IN10
BRANCH_OPTION[0] => Mux20.IN10
BRANCH_OPTION[0] => Mux21.IN10
BRANCH_OPTION[0] => Mux22.IN10
BRANCH_OPTION[0] => Mux23.IN10
BRANCH_OPTION[0] => Mux24.IN10
BRANCH_OPTION[0] => Mux25.IN10
BRANCH_OPTION[0] => Mux26.IN10
BRANCH_OPTION[0] => Mux27.IN10
BRANCH_OPTION[0] => Mux28.IN10
BRANCH_OPTION[0] => Mux29.IN10
BRANCH_OPTION[0] => Mux30.IN10
BRANCH_OPTION[0] => Mux31.IN10
BRANCH_OPTION[0] => Mux32.IN10
BRANCH_OPTION[0] => Mux33.IN8
BRANCH_OPTION[1] => Mux0.IN9
BRANCH_OPTION[1] => Mux1.IN9
BRANCH_OPTION[1] => Mux2.IN9
BRANCH_OPTION[1] => Mux3.IN9
BRANCH_OPTION[1] => Mux4.IN9
BRANCH_OPTION[1] => Mux5.IN9
BRANCH_OPTION[1] => Mux6.IN9
BRANCH_OPTION[1] => Mux7.IN9
BRANCH_OPTION[1] => Mux8.IN9
BRANCH_OPTION[1] => Mux9.IN9
BRANCH_OPTION[1] => Mux10.IN9
BRANCH_OPTION[1] => Mux11.IN9
BRANCH_OPTION[1] => Mux12.IN9
BRANCH_OPTION[1] => Mux13.IN9
BRANCH_OPTION[1] => Mux14.IN9
BRANCH_OPTION[1] => Mux15.IN9
BRANCH_OPTION[1] => Mux16.IN9
BRANCH_OPTION[1] => Mux17.IN9
BRANCH_OPTION[1] => Mux18.IN9
BRANCH_OPTION[1] => Mux19.IN9
BRANCH_OPTION[1] => Mux20.IN9
BRANCH_OPTION[1] => Mux21.IN9
BRANCH_OPTION[1] => Mux22.IN9
BRANCH_OPTION[1] => Mux23.IN9
BRANCH_OPTION[1] => Mux24.IN9
BRANCH_OPTION[1] => Mux25.IN9
BRANCH_OPTION[1] => Mux26.IN9
BRANCH_OPTION[1] => Mux27.IN9
BRANCH_OPTION[1] => Mux28.IN9
BRANCH_OPTION[1] => Mux29.IN9
BRANCH_OPTION[1] => Mux30.IN9
BRANCH_OPTION[1] => Mux31.IN9
BRANCH_OPTION[1] => Mux32.IN9
BRANCH_OPTION[1] => Mux33.IN7
BRANCH_OPTION[2] => Mux0.IN8
BRANCH_OPTION[2] => Mux1.IN8
BRANCH_OPTION[2] => Mux2.IN8
BRANCH_OPTION[2] => Mux3.IN8
BRANCH_OPTION[2] => Mux4.IN8
BRANCH_OPTION[2] => Mux5.IN8
BRANCH_OPTION[2] => Mux6.IN8
BRANCH_OPTION[2] => Mux7.IN8
BRANCH_OPTION[2] => Mux8.IN8
BRANCH_OPTION[2] => Mux9.IN8
BRANCH_OPTION[2] => Mux10.IN8
BRANCH_OPTION[2] => Mux11.IN8
BRANCH_OPTION[2] => Mux12.IN8
BRANCH_OPTION[2] => Mux13.IN8
BRANCH_OPTION[2] => Mux14.IN8
BRANCH_OPTION[2] => Mux15.IN8
BRANCH_OPTION[2] => Mux16.IN8
BRANCH_OPTION[2] => Mux17.IN8
BRANCH_OPTION[2] => Mux18.IN8
BRANCH_OPTION[2] => Mux19.IN8
BRANCH_OPTION[2] => Mux20.IN8
BRANCH_OPTION[2] => Mux21.IN8
BRANCH_OPTION[2] => Mux22.IN8
BRANCH_OPTION[2] => Mux23.IN8
BRANCH_OPTION[2] => Mux24.IN8
BRANCH_OPTION[2] => Mux25.IN8
BRANCH_OPTION[2] => Mux26.IN8
BRANCH_OPTION[2] => Mux27.IN8
BRANCH_OPTION[2] => Mux28.IN8
BRANCH_OPTION[2] => Mux29.IN8
BRANCH_OPTION[2] => Mux30.IN8
BRANCH_OPTION[2] => Mux31.IN8
BRANCH_OPTION[2] => Mux32.IN8
BRANCH_OPTION[2] => Mux33.IN6
BRANCH => TMP[32].OUTPUTSELECT
BRANCH => TMP[31].OUTPUTSELECT
BRANCH => TMP[30].OUTPUTSELECT
BRANCH => TMP[29].OUTPUTSELECT
BRANCH => TMP[28].OUTPUTSELECT
BRANCH => TMP[27].OUTPUTSELECT
BRANCH => TMP[26].OUTPUTSELECT
BRANCH => TMP[25].OUTPUTSELECT
BRANCH => TMP[24].OUTPUTSELECT
BRANCH => TMP[23].OUTPUTSELECT
BRANCH => TMP[22].OUTPUTSELECT
BRANCH => TMP[21].OUTPUTSELECT
BRANCH => TMP[20].OUTPUTSELECT
BRANCH => TMP[19].OUTPUTSELECT
BRANCH => TMP[18].OUTPUTSELECT
BRANCH => TMP[17].OUTPUTSELECT
BRANCH => TMP[16].OUTPUTSELECT
BRANCH => TMP[15].OUTPUTSELECT
BRANCH => TMP[14].OUTPUTSELECT
BRANCH => TMP[13].OUTPUTSELECT
BRANCH => TMP[12].OUTPUTSELECT
BRANCH => TMP[11].OUTPUTSELECT
BRANCH => TMP[10].OUTPUTSELECT
BRANCH => TMP[9].OUTPUTSELECT
BRANCH => TMP[8].OUTPUTSELECT
BRANCH => TMP[7].OUTPUTSELECT
BRANCH => TMP[6].OUTPUTSELECT
BRANCH => TMP[5].OUTPUTSELECT
BRANCH => TMP[4].OUTPUTSELECT
BRANCH => TMP[3].OUTPUTSELECT
BRANCH => TMP[2].OUTPUTSELECT
BRANCH => TMP[1].OUTPUTSELECT
BRANCH => TMP[0].OUTPUTSELECT
BRANCH => BRANCH_RESULT.OUTPUTSELECT
BRANCH => CALC_RESULT[31]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[30]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[29]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[28]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[27]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[26]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[25]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[24]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[23]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[22]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[21]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[20]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[19]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[18]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[17]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[16]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[15]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[14]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[13]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[12]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[11]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[10]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[9]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[8]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[7]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[6]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[5]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[4]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[3]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[2]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[1]$latch.LATCH_ENABLE
BRANCH => CALC_RESULT[0]$latch.LATCH_ENABLE
BRANCH_RESULT <= BRANCH_RESULT.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[0] <= CALC_RESULT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[1] <= CALC_RESULT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[2] <= CALC_RESULT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[3] <= CALC_RESULT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[4] <= CALC_RESULT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[5] <= CALC_RESULT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[6] <= CALC_RESULT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[7] <= CALC_RESULT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[8] <= CALC_RESULT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[9] <= CALC_RESULT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[10] <= CALC_RESULT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[11] <= CALC_RESULT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[12] <= CALC_RESULT[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[13] <= CALC_RESULT[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[14] <= CALC_RESULT[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[15] <= CALC_RESULT[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[16] <= CALC_RESULT[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[17] <= CALC_RESULT[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[18] <= CALC_RESULT[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[19] <= CALC_RESULT[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[20] <= CALC_RESULT[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[21] <= CALC_RESULT[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[22] <= CALC_RESULT[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[23] <= CALC_RESULT[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[24] <= CALC_RESULT[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[25] <= CALC_RESULT[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[26] <= CALC_RESULT[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[27] <= CALC_RESULT[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[28] <= CALC_RESULT[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[29] <= CALC_RESULT[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[30] <= CALC_RESULT[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
CALC_RESULT[31] <= CALC_RESULT[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|RVCore|DECODE_EXECUTE:inst22
BRANCH_SWITCHER_OUT <= 74173:inst6.1Q
BRANCH_OPTION[0] => 74173:inst6.4D
BRANCH_OPTION[1] => 74173:inst6.3D
BRANCH_OPTION[2] => 74173:inst6.2D
BRANCH_SWITCHER => 74173:inst6.1D
CLOCK => 74173:inst6.CLK
CLOCK => 74173:inst7.CLK
CLOCK => 74173:instR.CLK
CLOCK => 74173:inst4.CLK
CLOCK => 8BitRegister:inst8.CLOCK
CLOCK => 32BitRegister:inst3.CLOCK
CLOCK => 32BitRegister:inst.CLOCK
CLOCK => 32BitRegister:inst1.CLOCK
CLOCK => 32BitRegister:inst2.CLOCK
JUMP_SIGNAL_OUT <= 74173:inst7.1Q
MEM_WRITE => 74173:inst7.3D
JUMP_SIGNAL => 74173:inst7.1D
REG_WRITE => 74173:inst7.2D
WRITE_BACK_FROM[0] => 74173:instR.4D
WRITE_BACK_FROM[1] => 74173:inst7.4D
MEM_WRITE_OUT <= 74173:inst7.3Q
INA_IS_REGA_OUT <= 74173:instR.1Q
JUMP_IS_PC => 74173:instR.3D
INA_IS_REGA => 74173:instR.1D
INB_IS_REGB => 74173:instR.2D
INB_IS_REGB_OUT <= 74173:instR.2Q
JUMP_IS_PC_OUT <= 74173:instR.3Q
REG_WRITE_OUT <= 74173:inst7.2Q
ALU_OPTION_OUT[0] <= AX[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_OPTION_OUT[1] <= AX[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_OPTION_OUT[2] <= AX[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_OPTION_OUT[3] <= AX[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_OPTION[0] => 74173:inst4.4D
ALU_OPTION[1] => 74173:inst4.3D
ALU_OPTION[2] => 74173:inst4.2D
ALU_OPTION[3] => 74173:inst4.1D
BRANCH_OPTION_OUT[0] <= BX[0].DB_MAX_OUTPUT_PORT_TYPE
BRANCH_OPTION_OUT[1] <= BX[1].DB_MAX_OUTPUT_PORT_TYPE
BRANCH_OPTION_OUT[2] <= BX[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_FORMAT_OUT[0] <= CX[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_FORMAT_OUT[1] <= CX[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_FORMAT_OUT[2] <= CX[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_FORMAT[0] => 8BitRegister:inst8.INPUT[0]
DATA_FORMAT[1] => 8BitRegister:inst8.INPUT[1]
DATA_FORMAT[2] => 8BitRegister:inst8.INPUT[2]
REGW_SELECTOR[0] => 8BitRegister:inst8.INPUT[3]
REGW_SELECTOR[1] => 8BitRegister:inst8.INPUT[4]
REGW_SELECTOR[2] => 8BitRegister:inst8.INPUT[5]
REGW_SELECTOR[3] => 8BitRegister:inst8.INPUT[6]
REGW_SELECTOR[4] => 8BitRegister:inst8.INPUT[7]
IMMEDATE_OUT[0] <= 32BitRegister:inst3.OUTPUT[0]
IMMEDATE_OUT[1] <= 32BitRegister:inst3.OUTPUT[1]
IMMEDATE_OUT[2] <= 32BitRegister:inst3.OUTPUT[2]
IMMEDATE_OUT[3] <= 32BitRegister:inst3.OUTPUT[3]
IMMEDATE_OUT[4] <= 32BitRegister:inst3.OUTPUT[4]
IMMEDATE_OUT[5] <= 32BitRegister:inst3.OUTPUT[5]
IMMEDATE_OUT[6] <= 32BitRegister:inst3.OUTPUT[6]
IMMEDATE_OUT[7] <= 32BitRegister:inst3.OUTPUT[7]
IMMEDATE_OUT[8] <= 32BitRegister:inst3.OUTPUT[8]
IMMEDATE_OUT[9] <= 32BitRegister:inst3.OUTPUT[9]
IMMEDATE_OUT[10] <= 32BitRegister:inst3.OUTPUT[10]
IMMEDATE_OUT[11] <= 32BitRegister:inst3.OUTPUT[11]
IMMEDATE_OUT[12] <= 32BitRegister:inst3.OUTPUT[12]
IMMEDATE_OUT[13] <= 32BitRegister:inst3.OUTPUT[13]
IMMEDATE_OUT[14] <= 32BitRegister:inst3.OUTPUT[14]
IMMEDATE_OUT[15] <= 32BitRegister:inst3.OUTPUT[15]
IMMEDATE_OUT[16] <= 32BitRegister:inst3.OUTPUT[16]
IMMEDATE_OUT[17] <= 32BitRegister:inst3.OUTPUT[17]
IMMEDATE_OUT[18] <= 32BitRegister:inst3.OUTPUT[18]
IMMEDATE_OUT[19] <= 32BitRegister:inst3.OUTPUT[19]
IMMEDATE_OUT[20] <= 32BitRegister:inst3.OUTPUT[20]
IMMEDATE_OUT[21] <= 32BitRegister:inst3.OUTPUT[21]
IMMEDATE_OUT[22] <= 32BitRegister:inst3.OUTPUT[22]
IMMEDATE_OUT[23] <= 32BitRegister:inst3.OUTPUT[23]
IMMEDATE_OUT[24] <= 32BitRegister:inst3.OUTPUT[24]
IMMEDATE_OUT[25] <= 32BitRegister:inst3.OUTPUT[25]
IMMEDATE_OUT[26] <= 32BitRegister:inst3.OUTPUT[26]
IMMEDATE_OUT[27] <= 32BitRegister:inst3.OUTPUT[27]
IMMEDATE_OUT[28] <= 32BitRegister:inst3.OUTPUT[28]
IMMEDATE_OUT[29] <= 32BitRegister:inst3.OUTPUT[29]
IMMEDATE_OUT[30] <= 32BitRegister:inst3.OUTPUT[30]
IMMEDATE_OUT[31] <= 32BitRegister:inst3.OUTPUT[31]
IMMEDATE[0] => 32BitRegister:inst3.INPUT[0]
IMMEDATE[1] => 32BitRegister:inst3.INPUT[1]
IMMEDATE[2] => 32BitRegister:inst3.INPUT[2]
IMMEDATE[3] => 32BitRegister:inst3.INPUT[3]
IMMEDATE[4] => 32BitRegister:inst3.INPUT[4]
IMMEDATE[5] => 32BitRegister:inst3.INPUT[5]
IMMEDATE[6] => 32BitRegister:inst3.INPUT[6]
IMMEDATE[7] => 32BitRegister:inst3.INPUT[7]
IMMEDATE[8] => 32BitRegister:inst3.INPUT[8]
IMMEDATE[9] => 32BitRegister:inst3.INPUT[9]
IMMEDATE[10] => 32BitRegister:inst3.INPUT[10]
IMMEDATE[11] => 32BitRegister:inst3.INPUT[11]
IMMEDATE[12] => 32BitRegister:inst3.INPUT[12]
IMMEDATE[13] => 32BitRegister:inst3.INPUT[13]
IMMEDATE[14] => 32BitRegister:inst3.INPUT[14]
IMMEDATE[15] => 32BitRegister:inst3.INPUT[15]
IMMEDATE[16] => 32BitRegister:inst3.INPUT[16]
IMMEDATE[17] => 32BitRegister:inst3.INPUT[17]
IMMEDATE[18] => 32BitRegister:inst3.INPUT[18]
IMMEDATE[19] => 32BitRegister:inst3.INPUT[19]
IMMEDATE[20] => 32BitRegister:inst3.INPUT[20]
IMMEDATE[21] => 32BitRegister:inst3.INPUT[21]
IMMEDATE[22] => 32BitRegister:inst3.INPUT[22]
IMMEDATE[23] => 32BitRegister:inst3.INPUT[23]
IMMEDATE[24] => 32BitRegister:inst3.INPUT[24]
IMMEDATE[25] => 32BitRegister:inst3.INPUT[25]
IMMEDATE[26] => 32BitRegister:inst3.INPUT[26]
IMMEDATE[27] => 32BitRegister:inst3.INPUT[27]
IMMEDATE[28] => 32BitRegister:inst3.INPUT[28]
IMMEDATE[29] => 32BitRegister:inst3.INPUT[29]
IMMEDATE[30] => 32BitRegister:inst3.INPUT[30]
IMMEDATE[31] => 32BitRegister:inst3.INPUT[31]
INSTRUCTION_ADDRESS_OUT[0] <= 32BitRegister:inst.OUTPUT[0]
INSTRUCTION_ADDRESS_OUT[1] <= 32BitRegister:inst.OUTPUT[1]
INSTRUCTION_ADDRESS_OUT[2] <= 32BitRegister:inst.OUTPUT[2]
INSTRUCTION_ADDRESS_OUT[3] <= 32BitRegister:inst.OUTPUT[3]
INSTRUCTION_ADDRESS_OUT[4] <= 32BitRegister:inst.OUTPUT[4]
INSTRUCTION_ADDRESS_OUT[5] <= 32BitRegister:inst.OUTPUT[5]
INSTRUCTION_ADDRESS_OUT[6] <= 32BitRegister:inst.OUTPUT[6]
INSTRUCTION_ADDRESS_OUT[7] <= 32BitRegister:inst.OUTPUT[7]
INSTRUCTION_ADDRESS_OUT[8] <= 32BitRegister:inst.OUTPUT[8]
INSTRUCTION_ADDRESS_OUT[9] <= 32BitRegister:inst.OUTPUT[9]
INSTRUCTION_ADDRESS_OUT[10] <= 32BitRegister:inst.OUTPUT[10]
INSTRUCTION_ADDRESS_OUT[11] <= 32BitRegister:inst.OUTPUT[11]
INSTRUCTION_ADDRESS_OUT[12] <= 32BitRegister:inst.OUTPUT[12]
INSTRUCTION_ADDRESS_OUT[13] <= 32BitRegister:inst.OUTPUT[13]
INSTRUCTION_ADDRESS_OUT[14] <= 32BitRegister:inst.OUTPUT[14]
INSTRUCTION_ADDRESS_OUT[15] <= 32BitRegister:inst.OUTPUT[15]
INSTRUCTION_ADDRESS_OUT[16] <= 32BitRegister:inst.OUTPUT[16]
INSTRUCTION_ADDRESS_OUT[17] <= 32BitRegister:inst.OUTPUT[17]
INSTRUCTION_ADDRESS_OUT[18] <= 32BitRegister:inst.OUTPUT[18]
INSTRUCTION_ADDRESS_OUT[19] <= 32BitRegister:inst.OUTPUT[19]
INSTRUCTION_ADDRESS_OUT[20] <= 32BitRegister:inst.OUTPUT[20]
INSTRUCTION_ADDRESS_OUT[21] <= 32BitRegister:inst.OUTPUT[21]
INSTRUCTION_ADDRESS_OUT[22] <= 32BitRegister:inst.OUTPUT[22]
INSTRUCTION_ADDRESS_OUT[23] <= 32BitRegister:inst.OUTPUT[23]
INSTRUCTION_ADDRESS_OUT[24] <= 32BitRegister:inst.OUTPUT[24]
INSTRUCTION_ADDRESS_OUT[25] <= 32BitRegister:inst.OUTPUT[25]
INSTRUCTION_ADDRESS_OUT[26] <= 32BitRegister:inst.OUTPUT[26]
INSTRUCTION_ADDRESS_OUT[27] <= 32BitRegister:inst.OUTPUT[27]
INSTRUCTION_ADDRESS_OUT[28] <= 32BitRegister:inst.OUTPUT[28]
INSTRUCTION_ADDRESS_OUT[29] <= 32BitRegister:inst.OUTPUT[29]
INSTRUCTION_ADDRESS_OUT[30] <= 32BitRegister:inst.OUTPUT[30]
INSTRUCTION_ADDRESS_OUT[31] <= 32BitRegister:inst.OUTPUT[31]
INSTRUCTION_ADDRESS_IN[0] => 32BitRegister:inst.INPUT[0]
INSTRUCTION_ADDRESS_IN[1] => 32BitRegister:inst.INPUT[1]
INSTRUCTION_ADDRESS_IN[2] => 32BitRegister:inst.INPUT[2]
INSTRUCTION_ADDRESS_IN[3] => 32BitRegister:inst.INPUT[3]
INSTRUCTION_ADDRESS_IN[4] => 32BitRegister:inst.INPUT[4]
INSTRUCTION_ADDRESS_IN[5] => 32BitRegister:inst.INPUT[5]
INSTRUCTION_ADDRESS_IN[6] => 32BitRegister:inst.INPUT[6]
INSTRUCTION_ADDRESS_IN[7] => 32BitRegister:inst.INPUT[7]
INSTRUCTION_ADDRESS_IN[8] => 32BitRegister:inst.INPUT[8]
INSTRUCTION_ADDRESS_IN[9] => 32BitRegister:inst.INPUT[9]
INSTRUCTION_ADDRESS_IN[10] => 32BitRegister:inst.INPUT[10]
INSTRUCTION_ADDRESS_IN[11] => 32BitRegister:inst.INPUT[11]
INSTRUCTION_ADDRESS_IN[12] => 32BitRegister:inst.INPUT[12]
INSTRUCTION_ADDRESS_IN[13] => 32BitRegister:inst.INPUT[13]
INSTRUCTION_ADDRESS_IN[14] => 32BitRegister:inst.INPUT[14]
INSTRUCTION_ADDRESS_IN[15] => 32BitRegister:inst.INPUT[15]
INSTRUCTION_ADDRESS_IN[16] => 32BitRegister:inst.INPUT[16]
INSTRUCTION_ADDRESS_IN[17] => 32BitRegister:inst.INPUT[17]
INSTRUCTION_ADDRESS_IN[18] => 32BitRegister:inst.INPUT[18]
INSTRUCTION_ADDRESS_IN[19] => 32BitRegister:inst.INPUT[19]
INSTRUCTION_ADDRESS_IN[20] => 32BitRegister:inst.INPUT[20]
INSTRUCTION_ADDRESS_IN[21] => 32BitRegister:inst.INPUT[21]
INSTRUCTION_ADDRESS_IN[22] => 32BitRegister:inst.INPUT[22]
INSTRUCTION_ADDRESS_IN[23] => 32BitRegister:inst.INPUT[23]
INSTRUCTION_ADDRESS_IN[24] => 32BitRegister:inst.INPUT[24]
INSTRUCTION_ADDRESS_IN[25] => 32BitRegister:inst.INPUT[25]
INSTRUCTION_ADDRESS_IN[26] => 32BitRegister:inst.INPUT[26]
INSTRUCTION_ADDRESS_IN[27] => 32BitRegister:inst.INPUT[27]
INSTRUCTION_ADDRESS_IN[28] => 32BitRegister:inst.INPUT[28]
INSTRUCTION_ADDRESS_IN[29] => 32BitRegister:inst.INPUT[29]
INSTRUCTION_ADDRESS_IN[30] => 32BitRegister:inst.INPUT[30]
INSTRUCTION_ADDRESS_IN[31] => 32BitRegister:inst.INPUT[31]
REGA_OUT[0] <= 32BitRegister:inst1.OUTPUT[0]
REGA_OUT[1] <= 32BitRegister:inst1.OUTPUT[1]
REGA_OUT[2] <= 32BitRegister:inst1.OUTPUT[2]
REGA_OUT[3] <= 32BitRegister:inst1.OUTPUT[3]
REGA_OUT[4] <= 32BitRegister:inst1.OUTPUT[4]
REGA_OUT[5] <= 32BitRegister:inst1.OUTPUT[5]
REGA_OUT[6] <= 32BitRegister:inst1.OUTPUT[6]
REGA_OUT[7] <= 32BitRegister:inst1.OUTPUT[7]
REGA_OUT[8] <= 32BitRegister:inst1.OUTPUT[8]
REGA_OUT[9] <= 32BitRegister:inst1.OUTPUT[9]
REGA_OUT[10] <= 32BitRegister:inst1.OUTPUT[10]
REGA_OUT[11] <= 32BitRegister:inst1.OUTPUT[11]
REGA_OUT[12] <= 32BitRegister:inst1.OUTPUT[12]
REGA_OUT[13] <= 32BitRegister:inst1.OUTPUT[13]
REGA_OUT[14] <= 32BitRegister:inst1.OUTPUT[14]
REGA_OUT[15] <= 32BitRegister:inst1.OUTPUT[15]
REGA_OUT[16] <= 32BitRegister:inst1.OUTPUT[16]
REGA_OUT[17] <= 32BitRegister:inst1.OUTPUT[17]
REGA_OUT[18] <= 32BitRegister:inst1.OUTPUT[18]
REGA_OUT[19] <= 32BitRegister:inst1.OUTPUT[19]
REGA_OUT[20] <= 32BitRegister:inst1.OUTPUT[20]
REGA_OUT[21] <= 32BitRegister:inst1.OUTPUT[21]
REGA_OUT[22] <= 32BitRegister:inst1.OUTPUT[22]
REGA_OUT[23] <= 32BitRegister:inst1.OUTPUT[23]
REGA_OUT[24] <= 32BitRegister:inst1.OUTPUT[24]
REGA_OUT[25] <= 32BitRegister:inst1.OUTPUT[25]
REGA_OUT[26] <= 32BitRegister:inst1.OUTPUT[26]
REGA_OUT[27] <= 32BitRegister:inst1.OUTPUT[27]
REGA_OUT[28] <= 32BitRegister:inst1.OUTPUT[28]
REGA_OUT[29] <= 32BitRegister:inst1.OUTPUT[29]
REGA_OUT[30] <= 32BitRegister:inst1.OUTPUT[30]
REGA_OUT[31] <= 32BitRegister:inst1.OUTPUT[31]
REGA_IN[0] => 32BitRegister:inst1.INPUT[0]
REGA_IN[1] => 32BitRegister:inst1.INPUT[1]
REGA_IN[2] => 32BitRegister:inst1.INPUT[2]
REGA_IN[3] => 32BitRegister:inst1.INPUT[3]
REGA_IN[4] => 32BitRegister:inst1.INPUT[4]
REGA_IN[5] => 32BitRegister:inst1.INPUT[5]
REGA_IN[6] => 32BitRegister:inst1.INPUT[6]
REGA_IN[7] => 32BitRegister:inst1.INPUT[7]
REGA_IN[8] => 32BitRegister:inst1.INPUT[8]
REGA_IN[9] => 32BitRegister:inst1.INPUT[9]
REGA_IN[10] => 32BitRegister:inst1.INPUT[10]
REGA_IN[11] => 32BitRegister:inst1.INPUT[11]
REGA_IN[12] => 32BitRegister:inst1.INPUT[12]
REGA_IN[13] => 32BitRegister:inst1.INPUT[13]
REGA_IN[14] => 32BitRegister:inst1.INPUT[14]
REGA_IN[15] => 32BitRegister:inst1.INPUT[15]
REGA_IN[16] => 32BitRegister:inst1.INPUT[16]
REGA_IN[17] => 32BitRegister:inst1.INPUT[17]
REGA_IN[18] => 32BitRegister:inst1.INPUT[18]
REGA_IN[19] => 32BitRegister:inst1.INPUT[19]
REGA_IN[20] => 32BitRegister:inst1.INPUT[20]
REGA_IN[21] => 32BitRegister:inst1.INPUT[21]
REGA_IN[22] => 32BitRegister:inst1.INPUT[22]
REGA_IN[23] => 32BitRegister:inst1.INPUT[23]
REGA_IN[24] => 32BitRegister:inst1.INPUT[24]
REGA_IN[25] => 32BitRegister:inst1.INPUT[25]
REGA_IN[26] => 32BitRegister:inst1.INPUT[26]
REGA_IN[27] => 32BitRegister:inst1.INPUT[27]
REGA_IN[28] => 32BitRegister:inst1.INPUT[28]
REGA_IN[29] => 32BitRegister:inst1.INPUT[29]
REGA_IN[30] => 32BitRegister:inst1.INPUT[30]
REGA_IN[31] => 32BitRegister:inst1.INPUT[31]
REGB_OUT[0] <= 32BitRegister:inst2.OUTPUT[0]
REGB_OUT[1] <= 32BitRegister:inst2.OUTPUT[1]
REGB_OUT[2] <= 32BitRegister:inst2.OUTPUT[2]
REGB_OUT[3] <= 32BitRegister:inst2.OUTPUT[3]
REGB_OUT[4] <= 32BitRegister:inst2.OUTPUT[4]
REGB_OUT[5] <= 32BitRegister:inst2.OUTPUT[5]
REGB_OUT[6] <= 32BitRegister:inst2.OUTPUT[6]
REGB_OUT[7] <= 32BitRegister:inst2.OUTPUT[7]
REGB_OUT[8] <= 32BitRegister:inst2.OUTPUT[8]
REGB_OUT[9] <= 32BitRegister:inst2.OUTPUT[9]
REGB_OUT[10] <= 32BitRegister:inst2.OUTPUT[10]
REGB_OUT[11] <= 32BitRegister:inst2.OUTPUT[11]
REGB_OUT[12] <= 32BitRegister:inst2.OUTPUT[12]
REGB_OUT[13] <= 32BitRegister:inst2.OUTPUT[13]
REGB_OUT[14] <= 32BitRegister:inst2.OUTPUT[14]
REGB_OUT[15] <= 32BitRegister:inst2.OUTPUT[15]
REGB_OUT[16] <= 32BitRegister:inst2.OUTPUT[16]
REGB_OUT[17] <= 32BitRegister:inst2.OUTPUT[17]
REGB_OUT[18] <= 32BitRegister:inst2.OUTPUT[18]
REGB_OUT[19] <= 32BitRegister:inst2.OUTPUT[19]
REGB_OUT[20] <= 32BitRegister:inst2.OUTPUT[20]
REGB_OUT[21] <= 32BitRegister:inst2.OUTPUT[21]
REGB_OUT[22] <= 32BitRegister:inst2.OUTPUT[22]
REGB_OUT[23] <= 32BitRegister:inst2.OUTPUT[23]
REGB_OUT[24] <= 32BitRegister:inst2.OUTPUT[24]
REGB_OUT[25] <= 32BitRegister:inst2.OUTPUT[25]
REGB_OUT[26] <= 32BitRegister:inst2.OUTPUT[26]
REGB_OUT[27] <= 32BitRegister:inst2.OUTPUT[27]
REGB_OUT[28] <= 32BitRegister:inst2.OUTPUT[28]
REGB_OUT[29] <= 32BitRegister:inst2.OUTPUT[29]
REGB_OUT[30] <= 32BitRegister:inst2.OUTPUT[30]
REGB_OUT[31] <= 32BitRegister:inst2.OUTPUT[31]
REGB_IN[0] => 32BitRegister:inst2.INPUT[0]
REGB_IN[1] => 32BitRegister:inst2.INPUT[1]
REGB_IN[2] => 32BitRegister:inst2.INPUT[2]
REGB_IN[3] => 32BitRegister:inst2.INPUT[3]
REGB_IN[4] => 32BitRegister:inst2.INPUT[4]
REGB_IN[5] => 32BitRegister:inst2.INPUT[5]
REGB_IN[6] => 32BitRegister:inst2.INPUT[6]
REGB_IN[7] => 32BitRegister:inst2.INPUT[7]
REGB_IN[8] => 32BitRegister:inst2.INPUT[8]
REGB_IN[9] => 32BitRegister:inst2.INPUT[9]
REGB_IN[10] => 32BitRegister:inst2.INPUT[10]
REGB_IN[11] => 32BitRegister:inst2.INPUT[11]
REGB_IN[12] => 32BitRegister:inst2.INPUT[12]
REGB_IN[13] => 32BitRegister:inst2.INPUT[13]
REGB_IN[14] => 32BitRegister:inst2.INPUT[14]
REGB_IN[15] => 32BitRegister:inst2.INPUT[15]
REGB_IN[16] => 32BitRegister:inst2.INPUT[16]
REGB_IN[17] => 32BitRegister:inst2.INPUT[17]
REGB_IN[18] => 32BitRegister:inst2.INPUT[18]
REGB_IN[19] => 32BitRegister:inst2.INPUT[19]
REGB_IN[20] => 32BitRegister:inst2.INPUT[20]
REGB_IN[21] => 32BitRegister:inst2.INPUT[21]
REGB_IN[22] => 32BitRegister:inst2.INPUT[22]
REGB_IN[23] => 32BitRegister:inst2.INPUT[23]
REGB_IN[24] => 32BitRegister:inst2.INPUT[24]
REGB_IN[25] => 32BitRegister:inst2.INPUT[25]
REGB_IN[26] => 32BitRegister:inst2.INPUT[26]
REGB_IN[27] => 32BitRegister:inst2.INPUT[27]
REGB_IN[28] => 32BitRegister:inst2.INPUT[28]
REGB_IN[29] => 32BitRegister:inst2.INPUT[29]
REGB_IN[30] => 32BitRegister:inst2.INPUT[30]
REGB_IN[31] => 32BitRegister:inst2.INPUT[31]
REGW_SELECTOR_OUT[0] <= CX[3].DB_MAX_OUTPUT_PORT_TYPE
REGW_SELECTOR_OUT[1] <= CX[4].DB_MAX_OUTPUT_PORT_TYPE
REGW_SELECTOR_OUT[2] <= CX[5].DB_MAX_OUTPUT_PORT_TYPE
REGW_SELECTOR_OUT[3] <= CX[6].DB_MAX_OUTPUT_PORT_TYPE
REGW_SELECTOR_OUT[4] <= CX[7].DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK_FROM_OUT[0] <= WX[0].DB_MAX_OUTPUT_PORT_TYPE
WRITE_BACK_FROM_OUT[1] <= WX[1].DB_MAX_OUTPUT_PORT_TYPE


|RVCore|DECODE_EXECUTE:inst22|74173:inst6
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|74173:inst7
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|74173:instR
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|74173:inst4
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|8BitRegister:inst8
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|8BitRegister:inst8|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|8BitRegister:inst8|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst3|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst3|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst3|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst3|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst3|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst3|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst3|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst3|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst3|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst3|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst3|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst3|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst1|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst1|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst1|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst1|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst1|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst1|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst1|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst1|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst1|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst1|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst1|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst1|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst2|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst2|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst2|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst2|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst2|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst2|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst2|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst2|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst2|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst2|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst2|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DECODE_EXECUTE:inst22|32BitRegister:inst2|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|ControlUnit:inst2
INST[0] => Mux1.IN134
INST[0] => Mux2.IN134
INST[0] => Mux3.IN134
INST[0] => Mux4.IN134
INST[0] => Mux5.IN134
INST[0] => Mux6.IN134
INST[0] => Mux7.IN134
INST[0] => Mux8.IN134
INST[0] => Mux9.IN134
INST[0] => Mux10.IN134
INST[0] => Mux11.IN134
INST[0] => Mux12.IN134
INST[0] => Mux13.IN134
INST[0] => Mux14.IN134
INST[0] => Mux15.IN134
INST[0] => Mux16.IN134
INST[0] => Mux17.IN69
INST[0] => Mux18.IN69
INST[0] => Mux19.IN69
INST[0] => Mux20.IN134
INST[0] => Mux21.IN134
INST[0] => Mux22.IN134
INST[0] => Mux23.IN134
INST[0] => Mux24.IN69
INST[0] => Mux25.IN134
INST[0] => Mux26.IN134
INST[0] => Mux27.IN69
INST[0] => Mux28.IN134
INST[0] => Mux29.IN134
INST[0] => Mux30.IN134
INST[0] => Mux31.IN134
INST[0] => Mux32.IN69
INST[0] => Mux33.IN69
INST[0] => Mux34.IN69
INST[0] => Mux35.IN134
INST[1] => Mux1.IN133
INST[1] => Mux2.IN133
INST[1] => Mux3.IN133
INST[1] => Mux4.IN133
INST[1] => Mux5.IN133
INST[1] => Mux6.IN133
INST[1] => Mux7.IN133
INST[1] => Mux8.IN133
INST[1] => Mux9.IN133
INST[1] => Mux10.IN133
INST[1] => Mux11.IN133
INST[1] => Mux12.IN133
INST[1] => Mux13.IN133
INST[1] => Mux14.IN133
INST[1] => Mux15.IN133
INST[1] => Mux16.IN133
INST[1] => Mux17.IN68
INST[1] => Mux18.IN68
INST[1] => Mux19.IN68
INST[1] => Mux20.IN133
INST[1] => Mux21.IN133
INST[1] => Mux22.IN133
INST[1] => Mux23.IN133
INST[1] => Mux24.IN68
INST[1] => Mux25.IN133
INST[1] => Mux26.IN133
INST[1] => Mux27.IN68
INST[1] => Mux28.IN133
INST[1] => Mux29.IN133
INST[1] => Mux30.IN133
INST[1] => Mux31.IN133
INST[1] => Mux32.IN68
INST[1] => Mux33.IN68
INST[1] => Mux34.IN68
INST[1] => Mux35.IN133
INST[2] => Mux1.IN132
INST[2] => Mux2.IN132
INST[2] => Mux3.IN132
INST[2] => Mux4.IN132
INST[2] => Mux5.IN132
INST[2] => Mux6.IN132
INST[2] => Mux7.IN132
INST[2] => Mux8.IN132
INST[2] => Mux9.IN132
INST[2] => Mux10.IN132
INST[2] => Mux11.IN132
INST[2] => Mux12.IN132
INST[2] => Mux13.IN132
INST[2] => Mux14.IN132
INST[2] => Mux15.IN132
INST[2] => Mux16.IN132
INST[2] => Mux17.IN67
INST[2] => Mux18.IN67
INST[2] => Mux19.IN67
INST[2] => Mux20.IN132
INST[2] => Mux21.IN132
INST[2] => Mux22.IN132
INST[2] => Mux23.IN132
INST[2] => Mux24.IN67
INST[2] => Mux25.IN132
INST[2] => Mux26.IN132
INST[2] => Mux27.IN67
INST[2] => Mux28.IN132
INST[2] => Mux29.IN132
INST[2] => Mux30.IN132
INST[2] => Mux31.IN132
INST[2] => Mux32.IN67
INST[2] => Mux33.IN67
INST[2] => Mux34.IN67
INST[2] => Mux35.IN132
INST[3] => Mux1.IN131
INST[3] => Mux2.IN131
INST[3] => Mux3.IN131
INST[3] => Mux4.IN131
INST[3] => Mux5.IN131
INST[3] => Mux6.IN131
INST[3] => Mux7.IN131
INST[3] => Mux8.IN131
INST[3] => Mux9.IN131
INST[3] => Mux10.IN131
INST[3] => Mux11.IN131
INST[3] => Mux12.IN131
INST[3] => Mux13.IN131
INST[3] => Mux14.IN131
INST[3] => Mux15.IN131
INST[3] => Mux16.IN131
INST[3] => Mux17.IN66
INST[3] => Mux18.IN66
INST[3] => Mux19.IN66
INST[3] => Mux20.IN131
INST[3] => Mux21.IN131
INST[3] => Mux22.IN131
INST[3] => Mux23.IN131
INST[3] => Mux25.IN131
INST[3] => Mux26.IN131
INST[3] => Mux28.IN131
INST[3] => Mux29.IN131
INST[3] => Mux30.IN131
INST[3] => Mux31.IN131
INST[3] => Mux32.IN66
INST[3] => Mux33.IN66
INST[3] => Mux34.IN66
INST[3] => Mux35.IN131
INST[4] => Mux1.IN130
INST[4] => Mux2.IN130
INST[4] => Mux3.IN130
INST[4] => Mux4.IN130
INST[4] => Mux5.IN130
INST[4] => Mux6.IN130
INST[4] => Mux7.IN130
INST[4] => Mux8.IN130
INST[4] => Mux9.IN130
INST[4] => Mux10.IN130
INST[4] => Mux11.IN130
INST[4] => Mux12.IN130
INST[4] => Mux13.IN130
INST[4] => Mux14.IN130
INST[4] => Mux15.IN130
INST[4] => Mux16.IN130
INST[4] => Mux17.IN65
INST[4] => Mux18.IN65
INST[4] => Mux19.IN65
INST[4] => Mux20.IN130
INST[4] => Mux21.IN130
INST[4] => Mux22.IN130
INST[4] => Mux23.IN130
INST[4] => Mux24.IN66
INST[4] => Mux25.IN130
INST[4] => Mux26.IN130
INST[4] => Mux27.IN66
INST[4] => Mux28.IN130
INST[4] => Mux29.IN130
INST[4] => Mux30.IN130
INST[4] => Mux31.IN130
INST[4] => Mux32.IN65
INST[4] => Mux33.IN65
INST[4] => Mux34.IN65
INST[4] => Mux35.IN130
INST[5] => Mux1.IN129
INST[5] => Mux2.IN129
INST[5] => Mux3.IN129
INST[5] => Mux4.IN129
INST[5] => Mux5.IN129
INST[5] => Mux6.IN129
INST[5] => Mux7.IN129
INST[5] => Mux8.IN129
INST[5] => Mux9.IN129
INST[5] => Mux10.IN129
INST[5] => Mux11.IN129
INST[5] => Mux12.IN129
INST[5] => Mux13.IN129
INST[5] => Mux14.IN129
INST[5] => Mux15.IN129
INST[5] => Mux16.IN129
INST[5] => Mux20.IN129
INST[5] => Mux21.IN129
INST[5] => Mux22.IN129
INST[5] => Mux23.IN129
INST[5] => Mux24.IN65
INST[5] => Mux25.IN129
INST[5] => Mux26.IN129
INST[5] => Mux27.IN65
INST[5] => Mux28.IN129
INST[5] => Mux29.IN129
INST[5] => Mux30.IN129
INST[5] => Mux31.IN129
INST[5] => Mux35.IN129
INST[6] => Mux1.IN128
INST[6] => Mux2.IN128
INST[6] => Mux3.IN128
INST[6] => Mux4.IN128
INST[6] => Mux5.IN128
INST[6] => Mux6.IN128
INST[6] => Mux7.IN128
INST[6] => Mux8.IN128
INST[6] => Mux9.IN128
INST[6] => Mux10.IN128
INST[6] => Mux11.IN128
INST[6] => Mux12.IN128
INST[6] => Mux13.IN128
INST[6] => Mux14.IN128
INST[6] => Mux15.IN128
INST[6] => Mux16.IN128
INST[6] => Mux17.IN64
INST[6] => Mux18.IN64
INST[6] => Mux19.IN64
INST[6] => Mux20.IN128
INST[6] => Mux21.IN128
INST[6] => Mux22.IN128
INST[6] => Mux23.IN128
INST[6] => Mux24.IN64
INST[6] => Mux25.IN128
INST[6] => Mux26.IN128
INST[6] => Mux27.IN64
INST[6] => Mux28.IN128
INST[6] => Mux29.IN128
INST[6] => Mux30.IN128
INST[6] => Mux31.IN128
INST[6] => Mux32.IN64
INST[6] => Mux33.IN64
INST[6] => Mux34.IN64
INST[6] => Mux35.IN128
INST[7] => Mux15.IN121
INST[7] => Mux15.IN122
INST[7] => Mux15.IN123
INST[7] => Mux15.IN124
INST[7] => Mux15.IN125
INST[7] => Mux15.IN126
INST[7] => Mux15.IN127
INST[8] => Mux14.IN121
INST[8] => Mux14.IN122
INST[8] => Mux14.IN123
INST[8] => Mux14.IN124
INST[8] => Mux14.IN125
INST[8] => Mux14.IN126
INST[8] => Mux14.IN127
INST[9] => Mux13.IN121
INST[9] => Mux13.IN122
INST[9] => Mux13.IN123
INST[9] => Mux13.IN124
INST[9] => Mux13.IN125
INST[9] => Mux13.IN126
INST[9] => Mux13.IN127
INST[10] => Mux12.IN121
INST[10] => Mux12.IN122
INST[10] => Mux12.IN123
INST[10] => Mux12.IN124
INST[10] => Mux12.IN125
INST[10] => Mux12.IN126
INST[10] => Mux12.IN127
INST[11] => Mux11.IN121
INST[11] => Mux11.IN122
INST[11] => Mux11.IN123
INST[11] => Mux11.IN124
INST[11] => Mux11.IN125
INST[11] => Mux11.IN126
INST[11] => Mux11.IN127
INST[12] => Mux0.IN5
INST[12] => Mux19.IN63
INST[12] => Mux22.IN127
INST[12] => Mux34.IN63
INST[13] => Mux0.IN4
INST[13] => Mux18.IN63
INST[13] => Mux21.IN127
INST[13] => Mux33.IN63
INST[14] => Mux17.IN63
INST[14] => Mux20.IN127
INST[14] => Mux32.IN63
INST[15] => Mux5.IN122
INST[15] => Mux5.IN123
INST[15] => Mux5.IN124
INST[15] => Mux5.IN125
INST[15] => Mux5.IN126
INST[15] => Mux5.IN127
INST[16] => Mux4.IN122
INST[16] => Mux4.IN123
INST[16] => Mux4.IN124
INST[16] => Mux4.IN125
INST[16] => Mux4.IN126
INST[16] => Mux4.IN127
INST[17] => Mux3.IN122
INST[17] => Mux3.IN123
INST[17] => Mux3.IN124
INST[17] => Mux3.IN125
INST[17] => Mux3.IN126
INST[17] => Mux3.IN127
INST[18] => Mux2.IN122
INST[18] => Mux2.IN123
INST[18] => Mux2.IN124
INST[18] => Mux2.IN125
INST[18] => Mux2.IN126
INST[18] => Mux2.IN127
INST[19] => Mux1.IN122
INST[19] => Mux1.IN123
INST[19] => Mux1.IN124
INST[19] => Mux1.IN125
INST[19] => Mux1.IN126
INST[19] => Mux1.IN127
INST[20] => Mux10.IN125
INST[20] => Mux10.IN126
INST[20] => Mux10.IN127
INST[21] => Mux9.IN125
INST[21] => Mux9.IN126
INST[21] => Mux9.IN127
INST[22] => Mux8.IN125
INST[22] => Mux8.IN126
INST[22] => Mux8.IN127
INST[23] => Mux7.IN125
INST[23] => Mux7.IN126
INST[23] => Mux7.IN127
INST[24] => Mux6.IN125
INST[24] => Mux6.IN126
INST[24] => Mux6.IN127
INST[25] => ~NO_FANOUT~
INST[26] => ~NO_FANOUT~
INST[27] => ~NO_FANOUT~
INST[28] => ~NO_FANOUT~
INST[29] => ~NO_FANOUT~
INST[30] => Mux0.IN3
INST[30] => Mux16.IN127
INST[31] => ~NO_FANOUT~
REGA[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
REGA[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
REGA[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
REGA[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
REGA[4] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
REGB[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
REGB[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
REGB[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
REGB[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
REGB[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
REGW[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
REGW[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
REGW[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
REGW[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
REGW[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[0] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[1] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[2] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[3] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
BRANCHOP[0] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
BRANCHOP[1] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
BRANCHOP[2] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
BRANCH <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
JUMP <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
REGWRITE <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
MEMWRITE <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
WBFROM[0] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
WBFROM[1] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
INAISREGA <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
INBISREGB <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
JUMPBASEISPC <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DATAFORMAT[0] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DATAFORMAT[1] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DATAFORMAT[2] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
HALT <= Mux35.DB_MAX_OUTPUT_PORT_TYPE


|RVCore|FETCH_DECODE:inst
INSTRUCTION_ADDRESS_OUT[0] <= 32BitRegister:inst1.OUTPUT[0]
INSTRUCTION_ADDRESS_OUT[1] <= 32BitRegister:inst1.OUTPUT[1]
INSTRUCTION_ADDRESS_OUT[2] <= 32BitRegister:inst1.OUTPUT[2]
INSTRUCTION_ADDRESS_OUT[3] <= 32BitRegister:inst1.OUTPUT[3]
INSTRUCTION_ADDRESS_OUT[4] <= 32BitRegister:inst1.OUTPUT[4]
INSTRUCTION_ADDRESS_OUT[5] <= 32BitRegister:inst1.OUTPUT[5]
INSTRUCTION_ADDRESS_OUT[6] <= 32BitRegister:inst1.OUTPUT[6]
INSTRUCTION_ADDRESS_OUT[7] <= 32BitRegister:inst1.OUTPUT[7]
INSTRUCTION_ADDRESS_OUT[8] <= 32BitRegister:inst1.OUTPUT[8]
INSTRUCTION_ADDRESS_OUT[9] <= 32BitRegister:inst1.OUTPUT[9]
INSTRUCTION_ADDRESS_OUT[10] <= 32BitRegister:inst1.OUTPUT[10]
INSTRUCTION_ADDRESS_OUT[11] <= 32BitRegister:inst1.OUTPUT[11]
INSTRUCTION_ADDRESS_OUT[12] <= 32BitRegister:inst1.OUTPUT[12]
INSTRUCTION_ADDRESS_OUT[13] <= 32BitRegister:inst1.OUTPUT[13]
INSTRUCTION_ADDRESS_OUT[14] <= 32BitRegister:inst1.OUTPUT[14]
INSTRUCTION_ADDRESS_OUT[15] <= 32BitRegister:inst1.OUTPUT[15]
INSTRUCTION_ADDRESS_OUT[16] <= 32BitRegister:inst1.OUTPUT[16]
INSTRUCTION_ADDRESS_OUT[17] <= 32BitRegister:inst1.OUTPUT[17]
INSTRUCTION_ADDRESS_OUT[18] <= 32BitRegister:inst1.OUTPUT[18]
INSTRUCTION_ADDRESS_OUT[19] <= 32BitRegister:inst1.OUTPUT[19]
INSTRUCTION_ADDRESS_OUT[20] <= 32BitRegister:inst1.OUTPUT[20]
INSTRUCTION_ADDRESS_OUT[21] <= 32BitRegister:inst1.OUTPUT[21]
INSTRUCTION_ADDRESS_OUT[22] <= 32BitRegister:inst1.OUTPUT[22]
INSTRUCTION_ADDRESS_OUT[23] <= 32BitRegister:inst1.OUTPUT[23]
INSTRUCTION_ADDRESS_OUT[24] <= 32BitRegister:inst1.OUTPUT[24]
INSTRUCTION_ADDRESS_OUT[25] <= 32BitRegister:inst1.OUTPUT[25]
INSTRUCTION_ADDRESS_OUT[26] <= 32BitRegister:inst1.OUTPUT[26]
INSTRUCTION_ADDRESS_OUT[27] <= 32BitRegister:inst1.OUTPUT[27]
INSTRUCTION_ADDRESS_OUT[28] <= 32BitRegister:inst1.OUTPUT[28]
INSTRUCTION_ADDRESS_OUT[29] <= 32BitRegister:inst1.OUTPUT[29]
INSTRUCTION_ADDRESS_OUT[30] <= 32BitRegister:inst1.OUTPUT[30]
INSTRUCTION_ADDRESS_OUT[31] <= 32BitRegister:inst1.OUTPUT[31]
CLOCK => 32BitRegister:inst1.CLOCK
CLOCK => 32BitRegister:instreg.CLOCK
INSTRUCTION_ADDRESS_IN[0] => 32BitRegister:inst1.INPUT[0]
INSTRUCTION_ADDRESS_IN[1] => 32BitRegister:inst1.INPUT[1]
INSTRUCTION_ADDRESS_IN[2] => 32BitRegister:inst1.INPUT[2]
INSTRUCTION_ADDRESS_IN[3] => 32BitRegister:inst1.INPUT[3]
INSTRUCTION_ADDRESS_IN[4] => 32BitRegister:inst1.INPUT[4]
INSTRUCTION_ADDRESS_IN[5] => 32BitRegister:inst1.INPUT[5]
INSTRUCTION_ADDRESS_IN[6] => 32BitRegister:inst1.INPUT[6]
INSTRUCTION_ADDRESS_IN[7] => 32BitRegister:inst1.INPUT[7]
INSTRUCTION_ADDRESS_IN[8] => 32BitRegister:inst1.INPUT[8]
INSTRUCTION_ADDRESS_IN[9] => 32BitRegister:inst1.INPUT[9]
INSTRUCTION_ADDRESS_IN[10] => 32BitRegister:inst1.INPUT[10]
INSTRUCTION_ADDRESS_IN[11] => 32BitRegister:inst1.INPUT[11]
INSTRUCTION_ADDRESS_IN[12] => 32BitRegister:inst1.INPUT[12]
INSTRUCTION_ADDRESS_IN[13] => 32BitRegister:inst1.INPUT[13]
INSTRUCTION_ADDRESS_IN[14] => 32BitRegister:inst1.INPUT[14]
INSTRUCTION_ADDRESS_IN[15] => 32BitRegister:inst1.INPUT[15]
INSTRUCTION_ADDRESS_IN[16] => 32BitRegister:inst1.INPUT[16]
INSTRUCTION_ADDRESS_IN[17] => 32BitRegister:inst1.INPUT[17]
INSTRUCTION_ADDRESS_IN[18] => 32BitRegister:inst1.INPUT[18]
INSTRUCTION_ADDRESS_IN[19] => 32BitRegister:inst1.INPUT[19]
INSTRUCTION_ADDRESS_IN[20] => 32BitRegister:inst1.INPUT[20]
INSTRUCTION_ADDRESS_IN[21] => 32BitRegister:inst1.INPUT[21]
INSTRUCTION_ADDRESS_IN[22] => 32BitRegister:inst1.INPUT[22]
INSTRUCTION_ADDRESS_IN[23] => 32BitRegister:inst1.INPUT[23]
INSTRUCTION_ADDRESS_IN[24] => 32BitRegister:inst1.INPUT[24]
INSTRUCTION_ADDRESS_IN[25] => 32BitRegister:inst1.INPUT[25]
INSTRUCTION_ADDRESS_IN[26] => 32BitRegister:inst1.INPUT[26]
INSTRUCTION_ADDRESS_IN[27] => 32BitRegister:inst1.INPUT[27]
INSTRUCTION_ADDRESS_IN[28] => 32BitRegister:inst1.INPUT[28]
INSTRUCTION_ADDRESS_IN[29] => 32BitRegister:inst1.INPUT[29]
INSTRUCTION_ADDRESS_IN[30] => 32BitRegister:inst1.INPUT[30]
INSTRUCTION_ADDRESS_IN[31] => 32BitRegister:inst1.INPUT[31]
INSTRUCTION_CONTROLLER[0] <= INST[0].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[1] <= INST[1].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[2] <= INST[2].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[3] <= INST[3].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[4] <= INST[4].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[5] <= INST[5].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[6] <= INST[6].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[7] <= INST[7].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[8] <= INST[8].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[9] <= INST[9].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[10] <= INST[10].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[11] <= INST[11].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[12] <= INST[12].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[13] <= INST[13].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[14] <= INST[14].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[15] <= INST[15].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[16] <= INST[16].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[17] <= INST[17].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[18] <= INST[18].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[19] <= INST[19].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[20] <= INST[20].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[21] <= INST[21].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[22] <= INST[22].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[23] <= INST[23].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[24] <= INST[24].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[25] <= INST[25].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[26] <= INST[26].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[27] <= INST[27].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[28] <= INST[28].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[29] <= INST[29].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[30] <= INST[30].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_CONTROLLER[31] <= INST[31].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IN[0] => 32BitRegister:instreg.INPUT[0]
INSTRUCTION_IN[1] => 32BitRegister:instreg.INPUT[1]
INSTRUCTION_IN[2] => 32BitRegister:instreg.INPUT[2]
INSTRUCTION_IN[3] => 32BitRegister:instreg.INPUT[3]
INSTRUCTION_IN[4] => 32BitRegister:instreg.INPUT[4]
INSTRUCTION_IN[5] => 32BitRegister:instreg.INPUT[5]
INSTRUCTION_IN[6] => 32BitRegister:instreg.INPUT[6]
INSTRUCTION_IN[7] => 32BitRegister:instreg.INPUT[7]
INSTRUCTION_IN[8] => 32BitRegister:instreg.INPUT[8]
INSTRUCTION_IN[9] => 32BitRegister:instreg.INPUT[9]
INSTRUCTION_IN[10] => 32BitRegister:instreg.INPUT[10]
INSTRUCTION_IN[11] => 32BitRegister:instreg.INPUT[11]
INSTRUCTION_IN[12] => 32BitRegister:instreg.INPUT[12]
INSTRUCTION_IN[13] => 32BitRegister:instreg.INPUT[13]
INSTRUCTION_IN[14] => 32BitRegister:instreg.INPUT[14]
INSTRUCTION_IN[15] => 32BitRegister:instreg.INPUT[15]
INSTRUCTION_IN[16] => 32BitRegister:instreg.INPUT[16]
INSTRUCTION_IN[17] => 32BitRegister:instreg.INPUT[17]
INSTRUCTION_IN[18] => 32BitRegister:instreg.INPUT[18]
INSTRUCTION_IN[19] => 32BitRegister:instreg.INPUT[19]
INSTRUCTION_IN[20] => 32BitRegister:instreg.INPUT[20]
INSTRUCTION_IN[21] => 32BitRegister:instreg.INPUT[21]
INSTRUCTION_IN[22] => 32BitRegister:instreg.INPUT[22]
INSTRUCTION_IN[23] => 32BitRegister:instreg.INPUT[23]
INSTRUCTION_IN[24] => 32BitRegister:instreg.INPUT[24]
INSTRUCTION_IN[25] => 32BitRegister:instreg.INPUT[25]
INSTRUCTION_IN[26] => 32BitRegister:instreg.INPUT[26]
INSTRUCTION_IN[27] => 32BitRegister:instreg.INPUT[27]
INSTRUCTION_IN[28] => 32BitRegister:instreg.INPUT[28]
INSTRUCTION_IN[29] => 32BitRegister:instreg.INPUT[29]
INSTRUCTION_IN[30] => 32BitRegister:instreg.INPUT[30]
INSTRUCTION_IN[31] => 32BitRegister:instreg.INPUT[31]
INSTRUCTION_IMMEDATE_GENERATOR[0] <= INST[0].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[1] <= INST[1].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[2] <= INST[2].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[3] <= INST[3].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[4] <= INST[4].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[5] <= INST[5].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[6] <= INST[6].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[7] <= INST[7].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[8] <= INST[8].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[9] <= INST[9].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[10] <= INST[10].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[11] <= INST[11].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[12] <= INST[12].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[13] <= INST[13].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[14] <= INST[14].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[15] <= INST[15].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[16] <= INST[16].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[17] <= INST[17].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[18] <= INST[18].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[19] <= INST[19].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[20] <= INST[20].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[21] <= INST[21].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[22] <= INST[22].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[23] <= INST[23].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[24] <= INST[24].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[25] <= INST[25].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[26] <= INST[26].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[27] <= INST[27].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[28] <= INST[28].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[29] <= INST[29].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[30] <= INST[30].DB_MAX_OUTPUT_PORT_TYPE
INSTRUCTION_IMMEDATE_GENERATOR[31] <= INST[31].DB_MAX_OUTPUT_PORT_TYPE


|RVCore|FETCH_DECODE:inst|32BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|FETCH_DECODE:inst|32BitRegister:inst1|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|FETCH_DECODE:inst|32BitRegister:inst1|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:inst1|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:inst1|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|FETCH_DECODE:inst|32BitRegister:inst1|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:inst1|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:inst1|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|FETCH_DECODE:inst|32BitRegister:inst1|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:inst1|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:inst1|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|FETCH_DECODE:inst|32BitRegister:inst1|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:inst1|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:instreg
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|FETCH_DECODE:inst|32BitRegister:instreg|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|DBGBeater:inst6
T1 <= inst.DB_MAX_OUTPUT_PORT_TYPE
NEXT => inst.ACLR
NEXT => inst6.ACLR
NEXT => inst5.ACLR
NEXT => inst4.ACLR
NEXT => inst3.ACLR
NEXT => inst2.ACLR
NEXT => inst1.ACLR
SYSTEM_CLOCK => inst7.IN0
T2 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
T3 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
T4 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
T5 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
T6 <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|RVCore|ProgramCounter:PC
NEXT_INST_ADDR[0] <= 32BitRegister:PC_REG.OUTPUT[0]
NEXT_INST_ADDR[1] <= 32BitRegister:PC_REG.OUTPUT[1]
NEXT_INST_ADDR[2] <= 32BitRegister:PC_REG.OUTPUT[2]
NEXT_INST_ADDR[3] <= 32BitRegister:PC_REG.OUTPUT[3]
NEXT_INST_ADDR[4] <= 32BitRegister:PC_REG.OUTPUT[4]
NEXT_INST_ADDR[5] <= 32BitRegister:PC_REG.OUTPUT[5]
NEXT_INST_ADDR[6] <= 32BitRegister:PC_REG.OUTPUT[6]
NEXT_INST_ADDR[7] <= 32BitRegister:PC_REG.OUTPUT[7]
NEXT_INST_ADDR[8] <= 32BitRegister:PC_REG.OUTPUT[8]
NEXT_INST_ADDR[9] <= 32BitRegister:PC_REG.OUTPUT[9]
NEXT_INST_ADDR[10] <= 32BitRegister:PC_REG.OUTPUT[10]
NEXT_INST_ADDR[11] <= 32BitRegister:PC_REG.OUTPUT[11]
NEXT_INST_ADDR[12] <= 32BitRegister:PC_REG.OUTPUT[12]
NEXT_INST_ADDR[13] <= 32BitRegister:PC_REG.OUTPUT[13]
NEXT_INST_ADDR[14] <= 32BitRegister:PC_REG.OUTPUT[14]
NEXT_INST_ADDR[15] <= 32BitRegister:PC_REG.OUTPUT[15]
NEXT_INST_ADDR[16] <= 32BitRegister:PC_REG.OUTPUT[16]
NEXT_INST_ADDR[17] <= 32BitRegister:PC_REG.OUTPUT[17]
NEXT_INST_ADDR[18] <= 32BitRegister:PC_REG.OUTPUT[18]
NEXT_INST_ADDR[19] <= 32BitRegister:PC_REG.OUTPUT[19]
NEXT_INST_ADDR[20] <= 32BitRegister:PC_REG.OUTPUT[20]
NEXT_INST_ADDR[21] <= 32BitRegister:PC_REG.OUTPUT[21]
NEXT_INST_ADDR[22] <= 32BitRegister:PC_REG.OUTPUT[22]
NEXT_INST_ADDR[23] <= 32BitRegister:PC_REG.OUTPUT[23]
NEXT_INST_ADDR[24] <= 32BitRegister:PC_REG.OUTPUT[24]
NEXT_INST_ADDR[25] <= 32BitRegister:PC_REG.OUTPUT[25]
NEXT_INST_ADDR[26] <= 32BitRegister:PC_REG.OUTPUT[26]
NEXT_INST_ADDR[27] <= 32BitRegister:PC_REG.OUTPUT[27]
NEXT_INST_ADDR[28] <= 32BitRegister:PC_REG.OUTPUT[28]
NEXT_INST_ADDR[29] <= 32BitRegister:PC_REG.OUTPUT[29]
NEXT_INST_ADDR[30] <= 32BitRegister:PC_REG.OUTPUT[30]
NEXT_INST_ADDR[31] <= 32BitRegister:PC_REG.OUTPUT[31]
CLOCK => 32BitRegister:PC_REG.CLOCK
SWITCHER_JMP => Mux32:inst.SWITCHER
INPUT_FROM_JUMP[0] => Mux32:inst.INPUT_A[0]
INPUT_FROM_JUMP[1] => Mux32:inst.INPUT_A[1]
INPUT_FROM_JUMP[2] => Mux32:inst.INPUT_A[2]
INPUT_FROM_JUMP[3] => Mux32:inst.INPUT_A[3]
INPUT_FROM_JUMP[4] => Mux32:inst.INPUT_A[4]
INPUT_FROM_JUMP[5] => Mux32:inst.INPUT_A[5]
INPUT_FROM_JUMP[6] => Mux32:inst.INPUT_A[6]
INPUT_FROM_JUMP[7] => Mux32:inst.INPUT_A[7]
INPUT_FROM_JUMP[8] => Mux32:inst.INPUT_A[8]
INPUT_FROM_JUMP[9] => Mux32:inst.INPUT_A[9]
INPUT_FROM_JUMP[10] => Mux32:inst.INPUT_A[10]
INPUT_FROM_JUMP[11] => Mux32:inst.INPUT_A[11]
INPUT_FROM_JUMP[12] => Mux32:inst.INPUT_A[12]
INPUT_FROM_JUMP[13] => Mux32:inst.INPUT_A[13]
INPUT_FROM_JUMP[14] => Mux32:inst.INPUT_A[14]
INPUT_FROM_JUMP[15] => Mux32:inst.INPUT_A[15]
INPUT_FROM_JUMP[16] => Mux32:inst.INPUT_A[16]
INPUT_FROM_JUMP[17] => Mux32:inst.INPUT_A[17]
INPUT_FROM_JUMP[18] => Mux32:inst.INPUT_A[18]
INPUT_FROM_JUMP[19] => Mux32:inst.INPUT_A[19]
INPUT_FROM_JUMP[20] => Mux32:inst.INPUT_A[20]
INPUT_FROM_JUMP[21] => Mux32:inst.INPUT_A[21]
INPUT_FROM_JUMP[22] => Mux32:inst.INPUT_A[22]
INPUT_FROM_JUMP[23] => Mux32:inst.INPUT_A[23]
INPUT_FROM_JUMP[24] => Mux32:inst.INPUT_A[24]
INPUT_FROM_JUMP[25] => Mux32:inst.INPUT_A[25]
INPUT_FROM_JUMP[26] => Mux32:inst.INPUT_A[26]
INPUT_FROM_JUMP[27] => Mux32:inst.INPUT_A[27]
INPUT_FROM_JUMP[28] => Mux32:inst.INPUT_A[28]
INPUT_FROM_JUMP[29] => Mux32:inst.INPUT_A[29]
INPUT_FROM_JUMP[30] => Mux32:inst.INPUT_A[30]
INPUT_FROM_JUMP[31] => Mux32:inst.INPUT_A[31]
INPUT_FROM_ADDER[0] => Mux32:inst.INPUT_B[0]
INPUT_FROM_ADDER[1] => Mux32:inst.INPUT_B[1]
INPUT_FROM_ADDER[2] => Mux32:inst.INPUT_B[2]
INPUT_FROM_ADDER[3] => Mux32:inst.INPUT_B[3]
INPUT_FROM_ADDER[4] => Mux32:inst.INPUT_B[4]
INPUT_FROM_ADDER[5] => Mux32:inst.INPUT_B[5]
INPUT_FROM_ADDER[6] => Mux32:inst.INPUT_B[6]
INPUT_FROM_ADDER[7] => Mux32:inst.INPUT_B[7]
INPUT_FROM_ADDER[8] => Mux32:inst.INPUT_B[8]
INPUT_FROM_ADDER[9] => Mux32:inst.INPUT_B[9]
INPUT_FROM_ADDER[10] => Mux32:inst.INPUT_B[10]
INPUT_FROM_ADDER[11] => Mux32:inst.INPUT_B[11]
INPUT_FROM_ADDER[12] => Mux32:inst.INPUT_B[12]
INPUT_FROM_ADDER[13] => Mux32:inst.INPUT_B[13]
INPUT_FROM_ADDER[14] => Mux32:inst.INPUT_B[14]
INPUT_FROM_ADDER[15] => Mux32:inst.INPUT_B[15]
INPUT_FROM_ADDER[16] => Mux32:inst.INPUT_B[16]
INPUT_FROM_ADDER[17] => Mux32:inst.INPUT_B[17]
INPUT_FROM_ADDER[18] => Mux32:inst.INPUT_B[18]
INPUT_FROM_ADDER[19] => Mux32:inst.INPUT_B[19]
INPUT_FROM_ADDER[20] => Mux32:inst.INPUT_B[20]
INPUT_FROM_ADDER[21] => Mux32:inst.INPUT_B[21]
INPUT_FROM_ADDER[22] => Mux32:inst.INPUT_B[22]
INPUT_FROM_ADDER[23] => Mux32:inst.INPUT_B[23]
INPUT_FROM_ADDER[24] => Mux32:inst.INPUT_B[24]
INPUT_FROM_ADDER[25] => Mux32:inst.INPUT_B[25]
INPUT_FROM_ADDER[26] => Mux32:inst.INPUT_B[26]
INPUT_FROM_ADDER[27] => Mux32:inst.INPUT_B[27]
INPUT_FROM_ADDER[28] => Mux32:inst.INPUT_B[28]
INPUT_FROM_ADDER[29] => Mux32:inst.INPUT_B[29]
INPUT_FROM_ADDER[30] => Mux32:inst.INPUT_B[30]
INPUT_FROM_ADDER[31] => Mux32:inst.INPUT_B[31]


|RVCore|ProgramCounter:PC|32BitRegister:PC_REG
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|ProgramCounter:PC|32BitRegister:PC_REG|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|ProgramCounter:PC|32BitRegister:PC_REG|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|ProgramCounter:PC|32BitRegister:PC_REG|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|ProgramCounter:PC|32BitRegister:PC_REG|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|ProgramCounter:PC|32BitRegister:PC_REG|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|ProgramCounter:PC|32BitRegister:PC_REG|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|ProgramCounter:PC|32BitRegister:PC_REG|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|ProgramCounter:PC|32BitRegister:PC_REG|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|ProgramCounter:PC|32BitRegister:PC_REG|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|ProgramCounter:PC|32BitRegister:PC_REG|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|ProgramCounter:PC|32BitRegister:PC_REG|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|ProgramCounter:PC|32BitRegister:PC_REG|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|ProgramCounter:PC|Mux32:inst
OUTPUT[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst3[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst3[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst3[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst3[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst3[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst3[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst3[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst3[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst3[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst3[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst3[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst3[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst3[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst3[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst3[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst3[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst3[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst3[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst3[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst3[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst3[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst3[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst3[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst3[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst3[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst3[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst3[31].DB_MAX_OUTPUT_PORT_TYPE
SWITCHER => inst2.IN0
SWITCHER => inst[31].IN1
SWITCHER => inst[30].IN1
SWITCHER => inst[29].IN1
SWITCHER => inst[28].IN1
SWITCHER => inst[27].IN1
SWITCHER => inst[26].IN1
SWITCHER => inst[25].IN1
SWITCHER => inst[24].IN1
SWITCHER => inst[23].IN1
SWITCHER => inst[22].IN1
SWITCHER => inst[21].IN1
SWITCHER => inst[20].IN1
SWITCHER => inst[19].IN1
SWITCHER => inst[18].IN1
SWITCHER => inst[17].IN1
SWITCHER => inst[16].IN1
SWITCHER => inst[15].IN1
SWITCHER => inst[14].IN1
SWITCHER => inst[13].IN1
SWITCHER => inst[12].IN1
SWITCHER => inst[11].IN1
SWITCHER => inst[10].IN1
SWITCHER => inst[9].IN1
SWITCHER => inst[8].IN1
SWITCHER => inst[7].IN1
SWITCHER => inst[6].IN1
SWITCHER => inst[5].IN1
SWITCHER => inst[4].IN1
SWITCHER => inst[3].IN1
SWITCHER => inst[2].IN1
SWITCHER => inst[1].IN1
SWITCHER => inst[0].IN1
INPUT_B[0] => inst1[0].IN1
INPUT_B[1] => inst1[1].IN1
INPUT_B[2] => inst1[2].IN1
INPUT_B[3] => inst1[3].IN1
INPUT_B[4] => inst1[4].IN1
INPUT_B[5] => inst1[5].IN1
INPUT_B[6] => inst1[6].IN1
INPUT_B[7] => inst1[7].IN1
INPUT_B[8] => inst1[8].IN1
INPUT_B[9] => inst1[9].IN1
INPUT_B[10] => inst1[10].IN1
INPUT_B[11] => inst1[11].IN1
INPUT_B[12] => inst1[12].IN1
INPUT_B[13] => inst1[13].IN1
INPUT_B[14] => inst1[14].IN1
INPUT_B[15] => inst1[15].IN1
INPUT_B[16] => inst1[16].IN1
INPUT_B[17] => inst1[17].IN1
INPUT_B[18] => inst1[18].IN1
INPUT_B[19] => inst1[19].IN1
INPUT_B[20] => inst1[20].IN1
INPUT_B[21] => inst1[21].IN1
INPUT_B[22] => inst1[22].IN1
INPUT_B[23] => inst1[23].IN1
INPUT_B[24] => inst1[24].IN1
INPUT_B[25] => inst1[25].IN1
INPUT_B[26] => inst1[26].IN1
INPUT_B[27] => inst1[27].IN1
INPUT_B[28] => inst1[28].IN1
INPUT_B[29] => inst1[29].IN1
INPUT_B[30] => inst1[30].IN1
INPUT_B[31] => inst1[31].IN1
INPUT_A[0] => inst[0].IN0
INPUT_A[1] => inst[1].IN0
INPUT_A[2] => inst[2].IN0
INPUT_A[3] => inst[3].IN0
INPUT_A[4] => inst[4].IN0
INPUT_A[5] => inst[5].IN0
INPUT_A[6] => inst[6].IN0
INPUT_A[7] => inst[7].IN0
INPUT_A[8] => inst[8].IN0
INPUT_A[9] => inst[9].IN0
INPUT_A[10] => inst[10].IN0
INPUT_A[11] => inst[11].IN0
INPUT_A[12] => inst[12].IN0
INPUT_A[13] => inst[13].IN0
INPUT_A[14] => inst[14].IN0
INPUT_A[15] => inst[15].IN0
INPUT_A[16] => inst[16].IN0
INPUT_A[17] => inst[17].IN0
INPUT_A[18] => inst[18].IN0
INPUT_A[19] => inst[19].IN0
INPUT_A[20] => inst[20].IN0
INPUT_A[21] => inst[21].IN0
INPUT_A[22] => inst[22].IN0
INPUT_A[23] => inst[23].IN0
INPUT_A[24] => inst[24].IN0
INPUT_A[25] => inst[25].IN0
INPUT_A[26] => inst[26].IN0
INPUT_A[27] => inst[27].IN0
INPUT_A[28] => inst[28].IN0
INPUT_A[29] => inst[29].IN0
INPUT_A[30] => inst[30].IN0
INPUT_A[31] => inst[31].IN0


|RVCore|ADDER:PC_INCREASER
INPUT_A[0] => Add0.IN33
INPUT_A[1] => Add0.IN32
INPUT_A[2] => Add0.IN31
INPUT_A[3] => Add0.IN30
INPUT_A[4] => Add0.IN29
INPUT_A[5] => Add0.IN28
INPUT_A[6] => Add0.IN27
INPUT_A[7] => Add0.IN26
INPUT_A[8] => Add0.IN25
INPUT_A[9] => Add0.IN24
INPUT_A[10] => Add0.IN23
INPUT_A[11] => Add0.IN22
INPUT_A[12] => Add0.IN21
INPUT_A[13] => Add0.IN20
INPUT_A[14] => Add0.IN19
INPUT_A[15] => Add0.IN18
INPUT_A[16] => Add0.IN17
INPUT_A[17] => Add0.IN16
INPUT_A[18] => Add0.IN15
INPUT_A[19] => Add0.IN14
INPUT_A[20] => Add0.IN13
INPUT_A[21] => Add0.IN12
INPUT_A[22] => Add0.IN11
INPUT_A[23] => Add0.IN10
INPUT_A[24] => Add0.IN9
INPUT_A[25] => Add0.IN8
INPUT_A[26] => Add0.IN7
INPUT_A[27] => Add0.IN6
INPUT_A[28] => Add0.IN5
INPUT_A[29] => Add0.IN4
INPUT_A[30] => Add0.IN3
INPUT_A[31] => Add0.IN1
INPUT_A[31] => Add0.IN2
INPUT_B[0] => Add0.IN66
INPUT_B[1] => Add0.IN65
INPUT_B[2] => Add0.IN64
INPUT_B[3] => Add0.IN63
INPUT_B[4] => Add0.IN62
INPUT_B[5] => Add0.IN61
INPUT_B[6] => Add0.IN60
INPUT_B[7] => Add0.IN59
INPUT_B[8] => Add0.IN58
INPUT_B[9] => Add0.IN57
INPUT_B[10] => Add0.IN56
INPUT_B[11] => Add0.IN55
INPUT_B[12] => Add0.IN54
INPUT_B[13] => Add0.IN53
INPUT_B[14] => Add0.IN52
INPUT_B[15] => Add0.IN51
INPUT_B[16] => Add0.IN50
INPUT_B[17] => Add0.IN49
INPUT_B[18] => Add0.IN48
INPUT_B[19] => Add0.IN47
INPUT_B[20] => Add0.IN46
INPUT_B[21] => Add0.IN45
INPUT_B[22] => Add0.IN44
INPUT_B[23] => Add0.IN43
INPUT_B[24] => Add0.IN42
INPUT_B[25] => Add0.IN41
INPUT_B[26] => Add0.IN40
INPUT_B[27] => Add0.IN39
INPUT_B[28] => Add0.IN38
INPUT_B[29] => Add0.IN37
INPUT_B[30] => Add0.IN36
INPUT_B[31] => Add0.IN34
INPUT_B[31] => Add0.IN35
OUTPUT[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|RVCore|Constant4:Increasement
result[0] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[0]
result[1] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[1]
result[2] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[2]
result[3] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[3]
result[4] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[4]
result[5] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[5]
result[6] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[6]
result[7] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[7]
result[8] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[8]
result[9] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[9]
result[10] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[10]
result[11] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[11]
result[12] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[12]
result[13] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[13]
result[14] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[14]
result[15] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[15]
result[16] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[16]
result[17] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[17]
result[18] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[18]
result[19] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[19]
result[20] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[20]
result[21] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[21]
result[22] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[22]
result[23] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[23]
result[24] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[24]
result[25] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[25]
result[26] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[26]
result[27] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[27]
result[28] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[28]
result[29] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[29]
result[30] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[30]
result[31] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[31]


|RVCore|Constant4:Increasement|Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|RVCore|JumpUnit:inst15
TARGET[0] <= ADDER:inst1.OUTPUT[0]
TARGET[1] <= ADDER:inst1.OUTPUT[1]
TARGET[2] <= ADDER:inst1.OUTPUT[2]
TARGET[3] <= ADDER:inst1.OUTPUT[3]
TARGET[4] <= ADDER:inst1.OUTPUT[4]
TARGET[5] <= ADDER:inst1.OUTPUT[5]
TARGET[6] <= ADDER:inst1.OUTPUT[6]
TARGET[7] <= ADDER:inst1.OUTPUT[7]
TARGET[8] <= ADDER:inst1.OUTPUT[8]
TARGET[9] <= ADDER:inst1.OUTPUT[9]
TARGET[10] <= ADDER:inst1.OUTPUT[10]
TARGET[11] <= ADDER:inst1.OUTPUT[11]
TARGET[12] <= ADDER:inst1.OUTPUT[12]
TARGET[13] <= ADDER:inst1.OUTPUT[13]
TARGET[14] <= ADDER:inst1.OUTPUT[14]
TARGET[15] <= ADDER:inst1.OUTPUT[15]
TARGET[16] <= ADDER:inst1.OUTPUT[16]
TARGET[17] <= ADDER:inst1.OUTPUT[17]
TARGET[18] <= ADDER:inst1.OUTPUT[18]
TARGET[19] <= ADDER:inst1.OUTPUT[19]
TARGET[20] <= ADDER:inst1.OUTPUT[20]
TARGET[21] <= ADDER:inst1.OUTPUT[21]
TARGET[22] <= ADDER:inst1.OUTPUT[22]
TARGET[23] <= ADDER:inst1.OUTPUT[23]
TARGET[24] <= ADDER:inst1.OUTPUT[24]
TARGET[25] <= ADDER:inst1.OUTPUT[25]
TARGET[26] <= ADDER:inst1.OUTPUT[26]
TARGET[27] <= ADDER:inst1.OUTPUT[27]
TARGET[28] <= ADDER:inst1.OUTPUT[28]
TARGET[29] <= ADDER:inst1.OUTPUT[29]
TARGET[30] <= ADDER:inst1.OUTPUT[30]
TARGET[31] <= ADDER:inst1.OUTPUT[31]
IMMEDATE[0] => ADDER:inst1.INPUT_A[0]
IMMEDATE[1] => ADDER:inst1.INPUT_A[1]
IMMEDATE[2] => ADDER:inst1.INPUT_A[2]
IMMEDATE[3] => ADDER:inst1.INPUT_A[3]
IMMEDATE[4] => ADDER:inst1.INPUT_A[4]
IMMEDATE[5] => ADDER:inst1.INPUT_A[5]
IMMEDATE[6] => ADDER:inst1.INPUT_A[6]
IMMEDATE[7] => ADDER:inst1.INPUT_A[7]
IMMEDATE[8] => ADDER:inst1.INPUT_A[8]
IMMEDATE[9] => ADDER:inst1.INPUT_A[9]
IMMEDATE[10] => ADDER:inst1.INPUT_A[10]
IMMEDATE[11] => ADDER:inst1.INPUT_A[11]
IMMEDATE[12] => ADDER:inst1.INPUT_A[12]
IMMEDATE[13] => ADDER:inst1.INPUT_A[13]
IMMEDATE[14] => ADDER:inst1.INPUT_A[14]
IMMEDATE[15] => ADDER:inst1.INPUT_A[15]
IMMEDATE[16] => ADDER:inst1.INPUT_A[16]
IMMEDATE[17] => ADDER:inst1.INPUT_A[17]
IMMEDATE[18] => ADDER:inst1.INPUT_A[18]
IMMEDATE[19] => ADDER:inst1.INPUT_A[19]
IMMEDATE[20] => ADDER:inst1.INPUT_A[20]
IMMEDATE[21] => ADDER:inst1.INPUT_A[21]
IMMEDATE[22] => ADDER:inst1.INPUT_A[22]
IMMEDATE[23] => ADDER:inst1.INPUT_A[23]
IMMEDATE[24] => ADDER:inst1.INPUT_A[24]
IMMEDATE[25] => ADDER:inst1.INPUT_A[25]
IMMEDATE[26] => ADDER:inst1.INPUT_A[26]
IMMEDATE[27] => ADDER:inst1.INPUT_A[27]
IMMEDATE[28] => ADDER:inst1.INPUT_A[28]
IMMEDATE[29] => ADDER:inst1.INPUT_A[29]
IMMEDATE[30] => ADDER:inst1.INPUT_A[30]
IMMEDATE[31] => ADDER:inst1.INPUT_A[31]
BASE_IS_PC => Mux32:inst.SWITCHER
PC[0] => Mux32:inst.INPUT_A[0]
PC[1] => Mux32:inst.INPUT_A[1]
PC[2] => Mux32:inst.INPUT_A[2]
PC[3] => Mux32:inst.INPUT_A[3]
PC[4] => Mux32:inst.INPUT_A[4]
PC[5] => Mux32:inst.INPUT_A[5]
PC[6] => Mux32:inst.INPUT_A[6]
PC[7] => Mux32:inst.INPUT_A[7]
PC[8] => Mux32:inst.INPUT_A[8]
PC[9] => Mux32:inst.INPUT_A[9]
PC[10] => Mux32:inst.INPUT_A[10]
PC[11] => Mux32:inst.INPUT_A[11]
PC[12] => Mux32:inst.INPUT_A[12]
PC[13] => Mux32:inst.INPUT_A[13]
PC[14] => Mux32:inst.INPUT_A[14]
PC[15] => Mux32:inst.INPUT_A[15]
PC[16] => Mux32:inst.INPUT_A[16]
PC[17] => Mux32:inst.INPUT_A[17]
PC[18] => Mux32:inst.INPUT_A[18]
PC[19] => Mux32:inst.INPUT_A[19]
PC[20] => Mux32:inst.INPUT_A[20]
PC[21] => Mux32:inst.INPUT_A[21]
PC[22] => Mux32:inst.INPUT_A[22]
PC[23] => Mux32:inst.INPUT_A[23]
PC[24] => Mux32:inst.INPUT_A[24]
PC[25] => Mux32:inst.INPUT_A[25]
PC[26] => Mux32:inst.INPUT_A[26]
PC[27] => Mux32:inst.INPUT_A[27]
PC[28] => Mux32:inst.INPUT_A[28]
PC[29] => Mux32:inst.INPUT_A[29]
PC[30] => Mux32:inst.INPUT_A[30]
PC[31] => Mux32:inst.INPUT_A[31]
REGDATA[0] => Mux32:inst.INPUT_B[0]
REGDATA[1] => Mux32:inst.INPUT_B[1]
REGDATA[2] => Mux32:inst.INPUT_B[2]
REGDATA[3] => Mux32:inst.INPUT_B[3]
REGDATA[4] => Mux32:inst.INPUT_B[4]
REGDATA[5] => Mux32:inst.INPUT_B[5]
REGDATA[6] => Mux32:inst.INPUT_B[6]
REGDATA[7] => Mux32:inst.INPUT_B[7]
REGDATA[8] => Mux32:inst.INPUT_B[8]
REGDATA[9] => Mux32:inst.INPUT_B[9]
REGDATA[10] => Mux32:inst.INPUT_B[10]
REGDATA[11] => Mux32:inst.INPUT_B[11]
REGDATA[12] => Mux32:inst.INPUT_B[12]
REGDATA[13] => Mux32:inst.INPUT_B[13]
REGDATA[14] => Mux32:inst.INPUT_B[14]
REGDATA[15] => Mux32:inst.INPUT_B[15]
REGDATA[16] => Mux32:inst.INPUT_B[16]
REGDATA[17] => Mux32:inst.INPUT_B[17]
REGDATA[18] => Mux32:inst.INPUT_B[18]
REGDATA[19] => Mux32:inst.INPUT_B[19]
REGDATA[20] => Mux32:inst.INPUT_B[20]
REGDATA[21] => Mux32:inst.INPUT_B[21]
REGDATA[22] => Mux32:inst.INPUT_B[22]
REGDATA[23] => Mux32:inst.INPUT_B[23]
REGDATA[24] => Mux32:inst.INPUT_B[24]
REGDATA[25] => Mux32:inst.INPUT_B[25]
REGDATA[26] => Mux32:inst.INPUT_B[26]
REGDATA[27] => Mux32:inst.INPUT_B[27]
REGDATA[28] => Mux32:inst.INPUT_B[28]
REGDATA[29] => Mux32:inst.INPUT_B[29]
REGDATA[30] => Mux32:inst.INPUT_B[30]
REGDATA[31] => Mux32:inst.INPUT_B[31]


|RVCore|JumpUnit:inst15|ADDER:inst1
INPUT_A[0] => Add0.IN33
INPUT_A[1] => Add0.IN32
INPUT_A[2] => Add0.IN31
INPUT_A[3] => Add0.IN30
INPUT_A[4] => Add0.IN29
INPUT_A[5] => Add0.IN28
INPUT_A[6] => Add0.IN27
INPUT_A[7] => Add0.IN26
INPUT_A[8] => Add0.IN25
INPUT_A[9] => Add0.IN24
INPUT_A[10] => Add0.IN23
INPUT_A[11] => Add0.IN22
INPUT_A[12] => Add0.IN21
INPUT_A[13] => Add0.IN20
INPUT_A[14] => Add0.IN19
INPUT_A[15] => Add0.IN18
INPUT_A[16] => Add0.IN17
INPUT_A[17] => Add0.IN16
INPUT_A[18] => Add0.IN15
INPUT_A[19] => Add0.IN14
INPUT_A[20] => Add0.IN13
INPUT_A[21] => Add0.IN12
INPUT_A[22] => Add0.IN11
INPUT_A[23] => Add0.IN10
INPUT_A[24] => Add0.IN9
INPUT_A[25] => Add0.IN8
INPUT_A[26] => Add0.IN7
INPUT_A[27] => Add0.IN6
INPUT_A[28] => Add0.IN5
INPUT_A[29] => Add0.IN4
INPUT_A[30] => Add0.IN3
INPUT_A[31] => Add0.IN1
INPUT_A[31] => Add0.IN2
INPUT_B[0] => Add0.IN66
INPUT_B[1] => Add0.IN65
INPUT_B[2] => Add0.IN64
INPUT_B[3] => Add0.IN63
INPUT_B[4] => Add0.IN62
INPUT_B[5] => Add0.IN61
INPUT_B[6] => Add0.IN60
INPUT_B[7] => Add0.IN59
INPUT_B[8] => Add0.IN58
INPUT_B[9] => Add0.IN57
INPUT_B[10] => Add0.IN56
INPUT_B[11] => Add0.IN55
INPUT_B[12] => Add0.IN54
INPUT_B[13] => Add0.IN53
INPUT_B[14] => Add0.IN52
INPUT_B[15] => Add0.IN51
INPUT_B[16] => Add0.IN50
INPUT_B[17] => Add0.IN49
INPUT_B[18] => Add0.IN48
INPUT_B[19] => Add0.IN47
INPUT_B[20] => Add0.IN46
INPUT_B[21] => Add0.IN45
INPUT_B[22] => Add0.IN44
INPUT_B[23] => Add0.IN43
INPUT_B[24] => Add0.IN42
INPUT_B[25] => Add0.IN41
INPUT_B[26] => Add0.IN40
INPUT_B[27] => Add0.IN39
INPUT_B[28] => Add0.IN38
INPUT_B[29] => Add0.IN37
INPUT_B[30] => Add0.IN36
INPUT_B[31] => Add0.IN34
INPUT_B[31] => Add0.IN35
OUTPUT[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|RVCore|JumpUnit:inst15|Mux32:inst
OUTPUT[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst3[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst3[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst3[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst3[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst3[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst3[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst3[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst3[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst3[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst3[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst3[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst3[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst3[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst3[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst3[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst3[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst3[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst3[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst3[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst3[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst3[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst3[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst3[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst3[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst3[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst3[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst3[31].DB_MAX_OUTPUT_PORT_TYPE
SWITCHER => inst2.IN0
SWITCHER => inst[31].IN1
SWITCHER => inst[30].IN1
SWITCHER => inst[29].IN1
SWITCHER => inst[28].IN1
SWITCHER => inst[27].IN1
SWITCHER => inst[26].IN1
SWITCHER => inst[25].IN1
SWITCHER => inst[24].IN1
SWITCHER => inst[23].IN1
SWITCHER => inst[22].IN1
SWITCHER => inst[21].IN1
SWITCHER => inst[20].IN1
SWITCHER => inst[19].IN1
SWITCHER => inst[18].IN1
SWITCHER => inst[17].IN1
SWITCHER => inst[16].IN1
SWITCHER => inst[15].IN1
SWITCHER => inst[14].IN1
SWITCHER => inst[13].IN1
SWITCHER => inst[12].IN1
SWITCHER => inst[11].IN1
SWITCHER => inst[10].IN1
SWITCHER => inst[9].IN1
SWITCHER => inst[8].IN1
SWITCHER => inst[7].IN1
SWITCHER => inst[6].IN1
SWITCHER => inst[5].IN1
SWITCHER => inst[4].IN1
SWITCHER => inst[3].IN1
SWITCHER => inst[2].IN1
SWITCHER => inst[1].IN1
SWITCHER => inst[0].IN1
INPUT_B[0] => inst1[0].IN1
INPUT_B[1] => inst1[1].IN1
INPUT_B[2] => inst1[2].IN1
INPUT_B[3] => inst1[3].IN1
INPUT_B[4] => inst1[4].IN1
INPUT_B[5] => inst1[5].IN1
INPUT_B[6] => inst1[6].IN1
INPUT_B[7] => inst1[7].IN1
INPUT_B[8] => inst1[8].IN1
INPUT_B[9] => inst1[9].IN1
INPUT_B[10] => inst1[10].IN1
INPUT_B[11] => inst1[11].IN1
INPUT_B[12] => inst1[12].IN1
INPUT_B[13] => inst1[13].IN1
INPUT_B[14] => inst1[14].IN1
INPUT_B[15] => inst1[15].IN1
INPUT_B[16] => inst1[16].IN1
INPUT_B[17] => inst1[17].IN1
INPUT_B[18] => inst1[18].IN1
INPUT_B[19] => inst1[19].IN1
INPUT_B[20] => inst1[20].IN1
INPUT_B[21] => inst1[21].IN1
INPUT_B[22] => inst1[22].IN1
INPUT_B[23] => inst1[23].IN1
INPUT_B[24] => inst1[24].IN1
INPUT_B[25] => inst1[25].IN1
INPUT_B[26] => inst1[26].IN1
INPUT_B[27] => inst1[27].IN1
INPUT_B[28] => inst1[28].IN1
INPUT_B[29] => inst1[29].IN1
INPUT_B[30] => inst1[30].IN1
INPUT_B[31] => inst1[31].IN1
INPUT_A[0] => inst[0].IN0
INPUT_A[1] => inst[1].IN0
INPUT_A[2] => inst[2].IN0
INPUT_A[3] => inst[3].IN0
INPUT_A[4] => inst[4].IN0
INPUT_A[5] => inst[5].IN0
INPUT_A[6] => inst[6].IN0
INPUT_A[7] => inst[7].IN0
INPUT_A[8] => inst[8].IN0
INPUT_A[9] => inst[9].IN0
INPUT_A[10] => inst[10].IN0
INPUT_A[11] => inst[11].IN0
INPUT_A[12] => inst[12].IN0
INPUT_A[13] => inst[13].IN0
INPUT_A[14] => inst[14].IN0
INPUT_A[15] => inst[15].IN0
INPUT_A[16] => inst[16].IN0
INPUT_A[17] => inst[17].IN0
INPUT_A[18] => inst[18].IN0
INPUT_A[19] => inst[19].IN0
INPUT_A[20] => inst[20].IN0
INPUT_A[21] => inst[21].IN0
INPUT_A[22] => inst[22].IN0
INPUT_A[23] => inst[23].IN0
INPUT_A[24] => inst[24].IN0
INPUT_A[25] => inst[25].IN0
INPUT_A[26] => inst[26].IN0
INPUT_A[27] => inst[27].IN0
INPUT_A[28] => inst[28].IN0
INPUT_A[29] => inst[29].IN0
INPUT_A[30] => inst[30].IN0
INPUT_A[31] => inst[31].IN0


|RVCore|ROMBlock:Program
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|RVCore|ROMBlock:Program|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b6u3:auto_generated.address_a[0]
address_a[1] => altsyncram_b6u3:auto_generated.address_a[1]
address_a[2] => altsyncram_b6u3:auto_generated.address_a[2]
address_a[3] => altsyncram_b6u3:auto_generated.address_a[3]
address_a[4] => altsyncram_b6u3:auto_generated.address_a[4]
address_a[5] => altsyncram_b6u3:auto_generated.address_a[5]
address_a[6] => altsyncram_b6u3:auto_generated.address_a[6]
address_a[7] => altsyncram_b6u3:auto_generated.address_a[7]
address_a[8] => altsyncram_b6u3:auto_generated.address_a[8]
address_a[9] => altsyncram_b6u3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b6u3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b6u3:auto_generated.q_a[0]
q_a[1] <= altsyncram_b6u3:auto_generated.q_a[1]
q_a[2] <= altsyncram_b6u3:auto_generated.q_a[2]
q_a[3] <= altsyncram_b6u3:auto_generated.q_a[3]
q_a[4] <= altsyncram_b6u3:auto_generated.q_a[4]
q_a[5] <= altsyncram_b6u3:auto_generated.q_a[5]
q_a[6] <= altsyncram_b6u3:auto_generated.q_a[6]
q_a[7] <= altsyncram_b6u3:auto_generated.q_a[7]
q_a[8] <= altsyncram_b6u3:auto_generated.q_a[8]
q_a[9] <= altsyncram_b6u3:auto_generated.q_a[9]
q_a[10] <= altsyncram_b6u3:auto_generated.q_a[10]
q_a[11] <= altsyncram_b6u3:auto_generated.q_a[11]
q_a[12] <= altsyncram_b6u3:auto_generated.q_a[12]
q_a[13] <= altsyncram_b6u3:auto_generated.q_a[13]
q_a[14] <= altsyncram_b6u3:auto_generated.q_a[14]
q_a[15] <= altsyncram_b6u3:auto_generated.q_a[15]
q_a[16] <= altsyncram_b6u3:auto_generated.q_a[16]
q_a[17] <= altsyncram_b6u3:auto_generated.q_a[17]
q_a[18] <= altsyncram_b6u3:auto_generated.q_a[18]
q_a[19] <= altsyncram_b6u3:auto_generated.q_a[19]
q_a[20] <= altsyncram_b6u3:auto_generated.q_a[20]
q_a[21] <= altsyncram_b6u3:auto_generated.q_a[21]
q_a[22] <= altsyncram_b6u3:auto_generated.q_a[22]
q_a[23] <= altsyncram_b6u3:auto_generated.q_a[23]
q_a[24] <= altsyncram_b6u3:auto_generated.q_a[24]
q_a[25] <= altsyncram_b6u3:auto_generated.q_a[25]
q_a[26] <= altsyncram_b6u3:auto_generated.q_a[26]
q_a[27] <= altsyncram_b6u3:auto_generated.q_a[27]
q_a[28] <= altsyncram_b6u3:auto_generated.q_a[28]
q_a[29] <= altsyncram_b6u3:auto_generated.q_a[29]
q_a[30] <= altsyncram_b6u3:auto_generated.q_a[30]
q_a[31] <= altsyncram_b6u3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RVCore|ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated
address_a[0] => altsyncram_onu2:altsyncram1.address_a[0]
address_a[1] => altsyncram_onu2:altsyncram1.address_a[1]
address_a[2] => altsyncram_onu2:altsyncram1.address_a[2]
address_a[3] => altsyncram_onu2:altsyncram1.address_a[3]
address_a[4] => altsyncram_onu2:altsyncram1.address_a[4]
address_a[5] => altsyncram_onu2:altsyncram1.address_a[5]
address_a[6] => altsyncram_onu2:altsyncram1.address_a[6]
address_a[7] => altsyncram_onu2:altsyncram1.address_a[7]
address_a[8] => altsyncram_onu2:altsyncram1.address_a[8]
address_a[9] => altsyncram_onu2:altsyncram1.address_a[9]
clock0 => altsyncram_onu2:altsyncram1.clock0
q_a[0] <= altsyncram_onu2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_onu2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_onu2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_onu2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_onu2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_onu2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_onu2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_onu2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_onu2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_onu2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_onu2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_onu2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_onu2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_onu2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_onu2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_onu2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_onu2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_onu2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_onu2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_onu2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_onu2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_onu2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_onu2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_onu2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_onu2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_onu2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_onu2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_onu2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_onu2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_onu2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_onu2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_onu2:altsyncram1.q_a[31]


|RVCore|ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|altsyncram_onu2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|RVCore|ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|RVCore|ROMBlock:Program|altsyncram:altsyncram_component|altsyncram_b6u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|RVCore|IMMED:inst4
INSTRUCTION[0] => Mux12.IN129
INSTRUCTION[0] => Mux13.IN129
INSTRUCTION[0] => Mux14.IN129
INSTRUCTION[0] => Mux15.IN129
INSTRUCTION[0] => Mux16.IN129
INSTRUCTION[0] => Mux17.IN129
INSTRUCTION[0] => Mux18.IN129
INSTRUCTION[0] => Mux19.IN129
INSTRUCTION[0] => Mux20.IN129
INSTRUCTION[0] => Mux21.IN129
INSTRUCTION[0] => Mux22.IN129
INSTRUCTION[0] => Mux23.IN129
INSTRUCTION[0] => Mux24.IN129
INSTRUCTION[0] => Mux25.IN129
INSTRUCTION[0] => Mux26.IN129
INSTRUCTION[0] => Mux27.IN129
INSTRUCTION[0] => Mux28.IN129
INSTRUCTION[0] => Mux29.IN129
INSTRUCTION[0] => Mux30.IN129
INSTRUCTION[0] => Mux31.IN129
INSTRUCTION[0] => Mux32.IN129
INSTRUCTION[0] => Mux33.IN129
INSTRUCTION[0] => Mux34.IN129
INSTRUCTION[0] => Mux35.IN129
INSTRUCTION[0] => Mux36.IN129
INSTRUCTION[0] => Mux37.IN129
INSTRUCTION[0] => Mux38.IN129
INSTRUCTION[0] => Mux39.IN129
INSTRUCTION[0] => Mux40.IN129
INSTRUCTION[0] => Mux41.IN129
INSTRUCTION[0] => Mux42.IN129
INSTRUCTION[0] => Mux43.IN129
INSTRUCTION[0] => Mux44.IN134
INSTRUCTION[0] => Mux45.IN134
INSTRUCTION[0] => Mux46.IN134
INSTRUCTION[0] => Mux47.IN134
INSTRUCTION[0] => Mux48.IN134
INSTRUCTION[0] => Mux49.IN134
INSTRUCTION[0] => Mux50.IN134
INSTRUCTION[0] => Mux51.IN134
INSTRUCTION[0] => Mux52.IN134
INSTRUCTION[0] => Mux53.IN134
INSTRUCTION[0] => Mux54.IN134
INSTRUCTION[0] => Mux55.IN134
INSTRUCTION[0] => Mux56.IN134
INSTRUCTION[0] => Mux57.IN134
INSTRUCTION[0] => Mux58.IN134
INSTRUCTION[0] => Mux61.IN134
INSTRUCTION[0] => Mux62.IN134
INSTRUCTION[0] => Mux64.IN134
INSTRUCTION[0] => Mux66.IN134
INSTRUCTION[0] => Mux68.IN134
INSTRUCTION[0] => Mux70.IN134
INSTRUCTION[0] => Mux72.IN134
INSTRUCTION[0] => Mux74.IN134
INSTRUCTION[0] => Mux76.IN134
INSTRUCTION[0] => Mux78.IN134
INSTRUCTION[0] => Mux80.IN134
INSTRUCTION[0] => Mux82.IN134
INSTRUCTION[0] => Mux84.IN134
INSTRUCTION[0] => Mux85.IN134
INSTRUCTION[0] => Mux86.IN134
INSTRUCTION[0] => Mux87.IN134
INSTRUCTION[0] => Mux88.IN134
INSTRUCTION[0] => Mux89.IN134
INSTRUCTION[0] => Mux90.IN134
INSTRUCTION[0] => Mux91.IN134
INSTRUCTION[0] => Mux92.IN134
INSTRUCTION[0] => Mux93.IN134
INSTRUCTION[0] => Mux94.IN134
INSTRUCTION[0] => Mux95.IN134
INSTRUCTION[0] => Mux96.IN134
INSTRUCTION[0] => Mux97.IN134
INSTRUCTION[0] => Mux98.IN134
INSTRUCTION[0] => Mux99.IN134
INSTRUCTION[0] => Mux100.IN134
INSTRUCTION[0] => Mux101.IN134
INSTRUCTION[0] => Mux102.IN134
INSTRUCTION[0] => Mux103.IN134
INSTRUCTION[0] => Mux104.IN134
INSTRUCTION[1] => Mux12.IN128
INSTRUCTION[1] => Mux13.IN128
INSTRUCTION[1] => Mux14.IN128
INSTRUCTION[1] => Mux15.IN128
INSTRUCTION[1] => Mux16.IN128
INSTRUCTION[1] => Mux17.IN128
INSTRUCTION[1] => Mux18.IN128
INSTRUCTION[1] => Mux19.IN128
INSTRUCTION[1] => Mux20.IN128
INSTRUCTION[1] => Mux21.IN128
INSTRUCTION[1] => Mux22.IN128
INSTRUCTION[1] => Mux23.IN128
INSTRUCTION[1] => Mux24.IN128
INSTRUCTION[1] => Mux25.IN128
INSTRUCTION[1] => Mux26.IN128
INSTRUCTION[1] => Mux27.IN128
INSTRUCTION[1] => Mux28.IN128
INSTRUCTION[1] => Mux29.IN128
INSTRUCTION[1] => Mux30.IN128
INSTRUCTION[1] => Mux31.IN128
INSTRUCTION[1] => Mux32.IN128
INSTRUCTION[1] => Mux33.IN128
INSTRUCTION[1] => Mux34.IN128
INSTRUCTION[1] => Mux35.IN128
INSTRUCTION[1] => Mux36.IN128
INSTRUCTION[1] => Mux37.IN128
INSTRUCTION[1] => Mux38.IN128
INSTRUCTION[1] => Mux39.IN128
INSTRUCTION[1] => Mux40.IN128
INSTRUCTION[1] => Mux41.IN128
INSTRUCTION[1] => Mux42.IN128
INSTRUCTION[1] => Mux43.IN128
INSTRUCTION[1] => Mux44.IN133
INSTRUCTION[1] => Mux45.IN133
INSTRUCTION[1] => Mux46.IN133
INSTRUCTION[1] => Mux47.IN133
INSTRUCTION[1] => Mux48.IN133
INSTRUCTION[1] => Mux49.IN133
INSTRUCTION[1] => Mux50.IN133
INSTRUCTION[1] => Mux51.IN133
INSTRUCTION[1] => Mux52.IN133
INSTRUCTION[1] => Mux53.IN133
INSTRUCTION[1] => Mux54.IN133
INSTRUCTION[1] => Mux55.IN133
INSTRUCTION[1] => Mux56.IN133
INSTRUCTION[1] => Mux57.IN133
INSTRUCTION[1] => Mux58.IN133
INSTRUCTION[1] => Mux61.IN133
INSTRUCTION[1] => Mux62.IN133
INSTRUCTION[1] => Mux64.IN133
INSTRUCTION[1] => Mux66.IN133
INSTRUCTION[1] => Mux68.IN133
INSTRUCTION[1] => Mux70.IN133
INSTRUCTION[1] => Mux72.IN133
INSTRUCTION[1] => Mux74.IN133
INSTRUCTION[1] => Mux76.IN133
INSTRUCTION[1] => Mux78.IN133
INSTRUCTION[1] => Mux80.IN133
INSTRUCTION[1] => Mux82.IN133
INSTRUCTION[1] => Mux84.IN133
INSTRUCTION[1] => Mux85.IN133
INSTRUCTION[1] => Mux86.IN133
INSTRUCTION[1] => Mux87.IN133
INSTRUCTION[1] => Mux88.IN133
INSTRUCTION[1] => Mux89.IN133
INSTRUCTION[1] => Mux90.IN133
INSTRUCTION[1] => Mux91.IN133
INSTRUCTION[1] => Mux92.IN133
INSTRUCTION[1] => Mux93.IN133
INSTRUCTION[1] => Mux94.IN133
INSTRUCTION[1] => Mux95.IN133
INSTRUCTION[1] => Mux96.IN133
INSTRUCTION[1] => Mux97.IN133
INSTRUCTION[1] => Mux98.IN133
INSTRUCTION[1] => Mux99.IN133
INSTRUCTION[1] => Mux100.IN133
INSTRUCTION[1] => Mux101.IN133
INSTRUCTION[1] => Mux102.IN133
INSTRUCTION[1] => Mux103.IN133
INSTRUCTION[1] => Mux104.IN133
INSTRUCTION[2] => Mux12.IN127
INSTRUCTION[2] => Mux13.IN127
INSTRUCTION[2] => Mux14.IN127
INSTRUCTION[2] => Mux15.IN127
INSTRUCTION[2] => Mux16.IN127
INSTRUCTION[2] => Mux17.IN127
INSTRUCTION[2] => Mux18.IN127
INSTRUCTION[2] => Mux19.IN127
INSTRUCTION[2] => Mux20.IN127
INSTRUCTION[2] => Mux21.IN127
INSTRUCTION[2] => Mux22.IN127
INSTRUCTION[2] => Mux23.IN127
INSTRUCTION[2] => Mux24.IN127
INSTRUCTION[2] => Mux25.IN127
INSTRUCTION[2] => Mux26.IN127
INSTRUCTION[2] => Mux27.IN127
INSTRUCTION[2] => Mux28.IN127
INSTRUCTION[2] => Mux29.IN127
INSTRUCTION[2] => Mux30.IN127
INSTRUCTION[2] => Mux31.IN127
INSTRUCTION[2] => Mux32.IN127
INSTRUCTION[2] => Mux33.IN127
INSTRUCTION[2] => Mux34.IN127
INSTRUCTION[2] => Mux35.IN127
INSTRUCTION[2] => Mux36.IN127
INSTRUCTION[2] => Mux37.IN127
INSTRUCTION[2] => Mux38.IN127
INSTRUCTION[2] => Mux39.IN127
INSTRUCTION[2] => Mux40.IN127
INSTRUCTION[2] => Mux41.IN127
INSTRUCTION[2] => Mux42.IN127
INSTRUCTION[2] => Mux43.IN127
INSTRUCTION[2] => Mux44.IN132
INSTRUCTION[2] => Mux45.IN132
INSTRUCTION[2] => Mux46.IN132
INSTRUCTION[2] => Mux47.IN132
INSTRUCTION[2] => Mux48.IN132
INSTRUCTION[2] => Mux49.IN132
INSTRUCTION[2] => Mux50.IN132
INSTRUCTION[2] => Mux51.IN132
INSTRUCTION[2] => Mux52.IN132
INSTRUCTION[2] => Mux53.IN132
INSTRUCTION[2] => Mux54.IN132
INSTRUCTION[2] => Mux55.IN132
INSTRUCTION[2] => Mux56.IN132
INSTRUCTION[2] => Mux57.IN132
INSTRUCTION[2] => Mux58.IN132
INSTRUCTION[2] => Mux61.IN132
INSTRUCTION[2] => Mux62.IN132
INSTRUCTION[2] => Mux64.IN132
INSTRUCTION[2] => Mux66.IN132
INSTRUCTION[2] => Mux68.IN132
INSTRUCTION[2] => Mux70.IN132
INSTRUCTION[2] => Mux72.IN132
INSTRUCTION[2] => Mux74.IN132
INSTRUCTION[2] => Mux76.IN132
INSTRUCTION[2] => Mux78.IN132
INSTRUCTION[2] => Mux80.IN132
INSTRUCTION[2] => Mux82.IN132
INSTRUCTION[2] => Mux84.IN132
INSTRUCTION[2] => Mux85.IN132
INSTRUCTION[2] => Mux86.IN132
INSTRUCTION[2] => Mux87.IN132
INSTRUCTION[2] => Mux88.IN132
INSTRUCTION[2] => Mux89.IN132
INSTRUCTION[2] => Mux90.IN132
INSTRUCTION[2] => Mux91.IN132
INSTRUCTION[2] => Mux92.IN132
INSTRUCTION[2] => Mux93.IN132
INSTRUCTION[2] => Mux94.IN132
INSTRUCTION[2] => Mux95.IN132
INSTRUCTION[2] => Mux96.IN132
INSTRUCTION[2] => Mux97.IN132
INSTRUCTION[2] => Mux98.IN132
INSTRUCTION[2] => Mux99.IN132
INSTRUCTION[2] => Mux100.IN132
INSTRUCTION[2] => Mux101.IN132
INSTRUCTION[2] => Mux102.IN132
INSTRUCTION[2] => Mux103.IN132
INSTRUCTION[2] => Mux104.IN132
INSTRUCTION[3] => Mux12.IN126
INSTRUCTION[3] => Mux13.IN126
INSTRUCTION[3] => Mux14.IN126
INSTRUCTION[3] => Mux15.IN126
INSTRUCTION[3] => Mux16.IN126
INSTRUCTION[3] => Mux17.IN126
INSTRUCTION[3] => Mux18.IN126
INSTRUCTION[3] => Mux19.IN126
INSTRUCTION[3] => Mux20.IN126
INSTRUCTION[3] => Mux21.IN126
INSTRUCTION[3] => Mux22.IN126
INSTRUCTION[3] => Mux23.IN126
INSTRUCTION[3] => Mux24.IN126
INSTRUCTION[3] => Mux25.IN126
INSTRUCTION[3] => Mux26.IN126
INSTRUCTION[3] => Mux27.IN126
INSTRUCTION[3] => Mux28.IN126
INSTRUCTION[3] => Mux29.IN126
INSTRUCTION[3] => Mux30.IN126
INSTRUCTION[3] => Mux31.IN126
INSTRUCTION[3] => Mux32.IN126
INSTRUCTION[3] => Mux33.IN126
INSTRUCTION[3] => Mux34.IN126
INSTRUCTION[3] => Mux35.IN126
INSTRUCTION[3] => Mux36.IN126
INSTRUCTION[3] => Mux37.IN126
INSTRUCTION[3] => Mux38.IN126
INSTRUCTION[3] => Mux39.IN126
INSTRUCTION[3] => Mux40.IN126
INSTRUCTION[3] => Mux41.IN126
INSTRUCTION[3] => Mux42.IN126
INSTRUCTION[3] => Mux43.IN126
INSTRUCTION[3] => Mux44.IN131
INSTRUCTION[3] => Mux45.IN131
INSTRUCTION[3] => Mux46.IN131
INSTRUCTION[3] => Mux47.IN131
INSTRUCTION[3] => Mux48.IN131
INSTRUCTION[3] => Mux49.IN131
INSTRUCTION[3] => Mux50.IN131
INSTRUCTION[3] => Mux51.IN131
INSTRUCTION[3] => Mux52.IN131
INSTRUCTION[3] => Mux53.IN131
INSTRUCTION[3] => Mux54.IN131
INSTRUCTION[3] => Mux55.IN131
INSTRUCTION[3] => Mux56.IN131
INSTRUCTION[3] => Mux57.IN131
INSTRUCTION[3] => Mux58.IN131
INSTRUCTION[3] => Mux61.IN131
INSTRUCTION[3] => Mux62.IN131
INSTRUCTION[3] => Mux64.IN131
INSTRUCTION[3] => Mux66.IN131
INSTRUCTION[3] => Mux68.IN131
INSTRUCTION[3] => Mux70.IN131
INSTRUCTION[3] => Mux72.IN131
INSTRUCTION[3] => Mux74.IN131
INSTRUCTION[3] => Mux76.IN131
INSTRUCTION[3] => Mux78.IN131
INSTRUCTION[3] => Mux80.IN131
INSTRUCTION[3] => Mux82.IN131
INSTRUCTION[3] => Mux84.IN131
INSTRUCTION[3] => Mux85.IN131
INSTRUCTION[3] => Mux86.IN131
INSTRUCTION[3] => Mux87.IN131
INSTRUCTION[3] => Mux88.IN131
INSTRUCTION[3] => Mux89.IN131
INSTRUCTION[3] => Mux90.IN131
INSTRUCTION[3] => Mux91.IN131
INSTRUCTION[3] => Mux92.IN131
INSTRUCTION[3] => Mux93.IN131
INSTRUCTION[3] => Mux94.IN131
INSTRUCTION[3] => Mux95.IN131
INSTRUCTION[3] => Mux96.IN131
INSTRUCTION[3] => Mux97.IN131
INSTRUCTION[3] => Mux98.IN131
INSTRUCTION[3] => Mux99.IN131
INSTRUCTION[3] => Mux100.IN131
INSTRUCTION[3] => Mux101.IN131
INSTRUCTION[3] => Mux102.IN131
INSTRUCTION[3] => Mux103.IN131
INSTRUCTION[3] => Mux104.IN131
INSTRUCTION[4] => Mux12.IN125
INSTRUCTION[4] => Mux13.IN125
INSTRUCTION[4] => Mux14.IN125
INSTRUCTION[4] => Mux15.IN125
INSTRUCTION[4] => Mux16.IN125
INSTRUCTION[4] => Mux17.IN125
INSTRUCTION[4] => Mux18.IN125
INSTRUCTION[4] => Mux19.IN125
INSTRUCTION[4] => Mux20.IN125
INSTRUCTION[4] => Mux21.IN125
INSTRUCTION[4] => Mux22.IN125
INSTRUCTION[4] => Mux23.IN125
INSTRUCTION[4] => Mux24.IN125
INSTRUCTION[4] => Mux25.IN125
INSTRUCTION[4] => Mux26.IN125
INSTRUCTION[4] => Mux27.IN125
INSTRUCTION[4] => Mux28.IN125
INSTRUCTION[4] => Mux29.IN125
INSTRUCTION[4] => Mux30.IN125
INSTRUCTION[4] => Mux31.IN125
INSTRUCTION[4] => Mux32.IN125
INSTRUCTION[4] => Mux33.IN125
INSTRUCTION[4] => Mux34.IN125
INSTRUCTION[4] => Mux35.IN125
INSTRUCTION[4] => Mux36.IN125
INSTRUCTION[4] => Mux37.IN125
INSTRUCTION[4] => Mux38.IN125
INSTRUCTION[4] => Mux39.IN125
INSTRUCTION[4] => Mux40.IN125
INSTRUCTION[4] => Mux41.IN125
INSTRUCTION[4] => Mux42.IN125
INSTRUCTION[4] => Mux43.IN125
INSTRUCTION[4] => Mux44.IN130
INSTRUCTION[4] => Mux45.IN130
INSTRUCTION[4] => Mux46.IN130
INSTRUCTION[4] => Mux47.IN130
INSTRUCTION[4] => Mux48.IN130
INSTRUCTION[4] => Mux49.IN130
INSTRUCTION[4] => Mux50.IN130
INSTRUCTION[4] => Mux51.IN130
INSTRUCTION[4] => Mux52.IN130
INSTRUCTION[4] => Mux53.IN130
INSTRUCTION[4] => Mux54.IN130
INSTRUCTION[4] => Mux55.IN130
INSTRUCTION[4] => Mux56.IN130
INSTRUCTION[4] => Mux57.IN130
INSTRUCTION[4] => Mux58.IN130
INSTRUCTION[4] => Mux61.IN130
INSTRUCTION[4] => Mux62.IN130
INSTRUCTION[4] => Mux64.IN130
INSTRUCTION[4] => Mux66.IN130
INSTRUCTION[4] => Mux68.IN130
INSTRUCTION[4] => Mux70.IN130
INSTRUCTION[4] => Mux72.IN130
INSTRUCTION[4] => Mux74.IN130
INSTRUCTION[4] => Mux76.IN130
INSTRUCTION[4] => Mux78.IN130
INSTRUCTION[4] => Mux80.IN130
INSTRUCTION[4] => Mux82.IN130
INSTRUCTION[4] => Mux84.IN130
INSTRUCTION[4] => Mux85.IN130
INSTRUCTION[4] => Mux86.IN130
INSTRUCTION[4] => Mux87.IN130
INSTRUCTION[4] => Mux88.IN130
INSTRUCTION[4] => Mux89.IN130
INSTRUCTION[4] => Mux90.IN130
INSTRUCTION[4] => Mux91.IN130
INSTRUCTION[4] => Mux92.IN130
INSTRUCTION[4] => Mux93.IN130
INSTRUCTION[4] => Mux94.IN130
INSTRUCTION[4] => Mux95.IN130
INSTRUCTION[4] => Mux96.IN130
INSTRUCTION[4] => Mux97.IN130
INSTRUCTION[4] => Mux98.IN130
INSTRUCTION[4] => Mux99.IN130
INSTRUCTION[4] => Mux100.IN130
INSTRUCTION[4] => Mux101.IN130
INSTRUCTION[4] => Mux102.IN130
INSTRUCTION[4] => Mux103.IN130
INSTRUCTION[4] => Mux104.IN130
INSTRUCTION[5] => Mux12.IN124
INSTRUCTION[5] => Mux13.IN124
INSTRUCTION[5] => Mux14.IN124
INSTRUCTION[5] => Mux15.IN124
INSTRUCTION[5] => Mux16.IN124
INSTRUCTION[5] => Mux17.IN124
INSTRUCTION[5] => Mux18.IN124
INSTRUCTION[5] => Mux19.IN124
INSTRUCTION[5] => Mux20.IN124
INSTRUCTION[5] => Mux21.IN124
INSTRUCTION[5] => Mux22.IN124
INSTRUCTION[5] => Mux23.IN124
INSTRUCTION[5] => Mux24.IN124
INSTRUCTION[5] => Mux25.IN124
INSTRUCTION[5] => Mux26.IN124
INSTRUCTION[5] => Mux27.IN124
INSTRUCTION[5] => Mux28.IN124
INSTRUCTION[5] => Mux29.IN124
INSTRUCTION[5] => Mux30.IN124
INSTRUCTION[5] => Mux31.IN124
INSTRUCTION[5] => Mux32.IN124
INSTRUCTION[5] => Mux33.IN124
INSTRUCTION[5] => Mux34.IN124
INSTRUCTION[5] => Mux35.IN124
INSTRUCTION[5] => Mux36.IN124
INSTRUCTION[5] => Mux37.IN124
INSTRUCTION[5] => Mux38.IN124
INSTRUCTION[5] => Mux39.IN124
INSTRUCTION[5] => Mux40.IN124
INSTRUCTION[5] => Mux41.IN124
INSTRUCTION[5] => Mux42.IN124
INSTRUCTION[5] => Mux43.IN124
INSTRUCTION[5] => Mux44.IN129
INSTRUCTION[5] => Mux45.IN129
INSTRUCTION[5] => Mux46.IN129
INSTRUCTION[5] => Mux47.IN129
INSTRUCTION[5] => Mux48.IN129
INSTRUCTION[5] => Mux49.IN129
INSTRUCTION[5] => Mux50.IN129
INSTRUCTION[5] => Mux51.IN129
INSTRUCTION[5] => Mux52.IN129
INSTRUCTION[5] => Mux53.IN129
INSTRUCTION[5] => Mux54.IN129
INSTRUCTION[5] => Mux55.IN129
INSTRUCTION[5] => Mux56.IN129
INSTRUCTION[5] => Mux57.IN129
INSTRUCTION[5] => Mux58.IN129
INSTRUCTION[5] => Mux61.IN129
INSTRUCTION[5] => Mux62.IN129
INSTRUCTION[5] => Mux64.IN129
INSTRUCTION[5] => Mux66.IN129
INSTRUCTION[5] => Mux68.IN129
INSTRUCTION[5] => Mux70.IN129
INSTRUCTION[5] => Mux72.IN129
INSTRUCTION[5] => Mux74.IN129
INSTRUCTION[5] => Mux76.IN129
INSTRUCTION[5] => Mux78.IN129
INSTRUCTION[5] => Mux80.IN129
INSTRUCTION[5] => Mux82.IN129
INSTRUCTION[5] => Mux84.IN129
INSTRUCTION[5] => Mux85.IN129
INSTRUCTION[5] => Mux86.IN129
INSTRUCTION[5] => Mux87.IN129
INSTRUCTION[5] => Mux88.IN129
INSTRUCTION[5] => Mux89.IN129
INSTRUCTION[5] => Mux90.IN129
INSTRUCTION[5] => Mux91.IN129
INSTRUCTION[5] => Mux92.IN129
INSTRUCTION[5] => Mux93.IN129
INSTRUCTION[5] => Mux94.IN129
INSTRUCTION[5] => Mux95.IN129
INSTRUCTION[5] => Mux96.IN129
INSTRUCTION[5] => Mux97.IN129
INSTRUCTION[5] => Mux98.IN129
INSTRUCTION[5] => Mux99.IN129
INSTRUCTION[5] => Mux100.IN129
INSTRUCTION[5] => Mux101.IN129
INSTRUCTION[5] => Mux102.IN129
INSTRUCTION[5] => Mux103.IN129
INSTRUCTION[5] => Mux104.IN129
INSTRUCTION[6] => Mux12.IN123
INSTRUCTION[6] => Mux13.IN123
INSTRUCTION[6] => Mux14.IN123
INSTRUCTION[6] => Mux15.IN123
INSTRUCTION[6] => Mux16.IN123
INSTRUCTION[6] => Mux17.IN123
INSTRUCTION[6] => Mux18.IN123
INSTRUCTION[6] => Mux19.IN123
INSTRUCTION[6] => Mux20.IN123
INSTRUCTION[6] => Mux21.IN123
INSTRUCTION[6] => Mux22.IN123
INSTRUCTION[6] => Mux23.IN123
INSTRUCTION[6] => Mux24.IN123
INSTRUCTION[6] => Mux25.IN123
INSTRUCTION[6] => Mux26.IN123
INSTRUCTION[6] => Mux27.IN123
INSTRUCTION[6] => Mux28.IN123
INSTRUCTION[6] => Mux29.IN123
INSTRUCTION[6] => Mux30.IN123
INSTRUCTION[6] => Mux31.IN123
INSTRUCTION[6] => Mux32.IN123
INSTRUCTION[6] => Mux33.IN123
INSTRUCTION[6] => Mux34.IN123
INSTRUCTION[6] => Mux35.IN123
INSTRUCTION[6] => Mux36.IN123
INSTRUCTION[6] => Mux37.IN123
INSTRUCTION[6] => Mux38.IN123
INSTRUCTION[6] => Mux39.IN123
INSTRUCTION[6] => Mux40.IN123
INSTRUCTION[6] => Mux41.IN123
INSTRUCTION[6] => Mux42.IN123
INSTRUCTION[6] => Mux43.IN123
INSTRUCTION[6] => Mux44.IN128
INSTRUCTION[6] => Mux45.IN128
INSTRUCTION[6] => Mux46.IN128
INSTRUCTION[6] => Mux47.IN128
INSTRUCTION[6] => Mux48.IN128
INSTRUCTION[6] => Mux49.IN128
INSTRUCTION[6] => Mux50.IN128
INSTRUCTION[6] => Mux51.IN128
INSTRUCTION[6] => Mux52.IN128
INSTRUCTION[6] => Mux53.IN128
INSTRUCTION[6] => Mux54.IN128
INSTRUCTION[6] => Mux55.IN128
INSTRUCTION[6] => Mux56.IN128
INSTRUCTION[6] => Mux57.IN128
INSTRUCTION[6] => Mux58.IN128
INSTRUCTION[6] => Mux61.IN128
INSTRUCTION[6] => Mux62.IN128
INSTRUCTION[6] => Mux64.IN128
INSTRUCTION[6] => Mux66.IN128
INSTRUCTION[6] => Mux68.IN128
INSTRUCTION[6] => Mux70.IN128
INSTRUCTION[6] => Mux72.IN128
INSTRUCTION[6] => Mux74.IN128
INSTRUCTION[6] => Mux76.IN128
INSTRUCTION[6] => Mux78.IN128
INSTRUCTION[6] => Mux80.IN128
INSTRUCTION[6] => Mux82.IN128
INSTRUCTION[6] => Mux84.IN128
INSTRUCTION[6] => Mux85.IN128
INSTRUCTION[6] => Mux86.IN128
INSTRUCTION[6] => Mux87.IN128
INSTRUCTION[6] => Mux88.IN128
INSTRUCTION[6] => Mux89.IN128
INSTRUCTION[6] => Mux90.IN128
INSTRUCTION[6] => Mux91.IN128
INSTRUCTION[6] => Mux92.IN128
INSTRUCTION[6] => Mux93.IN128
INSTRUCTION[6] => Mux94.IN128
INSTRUCTION[6] => Mux95.IN128
INSTRUCTION[6] => Mux96.IN128
INSTRUCTION[6] => Mux97.IN128
INSTRUCTION[6] => Mux98.IN128
INSTRUCTION[6] => Mux99.IN128
INSTRUCTION[6] => Mux100.IN128
INSTRUCTION[6] => Mux101.IN128
INSTRUCTION[6] => Mux102.IN128
INSTRUCTION[6] => Mux103.IN128
INSTRUCTION[6] => Mux104.IN128
INSTRUCTION[7] => Mux56.IN127
INSTRUCTION[7] => Mux58.IN127
INSTRUCTION[8] => Mux46.IN127
INSTRUCTION[8] => Mux62.IN127
INSTRUCTION[9] => Mux47.IN127
INSTRUCTION[9] => Mux64.IN127
INSTRUCTION[10] => Mux48.IN127
INSTRUCTION[10] => Mux66.IN127
INSTRUCTION[11] => Mux49.IN127
INSTRUCTION[11] => Mux68.IN127
INSTRUCTION[12] => Mux0.IN2
INSTRUCTION[12] => Mux1.IN2
INSTRUCTION[12] => Mux2.IN2
INSTRUCTION[12] => Mux3.IN2
INSTRUCTION[12] => Mux4.IN2
INSTRUCTION[12] => Mux5.IN2
INSTRUCTION[12] => Mux6.IN2
INSTRUCTION[12] => Mux7.IN2
INSTRUCTION[12] => Mux8.IN2
INSTRUCTION[12] => Mux9.IN2
INSTRUCTION[12] => Mux10.IN2
INSTRUCTION[12] => Mux11.IN2
INSTRUCTION[12] => Mux31.IN121
INSTRUCTION[12] => Mux31.IN122
INSTRUCTION[12] => Mux59.IN5
INSTRUCTION[12] => Mux60.IN5
INSTRUCTION[12] => Mux63.IN5
INSTRUCTION[12] => Mux65.IN5
INSTRUCTION[12] => Mux67.IN5
INSTRUCTION[12] => Mux69.IN5
INSTRUCTION[12] => Mux71.IN5
INSTRUCTION[12] => Mux73.IN5
INSTRUCTION[12] => Mux75.IN5
INSTRUCTION[12] => Mux77.IN5
INSTRUCTION[12] => Mux79.IN5
INSTRUCTION[12] => Mux81.IN5
INSTRUCTION[12] => Mux83.IN5
INSTRUCTION[12] => Mux96.IN127
INSTRUCTION[13] => Mux0.IN1
INSTRUCTION[13] => Mux1.IN1
INSTRUCTION[13] => Mux2.IN1
INSTRUCTION[13] => Mux3.IN1
INSTRUCTION[13] => Mux4.IN1
INSTRUCTION[13] => Mux5.IN1
INSTRUCTION[13] => Mux6.IN1
INSTRUCTION[13] => Mux7.IN1
INSTRUCTION[13] => Mux8.IN1
INSTRUCTION[13] => Mux9.IN1
INSTRUCTION[13] => Mux10.IN1
INSTRUCTION[13] => Mux11.IN1
INSTRUCTION[13] => Mux30.IN121
INSTRUCTION[13] => Mux30.IN122
INSTRUCTION[13] => Mux59.IN4
INSTRUCTION[13] => Mux60.IN4
INSTRUCTION[13] => Mux63.IN4
INSTRUCTION[13] => Mux65.IN4
INSTRUCTION[13] => Mux67.IN4
INSTRUCTION[13] => Mux69.IN4
INSTRUCTION[13] => Mux71.IN4
INSTRUCTION[13] => Mux73.IN4
INSTRUCTION[13] => Mux75.IN4
INSTRUCTION[13] => Mux77.IN4
INSTRUCTION[13] => Mux79.IN4
INSTRUCTION[13] => Mux81.IN4
INSTRUCTION[13] => Mux83.IN4
INSTRUCTION[13] => Mux97.IN127
INSTRUCTION[14] => Mux29.IN121
INSTRUCTION[14] => Mux29.IN122
INSTRUCTION[14] => Mux98.IN127
INSTRUCTION[15] => Mux28.IN121
INSTRUCTION[15] => Mux28.IN122
INSTRUCTION[15] => Mux99.IN127
INSTRUCTION[16] => Mux27.IN121
INSTRUCTION[16] => Mux27.IN122
INSTRUCTION[16] => Mux100.IN127
INSTRUCTION[17] => Mux26.IN121
INSTRUCTION[17] => Mux26.IN122
INSTRUCTION[17] => Mux101.IN127
INSTRUCTION[18] => Mux25.IN121
INSTRUCTION[18] => Mux25.IN122
INSTRUCTION[18] => Mux102.IN127
INSTRUCTION[19] => Mux24.IN121
INSTRUCTION[19] => Mux24.IN122
INSTRUCTION[19] => Mux103.IN127
INSTRUCTION[20] => Mux11.IN0
INSTRUCTION[20] => Mux23.IN121
INSTRUCTION[20] => Mux23.IN122
INSTRUCTION[20] => Mux58.IN125
INSTRUCTION[20] => Mux58.IN126
INSTRUCTION[20] => Mux59.IN1
INSTRUCTION[20] => Mux59.IN2
INSTRUCTION[20] => Mux59.IN3
INSTRUCTION[20] => Mux95.IN127
INSTRUCTION[21] => Mux10.IN0
INSTRUCTION[21] => Mux22.IN121
INSTRUCTION[21] => Mux22.IN122
INSTRUCTION[21] => Mux62.IN125
INSTRUCTION[21] => Mux62.IN126
INSTRUCTION[21] => Mux63.IN1
INSTRUCTION[21] => Mux63.IN2
INSTRUCTION[21] => Mux63.IN3
INSTRUCTION[21] => Mux84.IN127
INSTRUCTION[22] => Mux9.IN0
INSTRUCTION[22] => Mux21.IN121
INSTRUCTION[22] => Mux21.IN122
INSTRUCTION[22] => Mux64.IN125
INSTRUCTION[22] => Mux64.IN126
INSTRUCTION[22] => Mux65.IN1
INSTRUCTION[22] => Mux65.IN2
INSTRUCTION[22] => Mux65.IN3
INSTRUCTION[22] => Mux86.IN127
INSTRUCTION[23] => Mux8.IN0
INSTRUCTION[23] => Mux20.IN121
INSTRUCTION[23] => Mux20.IN122
INSTRUCTION[23] => Mux66.IN125
INSTRUCTION[23] => Mux66.IN126
INSTRUCTION[23] => Mux67.IN1
INSTRUCTION[23] => Mux67.IN2
INSTRUCTION[23] => Mux67.IN3
INSTRUCTION[23] => Mux87.IN127
INSTRUCTION[24] => Mux7.IN0
INSTRUCTION[24] => Mux19.IN121
INSTRUCTION[24] => Mux19.IN122
INSTRUCTION[24] => Mux68.IN125
INSTRUCTION[24] => Mux68.IN126
INSTRUCTION[24] => Mux69.IN1
INSTRUCTION[24] => Mux69.IN2
INSTRUCTION[24] => Mux69.IN3
INSTRUCTION[24] => Mux88.IN127
INSTRUCTION[25] => Mux18.IN121
INSTRUCTION[25] => Mux18.IN122
INSTRUCTION[25] => Mux50.IN127
INSTRUCTION[25] => Mux70.IN125
INSTRUCTION[25] => Mux70.IN126
INSTRUCTION[25] => Mux70.IN127
INSTRUCTION[25] => Mux71.IN1
INSTRUCTION[25] => Mux71.IN2
INSTRUCTION[25] => Mux71.IN3
INSTRUCTION[25] => Mux89.IN127
INSTRUCTION[26] => Mux17.IN121
INSTRUCTION[26] => Mux17.IN122
INSTRUCTION[26] => Mux51.IN127
INSTRUCTION[26] => Mux72.IN125
INSTRUCTION[26] => Mux72.IN126
INSTRUCTION[26] => Mux72.IN127
INSTRUCTION[26] => Mux73.IN1
INSTRUCTION[26] => Mux73.IN2
INSTRUCTION[26] => Mux73.IN3
INSTRUCTION[26] => Mux90.IN127
INSTRUCTION[27] => Mux16.IN121
INSTRUCTION[27] => Mux16.IN122
INSTRUCTION[27] => Mux52.IN127
INSTRUCTION[27] => Mux74.IN125
INSTRUCTION[27] => Mux74.IN126
INSTRUCTION[27] => Mux74.IN127
INSTRUCTION[27] => Mux75.IN1
INSTRUCTION[27] => Mux75.IN2
INSTRUCTION[27] => Mux75.IN3
INSTRUCTION[27] => Mux91.IN127
INSTRUCTION[28] => Mux15.IN121
INSTRUCTION[28] => Mux15.IN122
INSTRUCTION[28] => Mux53.IN127
INSTRUCTION[28] => Mux76.IN125
INSTRUCTION[28] => Mux76.IN126
INSTRUCTION[28] => Mux76.IN127
INSTRUCTION[28] => Mux77.IN1
INSTRUCTION[28] => Mux77.IN2
INSTRUCTION[28] => Mux77.IN3
INSTRUCTION[28] => Mux92.IN127
INSTRUCTION[29] => Mux14.IN121
INSTRUCTION[29] => Mux14.IN122
INSTRUCTION[29] => Mux54.IN127
INSTRUCTION[29] => Mux78.IN125
INSTRUCTION[29] => Mux78.IN126
INSTRUCTION[29] => Mux78.IN127
INSTRUCTION[29] => Mux79.IN1
INSTRUCTION[29] => Mux79.IN2
INSTRUCTION[29] => Mux79.IN3
INSTRUCTION[29] => Mux93.IN127
INSTRUCTION[30] => Mux13.IN121
INSTRUCTION[30] => Mux13.IN122
INSTRUCTION[30] => Mux55.IN127
INSTRUCTION[30] => Mux80.IN125
INSTRUCTION[30] => Mux80.IN126
INSTRUCTION[30] => Mux80.IN127
INSTRUCTION[30] => Mux81.IN1
INSTRUCTION[30] => Mux81.IN2
INSTRUCTION[30] => Mux81.IN3
INSTRUCTION[30] => Mux94.IN127
INSTRUCTION[31] => Mux12.IN121
INSTRUCTION[31] => Mux12.IN122
INSTRUCTION[31] => Mux57.IN127
INSTRUCTION[31] => Mux82.IN125
INSTRUCTION[31] => Mux82.IN126
INSTRUCTION[31] => Mux82.IN127
INSTRUCTION[31] => Mux83.IN1
INSTRUCTION[31] => Mux83.IN2
INSTRUCTION[31] => Mux83.IN3
INSTRUCTION[31] => Mux104.IN127
IMMEDATE[0] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[1] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[2] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[3] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[4] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[5] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[6] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[7] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[8] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[9] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[10] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[11] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[12] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[13] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[14] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[15] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[16] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[17] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[18] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[19] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[20] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[21] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[22] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[23] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[24] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[25] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[26] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[27] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[28] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[29] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[30] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
IMMEDATE[31] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE


|RVCore|RegisterSequence:inst1
DEBUG_REG31[0] <= 32BitRegister:inst32.OUTPUT[0]
DEBUG_REG31[1] <= 32BitRegister:inst32.OUTPUT[1]
DEBUG_REG31[2] <= 32BitRegister:inst32.OUTPUT[2]
DEBUG_REG31[3] <= 32BitRegister:inst32.OUTPUT[3]
DEBUG_REG31[4] <= 32BitRegister:inst32.OUTPUT[4]
DEBUG_REG31[5] <= 32BitRegister:inst32.OUTPUT[5]
DEBUG_REG31[6] <= 32BitRegister:inst32.OUTPUT[6]
DEBUG_REG31[7] <= 32BitRegister:inst32.OUTPUT[7]
DEBUG_REG31[8] <= 32BitRegister:inst32.OUTPUT[8]
DEBUG_REG31[9] <= 32BitRegister:inst32.OUTPUT[9]
DEBUG_REG31[10] <= 32BitRegister:inst32.OUTPUT[10]
DEBUG_REG31[11] <= 32BitRegister:inst32.OUTPUT[11]
DEBUG_REG31[12] <= 32BitRegister:inst32.OUTPUT[12]
DEBUG_REG31[13] <= 32BitRegister:inst32.OUTPUT[13]
DEBUG_REG31[14] <= 32BitRegister:inst32.OUTPUT[14]
DEBUG_REG31[15] <= 32BitRegister:inst32.OUTPUT[15]
DEBUG_REG31[16] <= 32BitRegister:inst32.OUTPUT[16]
DEBUG_REG31[17] <= 32BitRegister:inst32.OUTPUT[17]
DEBUG_REG31[18] <= 32BitRegister:inst32.OUTPUT[18]
DEBUG_REG31[19] <= 32BitRegister:inst32.OUTPUT[19]
DEBUG_REG31[20] <= 32BitRegister:inst32.OUTPUT[20]
DEBUG_REG31[21] <= 32BitRegister:inst32.OUTPUT[21]
DEBUG_REG31[22] <= 32BitRegister:inst32.OUTPUT[22]
DEBUG_REG31[23] <= 32BitRegister:inst32.OUTPUT[23]
DEBUG_REG31[24] <= 32BitRegister:inst32.OUTPUT[24]
DEBUG_REG31[25] <= 32BitRegister:inst32.OUTPUT[25]
DEBUG_REG31[26] <= 32BitRegister:inst32.OUTPUT[26]
DEBUG_REG31[27] <= 32BitRegister:inst32.OUTPUT[27]
DEBUG_REG31[28] <= 32BitRegister:inst32.OUTPUT[28]
DEBUG_REG31[29] <= 32BitRegister:inst32.OUTPUT[29]
DEBUG_REG31[30] <= 32BitRegister:inst32.OUTPUT[30]
DEBUG_REG31[31] <= 32BitRegister:inst32.OUTPUT[31]
REGW_SWITCHER[0] => inst136[0].IN0
REGW_SWITCHER[1] => inst136[1].IN0
REGW_SWITCHER[2] => inst136[2].IN0
REGW_SWITCHER[3] => inst136[3].IN0
REGW_SWITCHER[4] => inst136[4].IN0
REG_WRITE => inst136[4].IN1
REG_WRITE => inst136[3].IN1
REG_WRITE => inst136[2].IN1
REG_WRITE => inst136[1].IN1
REG_WRITE => inst136[0].IN1
CLOCK => inst33.IN1
CLOCK => inst62.IN1
CLOCK => inst60.IN1
CLOCK => inst61.IN1
CLOCK => inst59.IN1
CLOCK => inst57.IN1
CLOCK => inst58.IN1
CLOCK => inst56.IN1
CLOCK => inst55.IN1
CLOCK => inst4X6.IN1
CLOCK => inst45.IN1
CLOCK => inst46.IN1
CLOCK => inst4X4.IN1
CLOCK => inst43.IN1
CLOCK => inst44.IN1
CLOCK => inst42.IN1
CLOCK => inst41.IN1
CLOCK => inst40.IN1
CLOCK => inst38.IN1
CLOCK => inst39.IN1
CLOCK => inst37.IN1
CLOCK => inst35.IN1
CLOCK => inst36.IN1
CLOCK => inst54.IN1
CLOCK => inst52.IN1
CLOCK => inst53.IN1
CLOCK => inst51.IN1
CLOCK => inst49.IN1
CLOCK => inst50.IN1
CLOCK => inst48.IN1
CLOCK => inst47.IN1
WRITE_DATA[0] => 32BitRegister:inst32.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst4.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst3.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst5.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst7.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst6.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst8.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst9.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst18.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst20.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst19.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst21.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst23.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst22.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst24.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst25.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst26.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst28.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst27.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst29.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst31.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst30.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst10.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst12.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst11.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst13.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst15.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst14.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst16.INPUT[0]
WRITE_DATA[0] => 32BitRegister:inst17.INPUT[0]
WRITE_DATA[1] => 32BitRegister:inst32.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst4.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst3.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst5.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst7.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst6.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst8.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst9.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst18.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst20.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst19.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst21.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst23.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst22.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst24.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst25.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst26.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst28.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst27.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst29.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst31.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst30.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst10.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst12.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst11.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst13.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst15.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst14.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst16.INPUT[1]
WRITE_DATA[1] => 32BitRegister:inst17.INPUT[1]
WRITE_DATA[2] => 32BitRegister:inst32.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst4.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst3.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst5.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst7.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst6.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst8.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst9.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst18.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst20.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst19.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst21.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst23.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst22.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst24.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst25.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst26.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst28.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst27.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst29.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst31.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst30.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst10.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst12.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst11.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst13.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst15.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst14.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst16.INPUT[2]
WRITE_DATA[2] => 32BitRegister:inst17.INPUT[2]
WRITE_DATA[3] => 32BitRegister:inst32.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst4.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst3.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst5.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst7.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst6.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst8.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst9.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst18.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst20.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst19.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst21.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst23.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst22.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst24.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst25.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst26.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst28.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst27.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst29.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst31.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst30.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst10.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst12.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst11.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst13.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst15.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst14.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst16.INPUT[3]
WRITE_DATA[3] => 32BitRegister:inst17.INPUT[3]
WRITE_DATA[4] => 32BitRegister:inst32.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst4.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst3.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst5.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst7.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst6.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst8.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst9.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst18.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst20.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst19.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst21.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst23.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst22.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst24.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst25.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst26.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst28.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst27.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst29.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst31.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst30.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst10.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst12.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst11.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst13.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst15.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst14.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst16.INPUT[4]
WRITE_DATA[4] => 32BitRegister:inst17.INPUT[4]
WRITE_DATA[5] => 32BitRegister:inst32.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst4.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst3.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst5.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst7.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst6.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst8.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst9.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst18.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst20.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst19.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst21.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst23.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst22.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst24.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst25.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst26.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst28.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst27.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst29.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst31.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst30.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst10.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst12.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst11.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst13.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst15.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst14.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst16.INPUT[5]
WRITE_DATA[5] => 32BitRegister:inst17.INPUT[5]
WRITE_DATA[6] => 32BitRegister:inst32.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst4.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst3.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst5.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst7.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst6.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst8.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst9.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst18.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst20.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst19.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst21.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst23.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst22.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst24.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst25.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst26.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst28.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst27.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst29.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst31.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst30.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst10.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst12.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst11.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst13.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst15.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst14.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst16.INPUT[6]
WRITE_DATA[6] => 32BitRegister:inst17.INPUT[6]
WRITE_DATA[7] => 32BitRegister:inst32.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst4.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst3.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst5.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst7.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst6.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst8.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst9.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst18.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst20.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst19.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst21.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst23.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst22.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst24.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst25.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst26.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst28.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst27.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst29.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst31.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst30.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst10.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst12.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst11.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst13.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst15.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst14.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst16.INPUT[7]
WRITE_DATA[7] => 32BitRegister:inst17.INPUT[7]
WRITE_DATA[8] => 32BitRegister:inst32.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst4.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst3.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst5.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst7.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst6.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst8.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst9.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst18.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst20.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst19.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst21.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst23.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst22.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst24.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst25.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst26.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst28.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst27.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst29.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst31.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst30.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst10.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst12.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst11.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst13.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst15.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst14.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst16.INPUT[8]
WRITE_DATA[8] => 32BitRegister:inst17.INPUT[8]
WRITE_DATA[9] => 32BitRegister:inst32.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst4.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst3.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst5.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst7.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst6.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst8.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst9.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst18.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst20.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst19.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst21.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst23.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst22.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst24.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst25.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst26.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst28.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst27.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst29.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst31.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst30.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst10.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst12.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst11.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst13.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst15.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst14.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst16.INPUT[9]
WRITE_DATA[9] => 32BitRegister:inst17.INPUT[9]
WRITE_DATA[10] => 32BitRegister:inst32.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst4.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst3.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst5.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst7.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst6.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst8.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst9.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst18.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst20.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst19.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst21.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst23.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst22.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst24.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst25.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst26.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst28.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst27.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst29.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst31.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst30.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst10.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst12.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst11.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst13.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst15.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst14.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst16.INPUT[10]
WRITE_DATA[10] => 32BitRegister:inst17.INPUT[10]
WRITE_DATA[11] => 32BitRegister:inst32.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst4.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst3.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst5.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst7.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst6.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst8.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst9.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst18.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst20.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst19.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst21.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst23.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst22.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst24.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst25.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst26.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst28.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst27.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst29.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst31.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst30.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst10.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst12.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst11.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst13.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst15.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst14.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst16.INPUT[11]
WRITE_DATA[11] => 32BitRegister:inst17.INPUT[11]
WRITE_DATA[12] => 32BitRegister:inst32.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst4.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst3.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst5.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst7.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst6.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst8.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst9.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst18.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst20.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst19.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst21.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst23.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst22.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst24.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst25.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst26.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst28.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst27.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst29.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst31.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst30.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst10.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst12.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst11.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst13.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst15.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst14.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst16.INPUT[12]
WRITE_DATA[12] => 32BitRegister:inst17.INPUT[12]
WRITE_DATA[13] => 32BitRegister:inst32.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst4.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst3.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst5.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst7.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst6.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst8.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst9.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst18.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst20.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst19.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst21.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst23.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst22.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst24.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst25.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst26.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst28.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst27.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst29.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst31.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst30.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst10.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst12.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst11.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst13.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst15.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst14.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst16.INPUT[13]
WRITE_DATA[13] => 32BitRegister:inst17.INPUT[13]
WRITE_DATA[14] => 32BitRegister:inst32.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst4.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst3.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst5.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst7.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst6.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst8.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst9.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst18.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst20.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst19.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst21.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst23.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst22.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst24.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst25.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst26.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst28.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst27.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst29.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst31.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst30.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst10.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst12.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst11.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst13.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst15.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst14.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst16.INPUT[14]
WRITE_DATA[14] => 32BitRegister:inst17.INPUT[14]
WRITE_DATA[15] => 32BitRegister:inst32.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst4.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst3.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst5.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst7.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst6.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst8.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst9.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst18.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst20.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst19.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst21.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst23.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst22.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst24.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst25.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst26.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst28.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst27.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst29.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst31.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst30.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst10.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst12.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst11.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst13.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst15.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst14.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst16.INPUT[15]
WRITE_DATA[15] => 32BitRegister:inst17.INPUT[15]
WRITE_DATA[16] => 32BitRegister:inst32.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst4.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst3.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst5.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst7.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst6.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst8.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst9.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst18.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst20.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst19.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst21.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst23.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst22.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst24.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst25.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst26.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst28.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst27.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst29.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst31.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst30.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst10.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst12.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst11.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst13.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst15.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst14.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst16.INPUT[16]
WRITE_DATA[16] => 32BitRegister:inst17.INPUT[16]
WRITE_DATA[17] => 32BitRegister:inst32.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst4.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst3.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst5.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst7.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst6.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst8.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst9.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst18.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst20.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst19.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst21.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst23.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst22.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst24.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst25.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst26.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst28.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst27.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst29.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst31.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst30.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst10.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst12.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst11.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst13.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst15.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst14.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst16.INPUT[17]
WRITE_DATA[17] => 32BitRegister:inst17.INPUT[17]
WRITE_DATA[18] => 32BitRegister:inst32.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst4.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst3.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst5.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst7.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst6.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst8.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst9.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst18.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst20.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst19.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst21.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst23.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst22.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst24.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst25.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst26.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst28.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst27.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst29.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst31.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst30.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst10.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst12.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst11.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst13.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst15.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst14.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst16.INPUT[18]
WRITE_DATA[18] => 32BitRegister:inst17.INPUT[18]
WRITE_DATA[19] => 32BitRegister:inst32.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst4.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst3.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst5.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst7.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst6.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst8.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst9.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst18.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst20.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst19.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst21.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst23.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst22.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst24.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst25.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst26.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst28.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst27.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst29.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst31.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst30.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst10.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst12.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst11.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst13.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst15.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst14.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst16.INPUT[19]
WRITE_DATA[19] => 32BitRegister:inst17.INPUT[19]
WRITE_DATA[20] => 32BitRegister:inst32.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst4.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst3.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst5.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst7.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst6.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst8.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst9.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst18.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst20.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst19.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst21.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst23.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst22.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst24.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst25.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst26.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst28.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst27.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst29.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst31.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst30.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst10.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst12.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst11.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst13.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst15.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst14.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst16.INPUT[20]
WRITE_DATA[20] => 32BitRegister:inst17.INPUT[20]
WRITE_DATA[21] => 32BitRegister:inst32.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst4.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst3.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst5.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst7.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst6.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst8.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst9.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst18.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst20.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst19.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst21.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst23.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst22.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst24.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst25.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst26.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst28.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst27.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst29.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst31.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst30.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst10.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst12.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst11.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst13.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst15.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst14.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst16.INPUT[21]
WRITE_DATA[21] => 32BitRegister:inst17.INPUT[21]
WRITE_DATA[22] => 32BitRegister:inst32.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst4.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst3.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst5.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst7.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst6.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst8.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst9.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst18.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst20.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst19.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst21.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst23.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst22.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst24.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst25.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst26.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst28.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst27.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst29.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst31.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst30.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst10.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst12.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst11.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst13.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst15.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst14.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst16.INPUT[22]
WRITE_DATA[22] => 32BitRegister:inst17.INPUT[22]
WRITE_DATA[23] => 32BitRegister:inst32.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst4.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst3.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst5.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst7.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst6.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst8.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst9.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst18.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst20.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst19.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst21.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst23.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst22.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst24.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst25.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst26.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst28.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst27.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst29.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst31.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst30.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst10.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst12.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst11.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst13.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst15.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst14.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst16.INPUT[23]
WRITE_DATA[23] => 32BitRegister:inst17.INPUT[23]
WRITE_DATA[24] => 32BitRegister:inst32.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst4.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst3.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst5.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst7.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst6.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst8.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst9.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst18.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst20.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst19.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst21.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst23.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst22.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst24.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst25.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst26.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst28.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst27.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst29.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst31.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst30.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst10.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst12.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst11.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst13.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst15.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst14.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst16.INPUT[24]
WRITE_DATA[24] => 32BitRegister:inst17.INPUT[24]
WRITE_DATA[25] => 32BitRegister:inst32.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst4.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst3.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst5.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst7.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst6.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst8.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst9.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst18.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst20.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst19.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst21.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst23.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst22.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst24.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst25.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst26.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst28.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst27.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst29.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst31.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst30.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst10.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst12.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst11.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst13.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst15.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst14.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst16.INPUT[25]
WRITE_DATA[25] => 32BitRegister:inst17.INPUT[25]
WRITE_DATA[26] => 32BitRegister:inst32.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst4.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst3.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst5.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst7.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst6.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst8.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst9.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst18.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst20.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst19.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst21.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst23.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst22.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst24.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst25.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst26.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst28.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst27.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst29.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst31.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst30.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst10.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst12.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst11.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst13.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst15.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst14.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst16.INPUT[26]
WRITE_DATA[26] => 32BitRegister:inst17.INPUT[26]
WRITE_DATA[27] => 32BitRegister:inst32.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst4.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst3.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst5.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst7.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst6.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst8.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst9.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst18.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst20.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst19.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst21.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst23.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst22.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst24.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst25.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst26.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst28.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst27.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst29.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst31.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst30.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst10.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst12.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst11.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst13.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst15.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst14.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst16.INPUT[27]
WRITE_DATA[27] => 32BitRegister:inst17.INPUT[27]
WRITE_DATA[28] => 32BitRegister:inst32.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst4.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst3.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst5.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst7.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst6.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst8.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst9.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst18.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst20.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst19.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst21.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst23.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst22.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst24.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst25.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst26.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst28.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst27.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst29.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst31.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst30.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst10.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst12.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst11.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst13.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst15.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst14.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst16.INPUT[28]
WRITE_DATA[28] => 32BitRegister:inst17.INPUT[28]
WRITE_DATA[29] => 32BitRegister:inst32.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst4.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst3.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst5.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst7.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst6.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst8.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst9.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst18.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst20.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst19.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst21.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst23.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst22.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst24.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst25.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst26.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst28.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst27.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst29.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst31.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst30.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst10.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst12.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst11.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst13.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst15.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst14.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst16.INPUT[29]
WRITE_DATA[29] => 32BitRegister:inst17.INPUT[29]
WRITE_DATA[30] => 32BitRegister:inst32.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst4.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst3.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst5.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst7.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst6.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst8.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst9.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst18.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst20.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst19.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst21.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst23.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst22.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst24.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst25.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst26.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst28.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst27.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst29.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst31.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst30.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst10.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst12.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst11.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst13.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst15.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst14.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst16.INPUT[30]
WRITE_DATA[30] => 32BitRegister:inst17.INPUT[30]
WRITE_DATA[31] => 32BitRegister:inst32.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst4.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst3.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst5.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst7.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst6.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst8.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst9.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst18.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst20.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst19.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst21.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst23.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst22.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst24.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst25.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst26.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst28.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst27.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst29.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst31.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst30.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst10.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst12.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst11.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst13.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst15.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst14.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst16.INPUT[31]
WRITE_DATA[31] => 32BitRegister:inst17.INPUT[31]
REGA_OUT[0] <= inst132[0].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[1] <= inst132[1].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[2] <= inst132[2].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[3] <= inst132[3].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[4] <= inst132[4].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[5] <= inst132[5].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[6] <= inst132[6].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[7] <= inst132[7].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[8] <= inst132[8].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[9] <= inst132[9].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[10] <= inst132[10].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[11] <= inst132[11].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[12] <= inst132[12].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[13] <= inst132[13].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[14] <= inst132[14].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[15] <= inst132[15].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[16] <= inst132[16].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[17] <= inst132[17].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[18] <= inst132[18].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[19] <= inst132[19].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[20] <= inst132[20].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[21] <= inst132[21].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[22] <= inst132[22].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[23] <= inst132[23].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[24] <= inst132[24].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[25] <= inst132[25].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[26] <= inst132[26].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[27] <= inst132[27].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[28] <= inst132[28].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[29] <= inst132[29].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[30] <= inst132[30].DB_MAX_OUTPUT_PORT_TYPE
REGA_OUT[31] <= inst132[31].DB_MAX_OUTPUT_PORT_TYPE
REGA_SWITCHER[0] => Decoder5_32:inst2.SELECTOR[0]
REGA_SWITCHER[1] => Decoder5_32:inst2.SELECTOR[1]
REGA_SWITCHER[2] => Decoder5_32:inst2.SELECTOR[2]
REGA_SWITCHER[3] => Decoder5_32:inst2.SELECTOR[3]
REGA_SWITCHER[4] => Decoder5_32:inst2.SELECTOR[4]
REGB_OUT[0] <= inst131[0].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[1] <= inst131[1].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[2] <= inst131[2].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[3] <= inst131[3].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[4] <= inst131[4].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[5] <= inst131[5].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[6] <= inst131[6].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[7] <= inst131[7].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[8] <= inst131[8].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[9] <= inst131[9].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[10] <= inst131[10].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[11] <= inst131[11].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[12] <= inst131[12].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[13] <= inst131[13].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[14] <= inst131[14].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[15] <= inst131[15].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[16] <= inst131[16].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[17] <= inst131[17].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[18] <= inst131[18].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[19] <= inst131[19].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[20] <= inst131[20].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[21] <= inst131[21].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[22] <= inst131[22].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[23] <= inst131[23].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[24] <= inst131[24].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[25] <= inst131[25].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[26] <= inst131[26].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[27] <= inst131[27].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[28] <= inst131[28].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[29] <= inst131[29].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[30] <= inst131[30].DB_MAX_OUTPUT_PORT_TYPE
REGB_OUT[31] <= inst131[31].DB_MAX_OUTPUT_PORT_TYPE
REGB_SWITCHER[0] => Decoder5_32:inst34.SELECTOR[0]
REGB_SWITCHER[1] => Decoder5_32:inst34.SELECTOR[1]
REGB_SWITCHER[2] => Decoder5_32:inst34.SELECTOR[2]
REGB_SWITCHER[3] => Decoder5_32:inst34.SELECTOR[3]
REGB_SWITCHER[4] => Decoder5_32:inst34.SELECTOR[4]


|RVCore|RegisterSequence:inst1|32BitRegister:inst32
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst32|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst32|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst32|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst32|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst32|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst32|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst32|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst32|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst32|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst32|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst32|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst32|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|Decoder5_32:inst1
SELECTOR[0] => Ram0.RADDR
SELECTOR[1] => Ram0.RADDR1
SELECTOR[2] => Ram0.RADDR2
SELECTOR[3] => Ram0.RADDR3
SELECTOR[4] => Ram0.RADDR4
SELECTED[0] <= Ram0.DATAOUT
SELECTED[1] <= Ram0.DATAOUT1
SELECTED[2] <= Ram0.DATAOUT2
SELECTED[3] <= Ram0.DATAOUT3
SELECTED[4] <= Ram0.DATAOUT4
SELECTED[5] <= Ram0.DATAOUT5
SELECTED[6] <= Ram0.DATAOUT6
SELECTED[7] <= Ram0.DATAOUT7
SELECTED[8] <= Ram0.DATAOUT8
SELECTED[9] <= Ram0.DATAOUT9
SELECTED[10] <= Ram0.DATAOUT10
SELECTED[11] <= Ram0.DATAOUT11
SELECTED[12] <= Ram0.DATAOUT12
SELECTED[13] <= Ram0.DATAOUT13
SELECTED[14] <= Ram0.DATAOUT14
SELECTED[15] <= Ram0.DATAOUT15
SELECTED[16] <= Ram0.DATAOUT16
SELECTED[17] <= Ram0.DATAOUT17
SELECTED[18] <= Ram0.DATAOUT18
SELECTED[19] <= Ram0.DATAOUT19
SELECTED[20] <= Ram0.DATAOUT20
SELECTED[21] <= Ram0.DATAOUT21
SELECTED[22] <= Ram0.DATAOUT22
SELECTED[23] <= Ram0.DATAOUT23
SELECTED[24] <= Ram0.DATAOUT24
SELECTED[25] <= Ram0.DATAOUT25
SELECTED[26] <= Ram0.DATAOUT26
SELECTED[27] <= Ram0.DATAOUT27
SELECTED[28] <= Ram0.DATAOUT28
SELECTED[29] <= Ram0.DATAOUT29
SELECTED[30] <= Ram0.DATAOUT30
SELECTED[31] <= Ram0.DATAOUT31


|RVCore|RegisterSequence:inst1|32BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|Decoder5_32:inst2
SELECTOR[0] => Ram0.RADDR
SELECTOR[1] => Ram0.RADDR1
SELECTOR[2] => Ram0.RADDR2
SELECTOR[3] => Ram0.RADDR3
SELECTOR[4] => Ram0.RADDR4
SELECTED[0] <= Ram0.DATAOUT
SELECTED[1] <= Ram0.DATAOUT1
SELECTED[2] <= Ram0.DATAOUT2
SELECTED[3] <= Ram0.DATAOUT3
SELECTED[4] <= Ram0.DATAOUT4
SELECTED[5] <= Ram0.DATAOUT5
SELECTED[6] <= Ram0.DATAOUT6
SELECTED[7] <= Ram0.DATAOUT7
SELECTED[8] <= Ram0.DATAOUT8
SELECTED[9] <= Ram0.DATAOUT9
SELECTED[10] <= Ram0.DATAOUT10
SELECTED[11] <= Ram0.DATAOUT11
SELECTED[12] <= Ram0.DATAOUT12
SELECTED[13] <= Ram0.DATAOUT13
SELECTED[14] <= Ram0.DATAOUT14
SELECTED[15] <= Ram0.DATAOUT15
SELECTED[16] <= Ram0.DATAOUT16
SELECTED[17] <= Ram0.DATAOUT17
SELECTED[18] <= Ram0.DATAOUT18
SELECTED[19] <= Ram0.DATAOUT19
SELECTED[20] <= Ram0.DATAOUT20
SELECTED[21] <= Ram0.DATAOUT21
SELECTED[22] <= Ram0.DATAOUT22
SELECTED[23] <= Ram0.DATAOUT23
SELECTED[24] <= Ram0.DATAOUT24
SELECTED[25] <= Ram0.DATAOUT25
SELECTED[26] <= Ram0.DATAOUT26
SELECTED[27] <= Ram0.DATAOUT27
SELECTED[28] <= Ram0.DATAOUT28
SELECTED[29] <= Ram0.DATAOUT29
SELECTED[30] <= Ram0.DATAOUT30
SELECTED[31] <= Ram0.DATAOUT31


|RVCore|RegisterSequence:inst1|32BitRegister:inst4
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst4|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst4|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst4|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst4|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst4|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst4|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst4|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst4|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst4|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst4|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst4|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst4|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst3|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst3|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst3|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst3|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst3|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst3|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst3|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst3|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst3|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst3|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst3|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst3|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst5
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst5|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst5|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst5|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst5|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst5|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst5|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst5|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst5|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst5|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst5|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst5|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst5|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst7
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst7|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst7|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst7|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst7|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst7|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst7|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst7|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst7|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst7|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst7|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst7|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst7|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst6
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst6|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst6|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst6|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst6|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst6|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst6|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst6|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst6|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst6|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst6|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst6|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst6|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst8
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst8|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst8|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst8|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst8|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst8|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst8|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst8|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst8|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst8|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst8|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst8|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst8|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst9
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst9|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst9|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst9|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst9|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst9|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst9|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst9|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst9|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst9|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst9|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst9|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst9|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst18
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst18|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst18|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst18|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst18|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst18|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst18|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst18|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst18|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst18|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst18|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst18|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst18|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst20
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst20|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst20|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst20|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst20|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst20|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst20|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst20|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst20|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst20|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst20|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst20|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst20|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst19
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst19|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst19|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst19|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst19|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst19|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst19|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst19|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst19|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst19|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst19|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst19|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst19|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst21
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst21|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst21|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst21|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst21|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst21|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst21|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst21|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst21|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst21|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst21|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst21|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst21|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst23
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst23|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst23|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst23|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst23|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst23|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst23|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst23|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst23|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst23|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst23|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst23|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst23|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst22
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst22|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst22|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst22|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst22|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst22|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst22|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst22|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst22|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst22|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst22|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst22|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst22|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst24
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst24|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst24|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst24|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst24|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst24|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst24|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst24|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst24|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst24|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst24|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst24|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst24|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst25
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst25|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst25|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst25|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst25|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst25|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst25|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst25|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst25|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst25|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst25|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst25|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst25|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst26
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst26|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst26|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst26|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst26|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst26|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst26|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst26|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst26|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst26|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst26|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst26|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst26|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst28
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst28|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst28|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst28|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst28|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst28|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst28|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst28|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst28|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst28|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst28|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst28|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst28|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst27
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst27|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst27|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst27|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst27|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst27|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst27|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst27|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst27|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst27|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst27|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst27|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst27|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst29
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst29|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst29|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst29|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst29|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst29|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst29|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst29|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst29|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst29|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst29|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst29|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst29|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst31
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst31|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst31|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst31|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst31|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst31|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst31|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst31|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst31|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst31|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst31|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst31|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst31|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst30
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst30|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst30|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst30|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst30|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst30|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst30|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst30|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst30|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst30|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst30|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst30|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst30|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst10
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst10|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst10|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst10|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst10|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst10|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst10|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst10|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst10|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst10|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst10|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst10|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst10|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst12
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst12|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst12|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst12|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst12|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst12|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst12|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst12|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst12|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst12|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst12|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst12|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst12|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst11
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst11|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst11|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst11|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst11|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst11|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst11|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst11|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst11|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst11|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst11|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst11|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst11|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst13
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst13|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst13|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst13|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst13|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst13|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst13|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst13|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst13|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst13|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst13|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst13|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst13|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst15
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst15|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst15|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst15|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst15|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst15|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst15|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst15|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst15|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst15|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst15|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst15|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst15|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst14
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst14|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst14|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst14|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst14|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst14|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst14|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst14|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst14|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst14|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst14|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst14|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst14|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst16
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst16|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst16|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst16|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst16|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst16|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst16|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst16|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst16|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst16|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst16|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst16|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst16|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst17
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|RegisterSequence:inst1|32BitRegister:inst17|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst17|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst17|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst17|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst17|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst17|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst17|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst17|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst17|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst17|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|RegisterSequence:inst1|32BitRegister:inst17|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|32BitRegister:inst17|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|RegisterSequence:inst1|Decoder5_32:inst34
SELECTOR[0] => Ram0.RADDR
SELECTOR[1] => Ram0.RADDR1
SELECTOR[2] => Ram0.RADDR2
SELECTOR[3] => Ram0.RADDR3
SELECTOR[4] => Ram0.RADDR4
SELECTED[0] <= Ram0.DATAOUT
SELECTED[1] <= Ram0.DATAOUT1
SELECTED[2] <= Ram0.DATAOUT2
SELECTED[3] <= Ram0.DATAOUT3
SELECTED[4] <= Ram0.DATAOUT4
SELECTED[5] <= Ram0.DATAOUT5
SELECTED[6] <= Ram0.DATAOUT6
SELECTED[7] <= Ram0.DATAOUT7
SELECTED[8] <= Ram0.DATAOUT8
SELECTED[9] <= Ram0.DATAOUT9
SELECTED[10] <= Ram0.DATAOUT10
SELECTED[11] <= Ram0.DATAOUT11
SELECTED[12] <= Ram0.DATAOUT12
SELECTED[13] <= Ram0.DATAOUT13
SELECTED[14] <= Ram0.DATAOUT14
SELECTED[15] <= Ram0.DATAOUT15
SELECTED[16] <= Ram0.DATAOUT16
SELECTED[17] <= Ram0.DATAOUT17
SELECTED[18] <= Ram0.DATAOUT18
SELECTED[19] <= Ram0.DATAOUT19
SELECTED[20] <= Ram0.DATAOUT20
SELECTED[21] <= Ram0.DATAOUT21
SELECTED[22] <= Ram0.DATAOUT22
SELECTED[23] <= Ram0.DATAOUT23
SELECTED[24] <= Ram0.DATAOUT24
SELECTED[25] <= Ram0.DATAOUT25
SELECTED[26] <= Ram0.DATAOUT26
SELECTED[27] <= Ram0.DATAOUT27
SELECTED[28] <= Ram0.DATAOUT28
SELECTED[29] <= Ram0.DATAOUT29
SELECTED[30] <= Ram0.DATAOUT30
SELECTED[31] <= Ram0.DATAOUT31


|RVCore|MEMACCESS_WRITEBACK:inst39
REGWRITE_OUT <= CX[5].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 32BitRegister:inst.CLOCK
CLOCK => 32BitRegister:inst1.CLOCK
CLOCK => 32BitRegister:inst2.CLOCK
REGW_SELECTOR[0] => 8BitRegister:inst3.INPUT[0]
REGW_SELECTOR[1] => 8BitRegister:inst3.INPUT[1]
REGW_SELECTOR[2] => 8BitRegister:inst3.INPUT[2]
REGW_SELECTOR[3] => 8BitRegister:inst3.INPUT[3]
REGW_SELECTOR[4] => 8BitRegister:inst3.INPUT[4]
REGWRITE => 8BitRegister:inst3.INPUT[5]
WRITEBACK_SELECTOR[0] => 8BitRegister:inst3.INPUT[6]
WRITEBACK_SELECTOR[1] => 8BitRegister:inst3.INPUT[7]
ALU_RESULT_OUT[0] <= 32BitRegister:inst.OUTPUT[0]
ALU_RESULT_OUT[1] <= 32BitRegister:inst.OUTPUT[1]
ALU_RESULT_OUT[2] <= 32BitRegister:inst.OUTPUT[2]
ALU_RESULT_OUT[3] <= 32BitRegister:inst.OUTPUT[3]
ALU_RESULT_OUT[4] <= 32BitRegister:inst.OUTPUT[4]
ALU_RESULT_OUT[5] <= 32BitRegister:inst.OUTPUT[5]
ALU_RESULT_OUT[6] <= 32BitRegister:inst.OUTPUT[6]
ALU_RESULT_OUT[7] <= 32BitRegister:inst.OUTPUT[7]
ALU_RESULT_OUT[8] <= 32BitRegister:inst.OUTPUT[8]
ALU_RESULT_OUT[9] <= 32BitRegister:inst.OUTPUT[9]
ALU_RESULT_OUT[10] <= 32BitRegister:inst.OUTPUT[10]
ALU_RESULT_OUT[11] <= 32BitRegister:inst.OUTPUT[11]
ALU_RESULT_OUT[12] <= 32BitRegister:inst.OUTPUT[12]
ALU_RESULT_OUT[13] <= 32BitRegister:inst.OUTPUT[13]
ALU_RESULT_OUT[14] <= 32BitRegister:inst.OUTPUT[14]
ALU_RESULT_OUT[15] <= 32BitRegister:inst.OUTPUT[15]
ALU_RESULT_OUT[16] <= 32BitRegister:inst.OUTPUT[16]
ALU_RESULT_OUT[17] <= 32BitRegister:inst.OUTPUT[17]
ALU_RESULT_OUT[18] <= 32BitRegister:inst.OUTPUT[18]
ALU_RESULT_OUT[19] <= 32BitRegister:inst.OUTPUT[19]
ALU_RESULT_OUT[20] <= 32BitRegister:inst.OUTPUT[20]
ALU_RESULT_OUT[21] <= 32BitRegister:inst.OUTPUT[21]
ALU_RESULT_OUT[22] <= 32BitRegister:inst.OUTPUT[22]
ALU_RESULT_OUT[23] <= 32BitRegister:inst.OUTPUT[23]
ALU_RESULT_OUT[24] <= 32BitRegister:inst.OUTPUT[24]
ALU_RESULT_OUT[25] <= 32BitRegister:inst.OUTPUT[25]
ALU_RESULT_OUT[26] <= 32BitRegister:inst.OUTPUT[26]
ALU_RESULT_OUT[27] <= 32BitRegister:inst.OUTPUT[27]
ALU_RESULT_OUT[28] <= 32BitRegister:inst.OUTPUT[28]
ALU_RESULT_OUT[29] <= 32BitRegister:inst.OUTPUT[29]
ALU_RESULT_OUT[30] <= 32BitRegister:inst.OUTPUT[30]
ALU_RESULT_OUT[31] <= 32BitRegister:inst.OUTPUT[31]
ALU_RESULT[0] => 32BitRegister:inst.INPUT[0]
ALU_RESULT[1] => 32BitRegister:inst.INPUT[1]
ALU_RESULT[2] => 32BitRegister:inst.INPUT[2]
ALU_RESULT[3] => 32BitRegister:inst.INPUT[3]
ALU_RESULT[4] => 32BitRegister:inst.INPUT[4]
ALU_RESULT[5] => 32BitRegister:inst.INPUT[5]
ALU_RESULT[6] => 32BitRegister:inst.INPUT[6]
ALU_RESULT[7] => 32BitRegister:inst.INPUT[7]
ALU_RESULT[8] => 32BitRegister:inst.INPUT[8]
ALU_RESULT[9] => 32BitRegister:inst.INPUT[9]
ALU_RESULT[10] => 32BitRegister:inst.INPUT[10]
ALU_RESULT[11] => 32BitRegister:inst.INPUT[11]
ALU_RESULT[12] => 32BitRegister:inst.INPUT[12]
ALU_RESULT[13] => 32BitRegister:inst.INPUT[13]
ALU_RESULT[14] => 32BitRegister:inst.INPUT[14]
ALU_RESULT[15] => 32BitRegister:inst.INPUT[15]
ALU_RESULT[16] => 32BitRegister:inst.INPUT[16]
ALU_RESULT[17] => 32BitRegister:inst.INPUT[17]
ALU_RESULT[18] => 32BitRegister:inst.INPUT[18]
ALU_RESULT[19] => 32BitRegister:inst.INPUT[19]
ALU_RESULT[20] => 32BitRegister:inst.INPUT[20]
ALU_RESULT[21] => 32BitRegister:inst.INPUT[21]
ALU_RESULT[22] => 32BitRegister:inst.INPUT[22]
ALU_RESULT[23] => 32BitRegister:inst.INPUT[23]
ALU_RESULT[24] => 32BitRegister:inst.INPUT[24]
ALU_RESULT[25] => 32BitRegister:inst.INPUT[25]
ALU_RESULT[26] => 32BitRegister:inst.INPUT[26]
ALU_RESULT[27] => 32BitRegister:inst.INPUT[27]
ALU_RESULT[28] => 32BitRegister:inst.INPUT[28]
ALU_RESULT[29] => 32BitRegister:inst.INPUT[29]
ALU_RESULT[30] => 32BitRegister:inst.INPUT[30]
ALU_RESULT[31] => 32BitRegister:inst.INPUT[31]
DATAMEM_OUT[0] <= 32BitRegister:inst1.OUTPUT[0]
DATAMEM_OUT[1] <= 32BitRegister:inst1.OUTPUT[1]
DATAMEM_OUT[2] <= 32BitRegister:inst1.OUTPUT[2]
DATAMEM_OUT[3] <= 32BitRegister:inst1.OUTPUT[3]
DATAMEM_OUT[4] <= 32BitRegister:inst1.OUTPUT[4]
DATAMEM_OUT[5] <= 32BitRegister:inst1.OUTPUT[5]
DATAMEM_OUT[6] <= 32BitRegister:inst1.OUTPUT[6]
DATAMEM_OUT[7] <= 32BitRegister:inst1.OUTPUT[7]
DATAMEM_OUT[8] <= 32BitRegister:inst1.OUTPUT[8]
DATAMEM_OUT[9] <= 32BitRegister:inst1.OUTPUT[9]
DATAMEM_OUT[10] <= 32BitRegister:inst1.OUTPUT[10]
DATAMEM_OUT[11] <= 32BitRegister:inst1.OUTPUT[11]
DATAMEM_OUT[12] <= 32BitRegister:inst1.OUTPUT[12]
DATAMEM_OUT[13] <= 32BitRegister:inst1.OUTPUT[13]
DATAMEM_OUT[14] <= 32BitRegister:inst1.OUTPUT[14]
DATAMEM_OUT[15] <= 32BitRegister:inst1.OUTPUT[15]
DATAMEM_OUT[16] <= 32BitRegister:inst1.OUTPUT[16]
DATAMEM_OUT[17] <= 32BitRegister:inst1.OUTPUT[17]
DATAMEM_OUT[18] <= 32BitRegister:inst1.OUTPUT[18]
DATAMEM_OUT[19] <= 32BitRegister:inst1.OUTPUT[19]
DATAMEM_OUT[20] <= 32BitRegister:inst1.OUTPUT[20]
DATAMEM_OUT[21] <= 32BitRegister:inst1.OUTPUT[21]
DATAMEM_OUT[22] <= 32BitRegister:inst1.OUTPUT[22]
DATAMEM_OUT[23] <= 32BitRegister:inst1.OUTPUT[23]
DATAMEM_OUT[24] <= 32BitRegister:inst1.OUTPUT[24]
DATAMEM_OUT[25] <= 32BitRegister:inst1.OUTPUT[25]
DATAMEM_OUT[26] <= 32BitRegister:inst1.OUTPUT[26]
DATAMEM_OUT[27] <= 32BitRegister:inst1.OUTPUT[27]
DATAMEM_OUT[28] <= 32BitRegister:inst1.OUTPUT[28]
DATAMEM_OUT[29] <= 32BitRegister:inst1.OUTPUT[29]
DATAMEM_OUT[30] <= 32BitRegister:inst1.OUTPUT[30]
DATAMEM_OUT[31] <= 32BitRegister:inst1.OUTPUT[31]
DATAMEM[0] => 32BitRegister:inst1.INPUT[0]
DATAMEM[1] => 32BitRegister:inst1.INPUT[1]
DATAMEM[2] => 32BitRegister:inst1.INPUT[2]
DATAMEM[3] => 32BitRegister:inst1.INPUT[3]
DATAMEM[4] => 32BitRegister:inst1.INPUT[4]
DATAMEM[5] => 32BitRegister:inst1.INPUT[5]
DATAMEM[6] => 32BitRegister:inst1.INPUT[6]
DATAMEM[7] => 32BitRegister:inst1.INPUT[7]
DATAMEM[8] => 32BitRegister:inst1.INPUT[8]
DATAMEM[9] => 32BitRegister:inst1.INPUT[9]
DATAMEM[10] => 32BitRegister:inst1.INPUT[10]
DATAMEM[11] => 32BitRegister:inst1.INPUT[11]
DATAMEM[12] => 32BitRegister:inst1.INPUT[12]
DATAMEM[13] => 32BitRegister:inst1.INPUT[13]
DATAMEM[14] => 32BitRegister:inst1.INPUT[14]
DATAMEM[15] => 32BitRegister:inst1.INPUT[15]
DATAMEM[16] => 32BitRegister:inst1.INPUT[16]
DATAMEM[17] => 32BitRegister:inst1.INPUT[17]
DATAMEM[18] => 32BitRegister:inst1.INPUT[18]
DATAMEM[19] => 32BitRegister:inst1.INPUT[19]
DATAMEM[20] => 32BitRegister:inst1.INPUT[20]
DATAMEM[21] => 32BitRegister:inst1.INPUT[21]
DATAMEM[22] => 32BitRegister:inst1.INPUT[22]
DATAMEM[23] => 32BitRegister:inst1.INPUT[23]
DATAMEM[24] => 32BitRegister:inst1.INPUT[24]
DATAMEM[25] => 32BitRegister:inst1.INPUT[25]
DATAMEM[26] => 32BitRegister:inst1.INPUT[26]
DATAMEM[27] => 32BitRegister:inst1.INPUT[27]
DATAMEM[28] => 32BitRegister:inst1.INPUT[28]
DATAMEM[29] => 32BitRegister:inst1.INPUT[29]
DATAMEM[30] => 32BitRegister:inst1.INPUT[30]
DATAMEM[31] => 32BitRegister:inst1.INPUT[31]
INSTRUCTION_ADDRESS_O[0] <= 32BitRegister:inst2.OUTPUT[0]
INSTRUCTION_ADDRESS_O[1] <= 32BitRegister:inst2.OUTPUT[1]
INSTRUCTION_ADDRESS_O[2] <= 32BitRegister:inst2.OUTPUT[2]
INSTRUCTION_ADDRESS_O[3] <= 32BitRegister:inst2.OUTPUT[3]
INSTRUCTION_ADDRESS_O[4] <= 32BitRegister:inst2.OUTPUT[4]
INSTRUCTION_ADDRESS_O[5] <= 32BitRegister:inst2.OUTPUT[5]
INSTRUCTION_ADDRESS_O[6] <= 32BitRegister:inst2.OUTPUT[6]
INSTRUCTION_ADDRESS_O[7] <= 32BitRegister:inst2.OUTPUT[7]
INSTRUCTION_ADDRESS_O[8] <= 32BitRegister:inst2.OUTPUT[8]
INSTRUCTION_ADDRESS_O[9] <= 32BitRegister:inst2.OUTPUT[9]
INSTRUCTION_ADDRESS_O[10] <= 32BitRegister:inst2.OUTPUT[10]
INSTRUCTION_ADDRESS_O[11] <= 32BitRegister:inst2.OUTPUT[11]
INSTRUCTION_ADDRESS_O[12] <= 32BitRegister:inst2.OUTPUT[12]
INSTRUCTION_ADDRESS_O[13] <= 32BitRegister:inst2.OUTPUT[13]
INSTRUCTION_ADDRESS_O[14] <= 32BitRegister:inst2.OUTPUT[14]
INSTRUCTION_ADDRESS_O[15] <= 32BitRegister:inst2.OUTPUT[15]
INSTRUCTION_ADDRESS_O[16] <= 32BitRegister:inst2.OUTPUT[16]
INSTRUCTION_ADDRESS_O[17] <= 32BitRegister:inst2.OUTPUT[17]
INSTRUCTION_ADDRESS_O[18] <= 32BitRegister:inst2.OUTPUT[18]
INSTRUCTION_ADDRESS_O[19] <= 32BitRegister:inst2.OUTPUT[19]
INSTRUCTION_ADDRESS_O[20] <= 32BitRegister:inst2.OUTPUT[20]
INSTRUCTION_ADDRESS_O[21] <= 32BitRegister:inst2.OUTPUT[21]
INSTRUCTION_ADDRESS_O[22] <= 32BitRegister:inst2.OUTPUT[22]
INSTRUCTION_ADDRESS_O[23] <= 32BitRegister:inst2.OUTPUT[23]
INSTRUCTION_ADDRESS_O[24] <= 32BitRegister:inst2.OUTPUT[24]
INSTRUCTION_ADDRESS_O[25] <= 32BitRegister:inst2.OUTPUT[25]
INSTRUCTION_ADDRESS_O[26] <= 32BitRegister:inst2.OUTPUT[26]
INSTRUCTION_ADDRESS_O[27] <= 32BitRegister:inst2.OUTPUT[27]
INSTRUCTION_ADDRESS_O[28] <= 32BitRegister:inst2.OUTPUT[28]
INSTRUCTION_ADDRESS_O[29] <= 32BitRegister:inst2.OUTPUT[29]
INSTRUCTION_ADDRESS_O[30] <= 32BitRegister:inst2.OUTPUT[30]
INSTRUCTION_ADDRESS_O[31] <= 32BitRegister:inst2.OUTPUT[31]
INSTRUCTION_ADDRESS[0] => 32BitRegister:inst2.INPUT[0]
INSTRUCTION_ADDRESS[1] => 32BitRegister:inst2.INPUT[1]
INSTRUCTION_ADDRESS[2] => 32BitRegister:inst2.INPUT[2]
INSTRUCTION_ADDRESS[3] => 32BitRegister:inst2.INPUT[3]
INSTRUCTION_ADDRESS[4] => 32BitRegister:inst2.INPUT[4]
INSTRUCTION_ADDRESS[5] => 32BitRegister:inst2.INPUT[5]
INSTRUCTION_ADDRESS[6] => 32BitRegister:inst2.INPUT[6]
INSTRUCTION_ADDRESS[7] => 32BitRegister:inst2.INPUT[7]
INSTRUCTION_ADDRESS[8] => 32BitRegister:inst2.INPUT[8]
INSTRUCTION_ADDRESS[9] => 32BitRegister:inst2.INPUT[9]
INSTRUCTION_ADDRESS[10] => 32BitRegister:inst2.INPUT[10]
INSTRUCTION_ADDRESS[11] => 32BitRegister:inst2.INPUT[11]
INSTRUCTION_ADDRESS[12] => 32BitRegister:inst2.INPUT[12]
INSTRUCTION_ADDRESS[13] => 32BitRegister:inst2.INPUT[13]
INSTRUCTION_ADDRESS[14] => 32BitRegister:inst2.INPUT[14]
INSTRUCTION_ADDRESS[15] => 32BitRegister:inst2.INPUT[15]
INSTRUCTION_ADDRESS[16] => 32BitRegister:inst2.INPUT[16]
INSTRUCTION_ADDRESS[17] => 32BitRegister:inst2.INPUT[17]
INSTRUCTION_ADDRESS[18] => 32BitRegister:inst2.INPUT[18]
INSTRUCTION_ADDRESS[19] => 32BitRegister:inst2.INPUT[19]
INSTRUCTION_ADDRESS[20] => 32BitRegister:inst2.INPUT[20]
INSTRUCTION_ADDRESS[21] => 32BitRegister:inst2.INPUT[21]
INSTRUCTION_ADDRESS[22] => 32BitRegister:inst2.INPUT[22]
INSTRUCTION_ADDRESS[23] => 32BitRegister:inst2.INPUT[23]
INSTRUCTION_ADDRESS[24] => 32BitRegister:inst2.INPUT[24]
INSTRUCTION_ADDRESS[25] => 32BitRegister:inst2.INPUT[25]
INSTRUCTION_ADDRESS[26] => 32BitRegister:inst2.INPUT[26]
INSTRUCTION_ADDRESS[27] => 32BitRegister:inst2.INPUT[27]
INSTRUCTION_ADDRESS[28] => 32BitRegister:inst2.INPUT[28]
INSTRUCTION_ADDRESS[29] => 32BitRegister:inst2.INPUT[29]
INSTRUCTION_ADDRESS[30] => 32BitRegister:inst2.INPUT[30]
INSTRUCTION_ADDRESS[31] => 32BitRegister:inst2.INPUT[31]
REGW_SELECTOR_OUT[0] <= CX[0].DB_MAX_OUTPUT_PORT_TYPE
REGW_SELECTOR_OUT[1] <= CX[1].DB_MAX_OUTPUT_PORT_TYPE
REGW_SELECTOR_OUT[2] <= CX[2].DB_MAX_OUTPUT_PORT_TYPE
REGW_SELECTOR_OUT[3] <= CX[3].DB_MAX_OUTPUT_PORT_TYPE
REGW_SELECTOR_OUT[4] <= CX[4].DB_MAX_OUTPUT_PORT_TYPE
WRITEBACK_SELECTOR_OUT[0] <= CX[6].DB_MAX_OUTPUT_PORT_TYPE
WRITEBACK_SELECTOR_OUT[1] <= CX[7].DB_MAX_OUTPUT_PORT_TYPE


|RVCore|MEMACCESS_WRITEBACK:inst39|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|MEMACCESS_WRITEBACK:inst39|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst1|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst1|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst1|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst1|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst1|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst1|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst1|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst1|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst1|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst1|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst1|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst1|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst2|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst2|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst2|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst2|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst2|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst2|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst2|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst2|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst2|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst2|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst2|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MEMACCESS_WRITEBACK:inst39|32BitRegister:inst2|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41
MEM_WRITE_OUT <= 74173:ins322t.4Q
REG_WRITE => 74173:ins322t.3D
WRITEBACKFROM[0] => 74173:ins322t.2D
WRITEBACKFROM[1] => 74173:ins322t.1D
MEM_WRITE => 74173:ins322t.4D
CLOCK => 74173:ins322t.CLK
CLOCK => 32BitRegister:inst.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 32BitRegister:inst1.CLOCK
CLOCK => 32BitRegister:inst32.CLOCK
REG_WRITE_OUT <= 74173:ins322t.3Q
ALU_OUT_EX[0] <= 32BitRegister:inst.OUTPUT[0]
ALU_OUT_EX[1] <= 32BitRegister:inst.OUTPUT[1]
ALU_OUT_EX[2] <= 32BitRegister:inst.OUTPUT[2]
ALU_OUT_EX[3] <= 32BitRegister:inst.OUTPUT[3]
ALU_OUT_EX[4] <= 32BitRegister:inst.OUTPUT[4]
ALU_OUT_EX[5] <= 32BitRegister:inst.OUTPUT[5]
ALU_OUT_EX[6] <= 32BitRegister:inst.OUTPUT[6]
ALU_OUT_EX[7] <= 32BitRegister:inst.OUTPUT[7]
ALU_OUT_EX[8] <= 32BitRegister:inst.OUTPUT[8]
ALU_OUT_EX[9] <= 32BitRegister:inst.OUTPUT[9]
ALU_OUT_EX[10] <= 32BitRegister:inst.OUTPUT[10]
ALU_OUT_EX[11] <= 32BitRegister:inst.OUTPUT[11]
ALU_OUT_EX[12] <= 32BitRegister:inst.OUTPUT[12]
ALU_OUT_EX[13] <= 32BitRegister:inst.OUTPUT[13]
ALU_OUT_EX[14] <= 32BitRegister:inst.OUTPUT[14]
ALU_OUT_EX[15] <= 32BitRegister:inst.OUTPUT[15]
ALU_OUT_EX[16] <= 32BitRegister:inst.OUTPUT[16]
ALU_OUT_EX[17] <= 32BitRegister:inst.OUTPUT[17]
ALU_OUT_EX[18] <= 32BitRegister:inst.OUTPUT[18]
ALU_OUT_EX[19] <= 32BitRegister:inst.OUTPUT[19]
ALU_OUT_EX[20] <= 32BitRegister:inst.OUTPUT[20]
ALU_OUT_EX[21] <= 32BitRegister:inst.OUTPUT[21]
ALU_OUT_EX[22] <= 32BitRegister:inst.OUTPUT[22]
ALU_OUT_EX[23] <= 32BitRegister:inst.OUTPUT[23]
ALU_OUT_EX[24] <= 32BitRegister:inst.OUTPUT[24]
ALU_OUT_EX[25] <= 32BitRegister:inst.OUTPUT[25]
ALU_OUT_EX[26] <= 32BitRegister:inst.OUTPUT[26]
ALU_OUT_EX[27] <= 32BitRegister:inst.OUTPUT[27]
ALU_OUT_EX[28] <= 32BitRegister:inst.OUTPUT[28]
ALU_OUT_EX[29] <= 32BitRegister:inst.OUTPUT[29]
ALU_OUT_EX[30] <= 32BitRegister:inst.OUTPUT[30]
ALU_OUT_EX[31] <= 32BitRegister:inst.OUTPUT[31]
ALU_OUT[0] => 32BitRegister:inst.INPUT[0]
ALU_OUT[1] => 32BitRegister:inst.INPUT[1]
ALU_OUT[2] => 32BitRegister:inst.INPUT[2]
ALU_OUT[3] => 32BitRegister:inst.INPUT[3]
ALU_OUT[4] => 32BitRegister:inst.INPUT[4]
ALU_OUT[5] => 32BitRegister:inst.INPUT[5]
ALU_OUT[6] => 32BitRegister:inst.INPUT[6]
ALU_OUT[7] => 32BitRegister:inst.INPUT[7]
ALU_OUT[8] => 32BitRegister:inst.INPUT[8]
ALU_OUT[9] => 32BitRegister:inst.INPUT[9]
ALU_OUT[10] => 32BitRegister:inst.INPUT[10]
ALU_OUT[11] => 32BitRegister:inst.INPUT[11]
ALU_OUT[12] => 32BitRegister:inst.INPUT[12]
ALU_OUT[13] => 32BitRegister:inst.INPUT[13]
ALU_OUT[14] => 32BitRegister:inst.INPUT[14]
ALU_OUT[15] => 32BitRegister:inst.INPUT[15]
ALU_OUT[16] => 32BitRegister:inst.INPUT[16]
ALU_OUT[17] => 32BitRegister:inst.INPUT[17]
ALU_OUT[18] => 32BitRegister:inst.INPUT[18]
ALU_OUT[19] => 32BitRegister:inst.INPUT[19]
ALU_OUT[20] => 32BitRegister:inst.INPUT[20]
ALU_OUT[21] => 32BitRegister:inst.INPUT[21]
ALU_OUT[22] => 32BitRegister:inst.INPUT[22]
ALU_OUT[23] => 32BitRegister:inst.INPUT[23]
ALU_OUT[24] => 32BitRegister:inst.INPUT[24]
ALU_OUT[25] => 32BitRegister:inst.INPUT[25]
ALU_OUT[26] => 32BitRegister:inst.INPUT[26]
ALU_OUT[27] => 32BitRegister:inst.INPUT[27]
ALU_OUT[28] => 32BitRegister:inst.INPUT[28]
ALU_OUT[29] => 32BitRegister:inst.INPUT[29]
ALU_OUT[30] => 32BitRegister:inst.INPUT[30]
ALU_OUT[31] => 32BitRegister:inst.INPUT[31]
DATAFORMAT_OUT[0] <= DX[0].DB_MAX_OUTPUT_PORT_TYPE
DATAFORMAT_OUT[1] <= DX[1].DB_MAX_OUTPUT_PORT_TYPE
DATAFORMAT_OUT[2] <= DX[2].DB_MAX_OUTPUT_PORT_TYPE
DATAFORMAT[0] => 8BitRegister:inst2.INPUT[0]
DATAFORMAT[1] => 8BitRegister:inst2.INPUT[1]
DATAFORMAT[2] => 8BitRegister:inst2.INPUT[2]
REGW_SELECT[0] => 8BitRegister:inst2.INPUT[3]
REGW_SELECT[1] => 8BitRegister:inst2.INPUT[4]
REGW_SELECT[2] => 8BitRegister:inst2.INPUT[5]
REGW_SELECT[3] => 8BitRegister:inst2.INPUT[6]
REGW_SELECT[4] => 8BitRegister:inst2.INPUT[7]
INSTRUCTION_ADDRESS_OUT[0] <= 32BitRegister:inst1.OUTPUT[0]
INSTRUCTION_ADDRESS_OUT[1] <= 32BitRegister:inst1.OUTPUT[1]
INSTRUCTION_ADDRESS_OUT[2] <= 32BitRegister:inst1.OUTPUT[2]
INSTRUCTION_ADDRESS_OUT[3] <= 32BitRegister:inst1.OUTPUT[3]
INSTRUCTION_ADDRESS_OUT[4] <= 32BitRegister:inst1.OUTPUT[4]
INSTRUCTION_ADDRESS_OUT[5] <= 32BitRegister:inst1.OUTPUT[5]
INSTRUCTION_ADDRESS_OUT[6] <= 32BitRegister:inst1.OUTPUT[6]
INSTRUCTION_ADDRESS_OUT[7] <= 32BitRegister:inst1.OUTPUT[7]
INSTRUCTION_ADDRESS_OUT[8] <= 32BitRegister:inst1.OUTPUT[8]
INSTRUCTION_ADDRESS_OUT[9] <= 32BitRegister:inst1.OUTPUT[9]
INSTRUCTION_ADDRESS_OUT[10] <= 32BitRegister:inst1.OUTPUT[10]
INSTRUCTION_ADDRESS_OUT[11] <= 32BitRegister:inst1.OUTPUT[11]
INSTRUCTION_ADDRESS_OUT[12] <= 32BitRegister:inst1.OUTPUT[12]
INSTRUCTION_ADDRESS_OUT[13] <= 32BitRegister:inst1.OUTPUT[13]
INSTRUCTION_ADDRESS_OUT[14] <= 32BitRegister:inst1.OUTPUT[14]
INSTRUCTION_ADDRESS_OUT[15] <= 32BitRegister:inst1.OUTPUT[15]
INSTRUCTION_ADDRESS_OUT[16] <= 32BitRegister:inst1.OUTPUT[16]
INSTRUCTION_ADDRESS_OUT[17] <= 32BitRegister:inst1.OUTPUT[17]
INSTRUCTION_ADDRESS_OUT[18] <= 32BitRegister:inst1.OUTPUT[18]
INSTRUCTION_ADDRESS_OUT[19] <= 32BitRegister:inst1.OUTPUT[19]
INSTRUCTION_ADDRESS_OUT[20] <= 32BitRegister:inst1.OUTPUT[20]
INSTRUCTION_ADDRESS_OUT[21] <= 32BitRegister:inst1.OUTPUT[21]
INSTRUCTION_ADDRESS_OUT[22] <= 32BitRegister:inst1.OUTPUT[22]
INSTRUCTION_ADDRESS_OUT[23] <= 32BitRegister:inst1.OUTPUT[23]
INSTRUCTION_ADDRESS_OUT[24] <= 32BitRegister:inst1.OUTPUT[24]
INSTRUCTION_ADDRESS_OUT[25] <= 32BitRegister:inst1.OUTPUT[25]
INSTRUCTION_ADDRESS_OUT[26] <= 32BitRegister:inst1.OUTPUT[26]
INSTRUCTION_ADDRESS_OUT[27] <= 32BitRegister:inst1.OUTPUT[27]
INSTRUCTION_ADDRESS_OUT[28] <= 32BitRegister:inst1.OUTPUT[28]
INSTRUCTION_ADDRESS_OUT[29] <= 32BitRegister:inst1.OUTPUT[29]
INSTRUCTION_ADDRESS_OUT[30] <= 32BitRegister:inst1.OUTPUT[30]
INSTRUCTION_ADDRESS_OUT[31] <= 32BitRegister:inst1.OUTPUT[31]
INSTRUCTION_ADDRESS[0] => 32BitRegister:inst1.INPUT[0]
INSTRUCTION_ADDRESS[1] => 32BitRegister:inst1.INPUT[1]
INSTRUCTION_ADDRESS[2] => 32BitRegister:inst1.INPUT[2]
INSTRUCTION_ADDRESS[3] => 32BitRegister:inst1.INPUT[3]
INSTRUCTION_ADDRESS[4] => 32BitRegister:inst1.INPUT[4]
INSTRUCTION_ADDRESS[5] => 32BitRegister:inst1.INPUT[5]
INSTRUCTION_ADDRESS[6] => 32BitRegister:inst1.INPUT[6]
INSTRUCTION_ADDRESS[7] => 32BitRegister:inst1.INPUT[7]
INSTRUCTION_ADDRESS[8] => 32BitRegister:inst1.INPUT[8]
INSTRUCTION_ADDRESS[9] => 32BitRegister:inst1.INPUT[9]
INSTRUCTION_ADDRESS[10] => 32BitRegister:inst1.INPUT[10]
INSTRUCTION_ADDRESS[11] => 32BitRegister:inst1.INPUT[11]
INSTRUCTION_ADDRESS[12] => 32BitRegister:inst1.INPUT[12]
INSTRUCTION_ADDRESS[13] => 32BitRegister:inst1.INPUT[13]
INSTRUCTION_ADDRESS[14] => 32BitRegister:inst1.INPUT[14]
INSTRUCTION_ADDRESS[15] => 32BitRegister:inst1.INPUT[15]
INSTRUCTION_ADDRESS[16] => 32BitRegister:inst1.INPUT[16]
INSTRUCTION_ADDRESS[17] => 32BitRegister:inst1.INPUT[17]
INSTRUCTION_ADDRESS[18] => 32BitRegister:inst1.INPUT[18]
INSTRUCTION_ADDRESS[19] => 32BitRegister:inst1.INPUT[19]
INSTRUCTION_ADDRESS[20] => 32BitRegister:inst1.INPUT[20]
INSTRUCTION_ADDRESS[21] => 32BitRegister:inst1.INPUT[21]
INSTRUCTION_ADDRESS[22] => 32BitRegister:inst1.INPUT[22]
INSTRUCTION_ADDRESS[23] => 32BitRegister:inst1.INPUT[23]
INSTRUCTION_ADDRESS[24] => 32BitRegister:inst1.INPUT[24]
INSTRUCTION_ADDRESS[25] => 32BitRegister:inst1.INPUT[25]
INSTRUCTION_ADDRESS[26] => 32BitRegister:inst1.INPUT[26]
INSTRUCTION_ADDRESS[27] => 32BitRegister:inst1.INPUT[27]
INSTRUCTION_ADDRESS[28] => 32BitRegister:inst1.INPUT[28]
INSTRUCTION_ADDRESS[29] => 32BitRegister:inst1.INPUT[29]
INSTRUCTION_ADDRESS[30] => 32BitRegister:inst1.INPUT[30]
INSTRUCTION_ADDRESS[31] => 32BitRegister:inst1.INPUT[31]
REGB_OUT[0] <= 32BitRegister:inst32.OUTPUT[0]
REGB_OUT[1] <= 32BitRegister:inst32.OUTPUT[1]
REGB_OUT[2] <= 32BitRegister:inst32.OUTPUT[2]
REGB_OUT[3] <= 32BitRegister:inst32.OUTPUT[3]
REGB_OUT[4] <= 32BitRegister:inst32.OUTPUT[4]
REGB_OUT[5] <= 32BitRegister:inst32.OUTPUT[5]
REGB_OUT[6] <= 32BitRegister:inst32.OUTPUT[6]
REGB_OUT[7] <= 32BitRegister:inst32.OUTPUT[7]
REGB_OUT[8] <= 32BitRegister:inst32.OUTPUT[8]
REGB_OUT[9] <= 32BitRegister:inst32.OUTPUT[9]
REGB_OUT[10] <= 32BitRegister:inst32.OUTPUT[10]
REGB_OUT[11] <= 32BitRegister:inst32.OUTPUT[11]
REGB_OUT[12] <= 32BitRegister:inst32.OUTPUT[12]
REGB_OUT[13] <= 32BitRegister:inst32.OUTPUT[13]
REGB_OUT[14] <= 32BitRegister:inst32.OUTPUT[14]
REGB_OUT[15] <= 32BitRegister:inst32.OUTPUT[15]
REGB_OUT[16] <= 32BitRegister:inst32.OUTPUT[16]
REGB_OUT[17] <= 32BitRegister:inst32.OUTPUT[17]
REGB_OUT[18] <= 32BitRegister:inst32.OUTPUT[18]
REGB_OUT[19] <= 32BitRegister:inst32.OUTPUT[19]
REGB_OUT[20] <= 32BitRegister:inst32.OUTPUT[20]
REGB_OUT[21] <= 32BitRegister:inst32.OUTPUT[21]
REGB_OUT[22] <= 32BitRegister:inst32.OUTPUT[22]
REGB_OUT[23] <= 32BitRegister:inst32.OUTPUT[23]
REGB_OUT[24] <= 32BitRegister:inst32.OUTPUT[24]
REGB_OUT[25] <= 32BitRegister:inst32.OUTPUT[25]
REGB_OUT[26] <= 32BitRegister:inst32.OUTPUT[26]
REGB_OUT[27] <= 32BitRegister:inst32.OUTPUT[27]
REGB_OUT[28] <= 32BitRegister:inst32.OUTPUT[28]
REGB_OUT[29] <= 32BitRegister:inst32.OUTPUT[29]
REGB_OUT[30] <= 32BitRegister:inst32.OUTPUT[30]
REGB_OUT[31] <= 32BitRegister:inst32.OUTPUT[31]
REGB[0] => 32BitRegister:inst32.INPUT[0]
REGB[1] => 32BitRegister:inst32.INPUT[1]
REGB[2] => 32BitRegister:inst32.INPUT[2]
REGB[3] => 32BitRegister:inst32.INPUT[3]
REGB[4] => 32BitRegister:inst32.INPUT[4]
REGB[5] => 32BitRegister:inst32.INPUT[5]
REGB[6] => 32BitRegister:inst32.INPUT[6]
REGB[7] => 32BitRegister:inst32.INPUT[7]
REGB[8] => 32BitRegister:inst32.INPUT[8]
REGB[9] => 32BitRegister:inst32.INPUT[9]
REGB[10] => 32BitRegister:inst32.INPUT[10]
REGB[11] => 32BitRegister:inst32.INPUT[11]
REGB[12] => 32BitRegister:inst32.INPUT[12]
REGB[13] => 32BitRegister:inst32.INPUT[13]
REGB[14] => 32BitRegister:inst32.INPUT[14]
REGB[15] => 32BitRegister:inst32.INPUT[15]
REGB[16] => 32BitRegister:inst32.INPUT[16]
REGB[17] => 32BitRegister:inst32.INPUT[17]
REGB[18] => 32BitRegister:inst32.INPUT[18]
REGB[19] => 32BitRegister:inst32.INPUT[19]
REGB[20] => 32BitRegister:inst32.INPUT[20]
REGB[21] => 32BitRegister:inst32.INPUT[21]
REGB[22] => 32BitRegister:inst32.INPUT[22]
REGB[23] => 32BitRegister:inst32.INPUT[23]
REGB[24] => 32BitRegister:inst32.INPUT[24]
REGB[25] => 32BitRegister:inst32.INPUT[25]
REGB[26] => 32BitRegister:inst32.INPUT[26]
REGB[27] => 32BitRegister:inst32.INPUT[27]
REGB[28] => 32BitRegister:inst32.INPUT[28]
REGB[29] => 32BitRegister:inst32.INPUT[29]
REGB[30] => 32BitRegister:inst32.INPUT[30]
REGB[31] => 32BitRegister:inst32.INPUT[31]
REGW_SELECT_OUT[0] <= DX[3].DB_MAX_OUTPUT_PORT_TYPE
REGW_SELECT_OUT[1] <= DX[4].DB_MAX_OUTPUT_PORT_TYPE
REGW_SELECT_OUT[2] <= DX[5].DB_MAX_OUTPUT_PORT_TYPE
REGW_SELECT_OUT[3] <= DX[6].DB_MAX_OUTPUT_PORT_TYPE
REGW_SELECT_OUT[4] <= DX[7].DB_MAX_OUTPUT_PORT_TYPE
WRITEBACKFROM_OUT[0] <= WX[0].DB_MAX_OUTPUT_PORT_TYPE
WRITEBACKFROM_OUT[1] <= WX[1].DB_MAX_OUTPUT_PORT_TYPE


|RVCore|EXECUTE_MEMACCESS:inst41|74173:ins322t
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|EXECUTE_MEMACCESS:inst41|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst1|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst1|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst1|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst1|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst1|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst1|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst1|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst1|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst1|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst1|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst1|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst1|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst32
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
CLOCK => 8BitRegister:inst1.CLOCK
CLOCK => 8BitRegister:inst2.CLOCK
CLOCK => 8BitRegister:inst3.CLOCK
CLOCK => 8BitRegister:inst.CLOCK
INPUT[0] => 8BitRegister:inst.INPUT[0]
INPUT[1] => 8BitRegister:inst.INPUT[1]
INPUT[2] => 8BitRegister:inst.INPUT[2]
INPUT[3] => 8BitRegister:inst.INPUT[3]
INPUT[4] => 8BitRegister:inst.INPUT[4]
INPUT[5] => 8BitRegister:inst.INPUT[5]
INPUT[6] => 8BitRegister:inst.INPUT[6]
INPUT[7] => 8BitRegister:inst.INPUT[7]
INPUT[8] => 8BitRegister:inst1.INPUT[0]
INPUT[9] => 8BitRegister:inst1.INPUT[1]
INPUT[10] => 8BitRegister:inst1.INPUT[2]
INPUT[11] => 8BitRegister:inst1.INPUT[3]
INPUT[12] => 8BitRegister:inst1.INPUT[4]
INPUT[13] => 8BitRegister:inst1.INPUT[5]
INPUT[14] => 8BitRegister:inst1.INPUT[6]
INPUT[15] => 8BitRegister:inst1.INPUT[7]
INPUT[16] => 8BitRegister:inst2.INPUT[0]
INPUT[17] => 8BitRegister:inst2.INPUT[1]
INPUT[18] => 8BitRegister:inst2.INPUT[2]
INPUT[19] => 8BitRegister:inst2.INPUT[3]
INPUT[20] => 8BitRegister:inst2.INPUT[4]
INPUT[21] => 8BitRegister:inst2.INPUT[5]
INPUT[22] => 8BitRegister:inst2.INPUT[6]
INPUT[23] => 8BitRegister:inst2.INPUT[7]
INPUT[24] => 8BitRegister:inst3.INPUT[0]
INPUT[25] => 8BitRegister:inst3.INPUT[1]
INPUT[26] => 8BitRegister:inst3.INPUT[2]
INPUT[27] => 8BitRegister:inst3.INPUT[3]
INPUT[28] => 8BitRegister:inst3.INPUT[4]
INPUT[29] => 8BitRegister:inst3.INPUT[5]
INPUT[30] => 8BitRegister:inst3.INPUT[6]
INPUT[31] => 8BitRegister:inst3.INPUT[7]


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst32|8BitRegister:inst1
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst32|8BitRegister:inst1|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst32|8BitRegister:inst1|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst32|8BitRegister:inst2
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst32|8BitRegister:inst2|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst32|8BitRegister:inst2|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst32|8BitRegister:inst3
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst32|8BitRegister:inst3|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst32|8BitRegister:inst3|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst32|8BitRegister:inst
OUTPUT[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
INPUT[0] => 74173:inst1.4D
INPUT[1] => 74173:inst1.3D
INPUT[2] => 74173:inst1.2D
INPUT[3] => 74173:inst1.1D
INPUT[4] => 74173:inst.4D
INPUT[5] => 74173:inst.3D
INPUT[6] => 74173:inst.2D
INPUT[7] => 74173:inst.1D
CLOCK => 74173:inst.CLK
CLOCK => 74173:inst1.CLK


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst32|8BitRegister:inst|74173:inst
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|EXECUTE_MEMACCESS:inst41|32BitRegister:inst32|8BitRegister:inst|74173:inst1
1Q <= 42.DB_MAX_OUTPUT_PORT_TYPE
CLR => 22.IN0
CLK => 9.CLK
CLK => 8.CLK
CLK => 7.CLK
CLK => 6.CLK
G1N => 25.IN0
G2N => 25.IN1
1D => 20.IN0
MN => 24.IN0
NN => 24.IN1
2Q <= 43.DB_MAX_OUTPUT_PORT_TYPE
2D => 18.IN0
3Q <= 44.DB_MAX_OUTPUT_PORT_TYPE
3D => 16.IN0
4Q <= 45.DB_MAX_OUTPUT_PORT_TYPE
4D => 14.IN0


|RVCore|MMU:inst26
DATA[0] => MEM_IN_0.DATAB
DATA[1] => MEM_IN_0.DATAB
DATA[2] => MEM_IN_0.DATAB
DATA[3] => MEM_IN_0.DATAB
DATA[4] => MEM_IN_0.DATAB
DATA[5] => MEM_IN_0.DATAB
DATA[6] => MEM_IN_0.DATAB
DATA[7] => MEM_IN_0.DATAB
DATA[8] => MEM_IN_1.DATAB
DATA[8] => MEM_IN_1.DATAB
DATA[9] => MEM_IN_1.DATAB
DATA[9] => MEM_IN_1.DATAB
DATA[10] => MEM_IN_1.DATAB
DATA[10] => MEM_IN_1.DATAB
DATA[11] => MEM_IN_1.DATAB
DATA[11] => MEM_IN_1.DATAB
DATA[12] => MEM_IN_1.DATAB
DATA[12] => MEM_IN_1.DATAB
DATA[13] => MEM_IN_1.DATAB
DATA[13] => MEM_IN_1.DATAB
DATA[14] => MEM_IN_1.DATAB
DATA[14] => MEM_IN_1.DATAB
DATA[15] => MEM_IN_1.DATAB
DATA[15] => MEM_IN_1.DATAB
DATA[16] => MEM_IN_2.DATAB
DATA[16] => MEM_IN_2.DATAB
DATA[17] => MEM_IN_2.DATAB
DATA[17] => MEM_IN_2.DATAB
DATA[18] => MEM_IN_2.DATAB
DATA[18] => MEM_IN_2.DATAB
DATA[19] => MEM_IN_2.DATAB
DATA[19] => MEM_IN_2.DATAB
DATA[20] => MEM_IN_2.DATAB
DATA[20] => MEM_IN_2.DATAB
DATA[21] => MEM_IN_2.DATAB
DATA[21] => MEM_IN_2.DATAB
DATA[22] => MEM_IN_2.DATAB
DATA[22] => MEM_IN_2.DATAB
DATA[23] => MEM_IN_2.DATAB
DATA[23] => MEM_IN_2.DATAB
DATA[24] => MEM_IN_3.DATAB
DATA[24] => MEM_IN_3.DATAB
DATA[24] => MEM_IN_3.DATAA
DATA[25] => MEM_IN_3.DATAB
DATA[25] => MEM_IN_3.DATAB
DATA[25] => MEM_IN_3.DATAA
DATA[26] => MEM_IN_3.DATAB
DATA[26] => MEM_IN_3.DATAB
DATA[26] => MEM_IN_3.DATAA
DATA[27] => MEM_IN_3.DATAB
DATA[27] => MEM_IN_3.DATAB
DATA[27] => MEM_IN_3.DATAA
DATA[28] => MEM_IN_3.DATAB
DATA[28] => MEM_IN_3.DATAB
DATA[28] => MEM_IN_3.DATAA
DATA[29] => MEM_IN_3.DATAB
DATA[29] => MEM_IN_3.DATAB
DATA[29] => MEM_IN_3.DATAA
DATA[30] => MEM_IN_3.DATAB
DATA[30] => MEM_IN_3.DATAB
DATA[30] => MEM_IN_3.DATAA
DATA[31] => MEM_IN_3.DATAB
DATA[31] => MEM_IN_3.DATAB
DATA[31] => MEM_IN_3.DATAA
ADDRESS[0] => Equal0.IN1
ADDRESS[0] => Equal1.IN0
ADDRESS[0] => Equal2.IN1
ADDRESS[1] => Equal0.IN0
ADDRESS[1] => Equal1.IN1
ADDRESS[1] => Equal2.IN0
ADDRESS[2] => rampart:RAMUnit0.address[0]
ADDRESS[2] => rampart:RAMUnit1.address[0]
ADDRESS[2] => rampart:RAMUnit2.address[0]
ADDRESS[2] => rampart:RAMUnit3.address[0]
ADDRESS[3] => rampart:RAMUnit0.address[1]
ADDRESS[3] => rampart:RAMUnit1.address[1]
ADDRESS[3] => rampart:RAMUnit2.address[1]
ADDRESS[3] => rampart:RAMUnit3.address[1]
ADDRESS[4] => rampart:RAMUnit0.address[2]
ADDRESS[4] => rampart:RAMUnit1.address[2]
ADDRESS[4] => rampart:RAMUnit2.address[2]
ADDRESS[4] => rampart:RAMUnit3.address[2]
ADDRESS[5] => rampart:RAMUnit0.address[3]
ADDRESS[5] => rampart:RAMUnit1.address[3]
ADDRESS[5] => rampart:RAMUnit2.address[3]
ADDRESS[5] => rampart:RAMUnit3.address[3]
ADDRESS[6] => rampart:RAMUnit0.address[4]
ADDRESS[6] => rampart:RAMUnit1.address[4]
ADDRESS[6] => rampart:RAMUnit2.address[4]
ADDRESS[6] => rampart:RAMUnit3.address[4]
ADDRESS[7] => rampart:RAMUnit0.address[5]
ADDRESS[7] => rampart:RAMUnit1.address[5]
ADDRESS[7] => rampart:RAMUnit2.address[5]
ADDRESS[7] => rampart:RAMUnit3.address[5]
ADDRESS[8] => rampart:RAMUnit0.address[6]
ADDRESS[8] => rampart:RAMUnit1.address[6]
ADDRESS[8] => rampart:RAMUnit2.address[6]
ADDRESS[8] => rampart:RAMUnit3.address[6]
ADDRESS[9] => rampart:RAMUnit0.address[7]
ADDRESS[9] => rampart:RAMUnit1.address[7]
ADDRESS[9] => rampart:RAMUnit2.address[7]
ADDRESS[9] => rampart:RAMUnit3.address[7]
ADDRESS[10] => rampart:RAMUnit0.address[8]
ADDRESS[10] => rampart:RAMUnit1.address[8]
ADDRESS[10] => rampart:RAMUnit2.address[8]
ADDRESS[10] => rampart:RAMUnit3.address[8]
ADDRESS[11] => rampart:RAMUnit0.address[9]
ADDRESS[11] => rampart:RAMUnit1.address[9]
ADDRESS[11] => rampart:RAMUnit2.address[9]
ADDRESS[11] => rampart:RAMUnit3.address[9]
ADDRESS[12] => ~NO_FANOUT~
ADDRESS[13] => ~NO_FANOUT~
ADDRESS[14] => ~NO_FANOUT~
ADDRESS[15] => ~NO_FANOUT~
ADDRESS[16] => ~NO_FANOUT~
ADDRESS[17] => ~NO_FANOUT~
ADDRESS[18] => ~NO_FANOUT~
ADDRESS[19] => ~NO_FANOUT~
ADDRESS[20] => ~NO_FANOUT~
ADDRESS[21] => ~NO_FANOUT~
ADDRESS[22] => ~NO_FANOUT~
ADDRESS[23] => ~NO_FANOUT~
ADDRESS[24] => ~NO_FANOUT~
ADDRESS[25] => ~NO_FANOUT~
ADDRESS[26] => ~NO_FANOUT~
ADDRESS[27] => ~NO_FANOUT~
ADDRESS[28] => ~NO_FANOUT~
ADDRESS[29] => ~NO_FANOUT~
ADDRESS[30] => ~NO_FANOUT~
ADDRESS[31] => ~NO_FANOUT~
LOAD => LOADED[3].OUTPUTSELECT
LOAD => LOADED[2].OUTPUTSELECT
LOAD => LOADED[1].OUTPUTSELECT
LOAD => LOADED[0].OUTPUTSELECT
LOAD => MEM_IN_3[0].LATCH_ENABLE
LOAD => MEM_IN_3[1].LATCH_ENABLE
LOAD => MEM_IN_3[2].LATCH_ENABLE
LOAD => MEM_IN_3[3].LATCH_ENABLE
LOAD => MEM_IN_3[4].LATCH_ENABLE
LOAD => MEM_IN_3[5].LATCH_ENABLE
LOAD => MEM_IN_3[6].LATCH_ENABLE
LOAD => MEM_IN_3[7].LATCH_ENABLE
LOAD => MEM_IN_2[0].LATCH_ENABLE
LOAD => MEM_IN_2[1].LATCH_ENABLE
LOAD => MEM_IN_2[2].LATCH_ENABLE
LOAD => MEM_IN_2[3].LATCH_ENABLE
LOAD => MEM_IN_2[4].LATCH_ENABLE
LOAD => MEM_IN_2[5].LATCH_ENABLE
LOAD => MEM_IN_2[6].LATCH_ENABLE
LOAD => MEM_IN_2[7].LATCH_ENABLE
LOAD => MEM_IN_1[0].LATCH_ENABLE
LOAD => MEM_IN_1[1].LATCH_ENABLE
LOAD => MEM_IN_1[2].LATCH_ENABLE
LOAD => MEM_IN_1[3].LATCH_ENABLE
LOAD => MEM_IN_1[4].LATCH_ENABLE
LOAD => MEM_IN_1[5].LATCH_ENABLE
LOAD => MEM_IN_1[6].LATCH_ENABLE
LOAD => MEM_IN_1[7].LATCH_ENABLE
LOAD => MEM_IN_0[0].LATCH_ENABLE
LOAD => MEM_IN_0[1].LATCH_ENABLE
LOAD => MEM_IN_0[2].LATCH_ENABLE
LOAD => MEM_IN_0[3].LATCH_ENABLE
LOAD => MEM_IN_0[4].LATCH_ENABLE
LOAD => MEM_IN_0[5].LATCH_ENABLE
LOAD => MEM_IN_0[6].LATCH_ENABLE
LOAD => MEM_IN_0[7].LATCH_ENABLE
LOAD => OUTPUT[31]$latch.LATCH_ENABLE
LOAD => OUTPUT[30]$latch.LATCH_ENABLE
LOAD => OUTPUT[29]$latch.LATCH_ENABLE
LOAD => OUTPUT[28]$latch.LATCH_ENABLE
LOAD => OUTPUT[27]$latch.LATCH_ENABLE
LOAD => OUTPUT[26]$latch.LATCH_ENABLE
LOAD => OUTPUT[25]$latch.LATCH_ENABLE
LOAD => OUTPUT[24]$latch.LATCH_ENABLE
LOAD => OUTPUT[23]$latch.LATCH_ENABLE
LOAD => OUTPUT[22]$latch.LATCH_ENABLE
LOAD => OUTPUT[21]$latch.LATCH_ENABLE
LOAD => OUTPUT[20]$latch.LATCH_ENABLE
LOAD => OUTPUT[19]$latch.LATCH_ENABLE
LOAD => OUTPUT[18]$latch.LATCH_ENABLE
LOAD => OUTPUT[17]$latch.LATCH_ENABLE
LOAD => OUTPUT[16]$latch.LATCH_ENABLE
LOAD => OUTPUT[15]$latch.LATCH_ENABLE
LOAD => OUTPUT[14]$latch.LATCH_ENABLE
LOAD => OUTPUT[13]$latch.LATCH_ENABLE
LOAD => OUTPUT[12]$latch.LATCH_ENABLE
LOAD => OUTPUT[11]$latch.LATCH_ENABLE
LOAD => OUTPUT[10]$latch.LATCH_ENABLE
LOAD => OUTPUT[9]$latch.LATCH_ENABLE
LOAD => OUTPUT[8]$latch.LATCH_ENABLE
LOAD => OUTPUT[7]$latch.LATCH_ENABLE
LOAD => OUTPUT[6]$latch.LATCH_ENABLE
LOAD => OUTPUT[5]$latch.LATCH_ENABLE
LOAD => OUTPUT[4]$latch.LATCH_ENABLE
LOAD => OUTPUT[3]$latch.LATCH_ENABLE
LOAD => OUTPUT[2]$latch.LATCH_ENABLE
LOAD => OUTPUT[1]$latch.LATCH_ENABLE
LOAD => OUTPUT[0]$latch.LATCH_ENABLE
OPTION[0] => Mux0.IN10
OPTION[0] => Mux1.IN10
OPTION[0] => Mux2.IN10
OPTION[0] => Mux3.IN10
OPTION[0] => Mux4.IN10
OPTION[0] => Mux5.IN10
OPTION[0] => Mux6.IN10
OPTION[0] => Mux7.IN10
OPTION[0] => Mux8.IN10
OPTION[0] => Mux9.IN10
OPTION[0] => Mux10.IN10
OPTION[0] => Mux11.IN10
OPTION[0] => Mux12.IN10
OPTION[0] => Mux13.IN10
OPTION[0] => Mux14.IN10
OPTION[0] => Mux15.IN10
OPTION[0] => Mux16.IN10
OPTION[0] => Mux17.IN10
OPTION[0] => Mux18.IN10
OPTION[0] => Mux19.IN10
OPTION[0] => Mux20.IN10
OPTION[0] => Mux21.IN10
OPTION[0] => Mux22.IN10
OPTION[0] => Mux23.IN10
OPTION[0] => Mux24.IN10
OPTION[0] => Mux25.IN10
OPTION[0] => Mux26.IN10
OPTION[0] => Mux27.IN10
OPTION[0] => Mux28.IN10
OPTION[0] => Mux29.IN10
OPTION[0] => Mux30.IN10
OPTION[0] => Mux31.IN10
OPTION[0] => Mux32.IN10
OPTION[0] => Mux33.IN10
OPTION[0] => Mux34.IN10
OPTION[0] => Mux35.IN10
OPTION[0] => Mux36.IN10
OPTION[0] => Mux37.IN10
OPTION[0] => Mux38.IN10
OPTION[0] => Mux39.IN10
OPTION[0] => Mux40.IN10
OPTION[0] => Mux41.IN10
OPTION[0] => Mux42.IN10
OPTION[0] => Mux43.IN10
OPTION[0] => Mux44.IN10
OPTION[0] => Mux45.IN10
OPTION[0] => Mux46.IN10
OPTION[0] => Mux47.IN10
OPTION[0] => Mux48.IN10
OPTION[0] => Mux49.IN10
OPTION[0] => Mux50.IN10
OPTION[0] => Mux51.IN10
OPTION[0] => Mux52.IN10
OPTION[0] => Mux53.IN10
OPTION[0] => Mux54.IN10
OPTION[0] => Mux55.IN10
OPTION[0] => Mux56.IN10
OPTION[0] => Mux57.IN10
OPTION[0] => Mux58.IN10
OPTION[0] => Mux59.IN10
OPTION[0] => Mux60.IN10
OPTION[0] => Mux61.IN10
OPTION[0] => Mux62.IN10
OPTION[0] => Mux63.IN10
OPTION[0] => Mux64.IN10
OPTION[0] => Mux65.IN10
OPTION[0] => Mux66.IN10
OPTION[0] => Mux67.IN10
OPTION[1] => Mux0.IN9
OPTION[1] => Mux1.IN9
OPTION[1] => Mux2.IN9
OPTION[1] => Mux3.IN9
OPTION[1] => Mux4.IN9
OPTION[1] => Mux5.IN9
OPTION[1] => Mux6.IN9
OPTION[1] => Mux7.IN9
OPTION[1] => Mux8.IN9
OPTION[1] => Mux9.IN9
OPTION[1] => Mux10.IN9
OPTION[1] => Mux11.IN9
OPTION[1] => Mux12.IN9
OPTION[1] => Mux13.IN9
OPTION[1] => Mux14.IN9
OPTION[1] => Mux15.IN9
OPTION[1] => Mux16.IN9
OPTION[1] => Mux17.IN9
OPTION[1] => Mux18.IN9
OPTION[1] => Mux19.IN9
OPTION[1] => Mux20.IN9
OPTION[1] => Mux21.IN9
OPTION[1] => Mux22.IN9
OPTION[1] => Mux23.IN9
OPTION[1] => Mux24.IN9
OPTION[1] => Mux25.IN9
OPTION[1] => Mux26.IN9
OPTION[1] => Mux27.IN9
OPTION[1] => Mux28.IN9
OPTION[1] => Mux29.IN9
OPTION[1] => Mux30.IN9
OPTION[1] => Mux31.IN9
OPTION[1] => Mux32.IN9
OPTION[1] => Mux33.IN9
OPTION[1] => Mux34.IN9
OPTION[1] => Mux35.IN9
OPTION[1] => Mux36.IN9
OPTION[1] => Mux37.IN9
OPTION[1] => Mux38.IN9
OPTION[1] => Mux39.IN9
OPTION[1] => Mux40.IN9
OPTION[1] => Mux41.IN9
OPTION[1] => Mux42.IN9
OPTION[1] => Mux43.IN9
OPTION[1] => Mux44.IN9
OPTION[1] => Mux45.IN9
OPTION[1] => Mux46.IN9
OPTION[1] => Mux47.IN9
OPTION[1] => Mux48.IN9
OPTION[1] => Mux49.IN9
OPTION[1] => Mux50.IN9
OPTION[1] => Mux51.IN9
OPTION[1] => Mux52.IN9
OPTION[1] => Mux53.IN9
OPTION[1] => Mux54.IN9
OPTION[1] => Mux55.IN9
OPTION[1] => Mux56.IN9
OPTION[1] => Mux57.IN9
OPTION[1] => Mux58.IN9
OPTION[1] => Mux59.IN9
OPTION[1] => Mux60.IN9
OPTION[1] => Mux61.IN9
OPTION[1] => Mux62.IN9
OPTION[1] => Mux63.IN9
OPTION[1] => Mux64.IN9
OPTION[1] => Mux65.IN9
OPTION[1] => Mux66.IN9
OPTION[1] => Mux67.IN9
OPTION[2] => Mux0.IN8
OPTION[2] => Mux1.IN8
OPTION[2] => Mux2.IN8
OPTION[2] => Mux3.IN8
OPTION[2] => Mux4.IN8
OPTION[2] => Mux5.IN8
OPTION[2] => Mux6.IN8
OPTION[2] => Mux7.IN8
OPTION[2] => Mux8.IN8
OPTION[2] => Mux9.IN8
OPTION[2] => Mux10.IN8
OPTION[2] => Mux11.IN8
OPTION[2] => Mux12.IN8
OPTION[2] => Mux13.IN8
OPTION[2] => Mux14.IN8
OPTION[2] => Mux15.IN8
OPTION[2] => Mux16.IN8
OPTION[2] => Mux17.IN8
OPTION[2] => Mux18.IN8
OPTION[2] => Mux19.IN8
OPTION[2] => Mux20.IN8
OPTION[2] => Mux21.IN8
OPTION[2] => Mux22.IN8
OPTION[2] => Mux23.IN8
OPTION[2] => Mux24.IN8
OPTION[2] => Mux25.IN8
OPTION[2] => Mux26.IN8
OPTION[2] => Mux27.IN8
OPTION[2] => Mux28.IN8
OPTION[2] => Mux29.IN8
OPTION[2] => Mux30.IN8
OPTION[2] => Mux31.IN8
OPTION[2] => Mux32.IN8
OPTION[2] => Mux33.IN8
OPTION[2] => Mux34.IN8
OPTION[2] => Mux35.IN8
OPTION[2] => Mux36.IN8
OPTION[2] => Mux37.IN8
OPTION[2] => Mux38.IN8
OPTION[2] => Mux39.IN8
OPTION[2] => Mux40.IN8
OPTION[2] => Mux41.IN8
OPTION[2] => Mux42.IN8
OPTION[2] => Mux43.IN8
OPTION[2] => Mux44.IN8
OPTION[2] => Mux45.IN8
OPTION[2] => Mux46.IN8
OPTION[2] => Mux47.IN8
OPTION[2] => Mux48.IN8
OPTION[2] => Mux49.IN8
OPTION[2] => Mux50.IN8
OPTION[2] => Mux51.IN8
OPTION[2] => Mux52.IN8
OPTION[2] => Mux53.IN8
OPTION[2] => Mux54.IN8
OPTION[2] => Mux55.IN8
OPTION[2] => Mux56.IN8
OPTION[2] => Mux57.IN8
OPTION[2] => Mux58.IN8
OPTION[2] => Mux59.IN8
OPTION[2] => Mux60.IN8
OPTION[2] => Mux61.IN8
OPTION[2] => Mux62.IN8
OPTION[2] => Mux63.IN8
OPTION[2] => Mux64.IN8
OPTION[2] => Mux65.IN8
OPTION[2] => Mux66.IN8
OPTION[2] => Mux67.IN8
CLOCK => rampart:RAMUnit0.clock
CLOCK => rampart:RAMUnit1.clock
CLOCK => rampart:RAMUnit2.clock
CLOCK => rampart:RAMUnit3.clock
OUTPUT[0] <= OUTPUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= OUTPUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= OUTPUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= OUTPUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= OUTPUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= OUTPUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= OUTPUT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= OUTPUT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= OUTPUT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= OUTPUT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= OUTPUT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= OUTPUT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= OUTPUT[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= OUTPUT[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= OUTPUT[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= OUTPUT[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= OUTPUT[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= OUTPUT[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= OUTPUT[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= OUTPUT[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= OUTPUT[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= OUTPUT[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= OUTPUT[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= OUTPUT[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= OUTPUT[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= OUTPUT[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= OUTPUT[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= OUTPUT[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= OUTPUT[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= OUTPUT[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= OUTPUT[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= OUTPUT[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|RVCore|MMU:inst26|RAMPart:RAMUnit0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|RVCore|MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component
wren_a => altsyncram_i2s3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i2s3:auto_generated.data_a[0]
data_a[1] => altsyncram_i2s3:auto_generated.data_a[1]
data_a[2] => altsyncram_i2s3:auto_generated.data_a[2]
data_a[3] => altsyncram_i2s3:auto_generated.data_a[3]
data_a[4] => altsyncram_i2s3:auto_generated.data_a[4]
data_a[5] => altsyncram_i2s3:auto_generated.data_a[5]
data_a[6] => altsyncram_i2s3:auto_generated.data_a[6]
data_a[7] => altsyncram_i2s3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i2s3:auto_generated.address_a[0]
address_a[1] => altsyncram_i2s3:auto_generated.address_a[1]
address_a[2] => altsyncram_i2s3:auto_generated.address_a[2]
address_a[3] => altsyncram_i2s3:auto_generated.address_a[3]
address_a[4] => altsyncram_i2s3:auto_generated.address_a[4]
address_a[5] => altsyncram_i2s3:auto_generated.address_a[5]
address_a[6] => altsyncram_i2s3:auto_generated.address_a[6]
address_a[7] => altsyncram_i2s3:auto_generated.address_a[7]
address_a[8] => altsyncram_i2s3:auto_generated.address_a[8]
address_a[9] => altsyncram_i2s3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i2s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i2s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_i2s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_i2s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_i2s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_i2s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_i2s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_i2s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_i2s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RVCore|MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated
address_a[0] => altsyncram_1gp2:altsyncram1.address_a[0]
address_a[1] => altsyncram_1gp2:altsyncram1.address_a[1]
address_a[2] => altsyncram_1gp2:altsyncram1.address_a[2]
address_a[3] => altsyncram_1gp2:altsyncram1.address_a[3]
address_a[4] => altsyncram_1gp2:altsyncram1.address_a[4]
address_a[5] => altsyncram_1gp2:altsyncram1.address_a[5]
address_a[6] => altsyncram_1gp2:altsyncram1.address_a[6]
address_a[7] => altsyncram_1gp2:altsyncram1.address_a[7]
address_a[8] => altsyncram_1gp2:altsyncram1.address_a[8]
address_a[9] => altsyncram_1gp2:altsyncram1.address_a[9]
clock0 => altsyncram_1gp2:altsyncram1.clock0
data_a[0] => altsyncram_1gp2:altsyncram1.data_a[0]
data_a[1] => altsyncram_1gp2:altsyncram1.data_a[1]
data_a[2] => altsyncram_1gp2:altsyncram1.data_a[2]
data_a[3] => altsyncram_1gp2:altsyncram1.data_a[3]
data_a[4] => altsyncram_1gp2:altsyncram1.data_a[4]
data_a[5] => altsyncram_1gp2:altsyncram1.data_a[5]
data_a[6] => altsyncram_1gp2:altsyncram1.data_a[6]
data_a[7] => altsyncram_1gp2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_1gp2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_1gp2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_1gp2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_1gp2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_1gp2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_1gp2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_1gp2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_1gp2:altsyncram1.q_a[7]
wren_a => altsyncram_1gp2:altsyncram1.wren_a


|RVCore|MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|RVCore|MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|RVCore|MMU:inst26|RAMPart:RAMUnit0|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|RVCore|MMU:inst26|RAMPart:RAMUnit1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|RVCore|MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component
wren_a => altsyncram_i2s3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i2s3:auto_generated.data_a[0]
data_a[1] => altsyncram_i2s3:auto_generated.data_a[1]
data_a[2] => altsyncram_i2s3:auto_generated.data_a[2]
data_a[3] => altsyncram_i2s3:auto_generated.data_a[3]
data_a[4] => altsyncram_i2s3:auto_generated.data_a[4]
data_a[5] => altsyncram_i2s3:auto_generated.data_a[5]
data_a[6] => altsyncram_i2s3:auto_generated.data_a[6]
data_a[7] => altsyncram_i2s3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i2s3:auto_generated.address_a[0]
address_a[1] => altsyncram_i2s3:auto_generated.address_a[1]
address_a[2] => altsyncram_i2s3:auto_generated.address_a[2]
address_a[3] => altsyncram_i2s3:auto_generated.address_a[3]
address_a[4] => altsyncram_i2s3:auto_generated.address_a[4]
address_a[5] => altsyncram_i2s3:auto_generated.address_a[5]
address_a[6] => altsyncram_i2s3:auto_generated.address_a[6]
address_a[7] => altsyncram_i2s3:auto_generated.address_a[7]
address_a[8] => altsyncram_i2s3:auto_generated.address_a[8]
address_a[9] => altsyncram_i2s3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i2s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i2s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_i2s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_i2s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_i2s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_i2s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_i2s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_i2s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_i2s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RVCore|MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated
address_a[0] => altsyncram_1gp2:altsyncram1.address_a[0]
address_a[1] => altsyncram_1gp2:altsyncram1.address_a[1]
address_a[2] => altsyncram_1gp2:altsyncram1.address_a[2]
address_a[3] => altsyncram_1gp2:altsyncram1.address_a[3]
address_a[4] => altsyncram_1gp2:altsyncram1.address_a[4]
address_a[5] => altsyncram_1gp2:altsyncram1.address_a[5]
address_a[6] => altsyncram_1gp2:altsyncram1.address_a[6]
address_a[7] => altsyncram_1gp2:altsyncram1.address_a[7]
address_a[8] => altsyncram_1gp2:altsyncram1.address_a[8]
address_a[9] => altsyncram_1gp2:altsyncram1.address_a[9]
clock0 => altsyncram_1gp2:altsyncram1.clock0
data_a[0] => altsyncram_1gp2:altsyncram1.data_a[0]
data_a[1] => altsyncram_1gp2:altsyncram1.data_a[1]
data_a[2] => altsyncram_1gp2:altsyncram1.data_a[2]
data_a[3] => altsyncram_1gp2:altsyncram1.data_a[3]
data_a[4] => altsyncram_1gp2:altsyncram1.data_a[4]
data_a[5] => altsyncram_1gp2:altsyncram1.data_a[5]
data_a[6] => altsyncram_1gp2:altsyncram1.data_a[6]
data_a[7] => altsyncram_1gp2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_1gp2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_1gp2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_1gp2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_1gp2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_1gp2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_1gp2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_1gp2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_1gp2:altsyncram1.q_a[7]
wren_a => altsyncram_1gp2:altsyncram1.wren_a


|RVCore|MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|RVCore|MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|RVCore|MMU:inst26|RAMPart:RAMUnit1|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|RVCore|MMU:inst26|RAMPart:RAMUnit2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|RVCore|MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component
wren_a => altsyncram_i2s3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i2s3:auto_generated.data_a[0]
data_a[1] => altsyncram_i2s3:auto_generated.data_a[1]
data_a[2] => altsyncram_i2s3:auto_generated.data_a[2]
data_a[3] => altsyncram_i2s3:auto_generated.data_a[3]
data_a[4] => altsyncram_i2s3:auto_generated.data_a[4]
data_a[5] => altsyncram_i2s3:auto_generated.data_a[5]
data_a[6] => altsyncram_i2s3:auto_generated.data_a[6]
data_a[7] => altsyncram_i2s3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i2s3:auto_generated.address_a[0]
address_a[1] => altsyncram_i2s3:auto_generated.address_a[1]
address_a[2] => altsyncram_i2s3:auto_generated.address_a[2]
address_a[3] => altsyncram_i2s3:auto_generated.address_a[3]
address_a[4] => altsyncram_i2s3:auto_generated.address_a[4]
address_a[5] => altsyncram_i2s3:auto_generated.address_a[5]
address_a[6] => altsyncram_i2s3:auto_generated.address_a[6]
address_a[7] => altsyncram_i2s3:auto_generated.address_a[7]
address_a[8] => altsyncram_i2s3:auto_generated.address_a[8]
address_a[9] => altsyncram_i2s3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i2s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i2s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_i2s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_i2s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_i2s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_i2s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_i2s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_i2s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_i2s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RVCore|MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated
address_a[0] => altsyncram_1gp2:altsyncram1.address_a[0]
address_a[1] => altsyncram_1gp2:altsyncram1.address_a[1]
address_a[2] => altsyncram_1gp2:altsyncram1.address_a[2]
address_a[3] => altsyncram_1gp2:altsyncram1.address_a[3]
address_a[4] => altsyncram_1gp2:altsyncram1.address_a[4]
address_a[5] => altsyncram_1gp2:altsyncram1.address_a[5]
address_a[6] => altsyncram_1gp2:altsyncram1.address_a[6]
address_a[7] => altsyncram_1gp2:altsyncram1.address_a[7]
address_a[8] => altsyncram_1gp2:altsyncram1.address_a[8]
address_a[9] => altsyncram_1gp2:altsyncram1.address_a[9]
clock0 => altsyncram_1gp2:altsyncram1.clock0
data_a[0] => altsyncram_1gp2:altsyncram1.data_a[0]
data_a[1] => altsyncram_1gp2:altsyncram1.data_a[1]
data_a[2] => altsyncram_1gp2:altsyncram1.data_a[2]
data_a[3] => altsyncram_1gp2:altsyncram1.data_a[3]
data_a[4] => altsyncram_1gp2:altsyncram1.data_a[4]
data_a[5] => altsyncram_1gp2:altsyncram1.data_a[5]
data_a[6] => altsyncram_1gp2:altsyncram1.data_a[6]
data_a[7] => altsyncram_1gp2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_1gp2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_1gp2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_1gp2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_1gp2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_1gp2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_1gp2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_1gp2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_1gp2:altsyncram1.q_a[7]
wren_a => altsyncram_1gp2:altsyncram1.wren_a


|RVCore|MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|RVCore|MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|RVCore|MMU:inst26|RAMPart:RAMUnit2|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|RVCore|MMU:inst26|RAMPart:RAMUnit3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|RVCore|MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component
wren_a => altsyncram_i2s3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i2s3:auto_generated.data_a[0]
data_a[1] => altsyncram_i2s3:auto_generated.data_a[1]
data_a[2] => altsyncram_i2s3:auto_generated.data_a[2]
data_a[3] => altsyncram_i2s3:auto_generated.data_a[3]
data_a[4] => altsyncram_i2s3:auto_generated.data_a[4]
data_a[5] => altsyncram_i2s3:auto_generated.data_a[5]
data_a[6] => altsyncram_i2s3:auto_generated.data_a[6]
data_a[7] => altsyncram_i2s3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i2s3:auto_generated.address_a[0]
address_a[1] => altsyncram_i2s3:auto_generated.address_a[1]
address_a[2] => altsyncram_i2s3:auto_generated.address_a[2]
address_a[3] => altsyncram_i2s3:auto_generated.address_a[3]
address_a[4] => altsyncram_i2s3:auto_generated.address_a[4]
address_a[5] => altsyncram_i2s3:auto_generated.address_a[5]
address_a[6] => altsyncram_i2s3:auto_generated.address_a[6]
address_a[7] => altsyncram_i2s3:auto_generated.address_a[7]
address_a[8] => altsyncram_i2s3:auto_generated.address_a[8]
address_a[9] => altsyncram_i2s3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i2s3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i2s3:auto_generated.q_a[0]
q_a[1] <= altsyncram_i2s3:auto_generated.q_a[1]
q_a[2] <= altsyncram_i2s3:auto_generated.q_a[2]
q_a[3] <= altsyncram_i2s3:auto_generated.q_a[3]
q_a[4] <= altsyncram_i2s3:auto_generated.q_a[4]
q_a[5] <= altsyncram_i2s3:auto_generated.q_a[5]
q_a[6] <= altsyncram_i2s3:auto_generated.q_a[6]
q_a[7] <= altsyncram_i2s3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|RVCore|MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated
address_a[0] => altsyncram_1gp2:altsyncram1.address_a[0]
address_a[1] => altsyncram_1gp2:altsyncram1.address_a[1]
address_a[2] => altsyncram_1gp2:altsyncram1.address_a[2]
address_a[3] => altsyncram_1gp2:altsyncram1.address_a[3]
address_a[4] => altsyncram_1gp2:altsyncram1.address_a[4]
address_a[5] => altsyncram_1gp2:altsyncram1.address_a[5]
address_a[6] => altsyncram_1gp2:altsyncram1.address_a[6]
address_a[7] => altsyncram_1gp2:altsyncram1.address_a[7]
address_a[8] => altsyncram_1gp2:altsyncram1.address_a[8]
address_a[9] => altsyncram_1gp2:altsyncram1.address_a[9]
clock0 => altsyncram_1gp2:altsyncram1.clock0
data_a[0] => altsyncram_1gp2:altsyncram1.data_a[0]
data_a[1] => altsyncram_1gp2:altsyncram1.data_a[1]
data_a[2] => altsyncram_1gp2:altsyncram1.data_a[2]
data_a[3] => altsyncram_1gp2:altsyncram1.data_a[3]
data_a[4] => altsyncram_1gp2:altsyncram1.data_a[4]
data_a[5] => altsyncram_1gp2:altsyncram1.data_a[5]
data_a[6] => altsyncram_1gp2:altsyncram1.data_a[6]
data_a[7] => altsyncram_1gp2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_1gp2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_1gp2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_1gp2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_1gp2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_1gp2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_1gp2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_1gp2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_1gp2:altsyncram1.q_a[7]
wren_a => altsyncram_1gp2:altsyncram1.wren_a


|RVCore|MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|altsyncram_1gp2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|RVCore|MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|RVCore|MMU:inst26|RAMPart:RAMUnit3|altsyncram:altsyncram_component|altsyncram_i2s3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|RVCore|SELECTOR:inst30
ALUI[0] => RESULT.DATAB
ALUI[1] => RESULT.DATAB
ALUI[2] => RESULT.DATAB
ALUI[3] => RESULT.DATAB
ALUI[4] => RESULT.DATAB
ALUI[5] => RESULT.DATAB
ALUI[6] => RESULT.DATAB
ALUI[7] => RESULT.DATAB
ALUI[8] => RESULT.DATAB
ALUI[9] => RESULT.DATAB
ALUI[10] => RESULT.DATAB
ALUI[11] => RESULT.DATAB
ALUI[12] => RESULT.DATAB
ALUI[13] => RESULT.DATAB
ALUI[14] => RESULT.DATAB
ALUI[15] => RESULT.DATAB
ALUI[16] => RESULT.DATAB
ALUI[17] => RESULT.DATAB
ALUI[18] => RESULT.DATAB
ALUI[19] => RESULT.DATAB
ALUI[20] => RESULT.DATAB
ALUI[21] => RESULT.DATAB
ALUI[22] => RESULT.DATAB
ALUI[23] => RESULT.DATAB
ALUI[24] => RESULT.DATAB
ALUI[25] => RESULT.DATAB
ALUI[26] => RESULT.DATAB
ALUI[27] => RESULT.DATAB
ALUI[28] => RESULT.DATAB
ALUI[29] => RESULT.DATAB
ALUI[30] => RESULT.DATAB
ALUI[31] => RESULT.DATAB
MEMI[0] => RESULT.DATAB
MEMI[1] => RESULT.DATAB
MEMI[2] => RESULT.DATAB
MEMI[3] => RESULT.DATAB
MEMI[4] => RESULT.DATAB
MEMI[5] => RESULT.DATAB
MEMI[6] => RESULT.DATAB
MEMI[7] => RESULT.DATAB
MEMI[8] => RESULT.DATAB
MEMI[9] => RESULT.DATAB
MEMI[10] => RESULT.DATAB
MEMI[11] => RESULT.DATAB
MEMI[12] => RESULT.DATAB
MEMI[13] => RESULT.DATAB
MEMI[14] => RESULT.DATAB
MEMI[15] => RESULT.DATAB
MEMI[16] => RESULT.DATAB
MEMI[17] => RESULT.DATAB
MEMI[18] => RESULT.DATAB
MEMI[19] => RESULT.DATAB
MEMI[20] => RESULT.DATAB
MEMI[21] => RESULT.DATAB
MEMI[22] => RESULT.DATAB
MEMI[23] => RESULT.DATAB
MEMI[24] => RESULT.DATAB
MEMI[25] => RESULT.DATAB
MEMI[26] => RESULT.DATAB
MEMI[27] => RESULT.DATAB
MEMI[28] => RESULT.DATAB
MEMI[29] => RESULT.DATAB
MEMI[30] => RESULT.DATAB
MEMI[31] => RESULT.DATAB
RETN[0] => RESULT.DATAB
RETN[1] => RESULT.DATAB
RETN[2] => RESULT.DATAB
RETN[3] => RESULT.DATAB
RETN[4] => RESULT.DATAB
RETN[5] => RESULT.DATAB
RETN[6] => RESULT.DATAB
RETN[7] => RESULT.DATAB
RETN[8] => RESULT.DATAB
RETN[9] => RESULT.DATAB
RETN[10] => RESULT.DATAB
RETN[11] => RESULT.DATAB
RETN[12] => RESULT.DATAB
RETN[13] => RESULT.DATAB
RETN[14] => RESULT.DATAB
RETN[15] => RESULT.DATAB
RETN[16] => RESULT.DATAB
RETN[17] => RESULT.DATAB
RETN[18] => RESULT.DATAB
RETN[19] => RESULT.DATAB
RETN[20] => RESULT.DATAB
RETN[21] => RESULT.DATAB
RETN[22] => RESULT.DATAB
RETN[23] => RESULT.DATAB
RETN[24] => RESULT.DATAB
RETN[25] => RESULT.DATAB
RETN[26] => RESULT.DATAB
RETN[27] => RESULT.DATAB
RETN[28] => RESULT.DATAB
RETN[29] => RESULT.DATAB
RETN[30] => RESULT.DATAB
RETN[31] => RESULT.DATAB
PICK[0] => Equal0.IN1
PICK[0] => Equal1.IN1
PICK[0] => Equal2.IN0
PICK[1] => Equal0.IN0
PICK[1] => Equal1.IN0
PICK[1] => Equal2.IN1
RESULT[0] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[1] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[2] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[3] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[4] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[5] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[6] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[7] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[8] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[9] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[10] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[11] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[12] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[13] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[14] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[15] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[16] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[17] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[18] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[19] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[20] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[21] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[22] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[23] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[24] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[25] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[26] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[27] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[28] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[29] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[30] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[31] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE


|RVCore|ADDER:inst28
INPUT_A[0] => Add0.IN33
INPUT_A[1] => Add0.IN32
INPUT_A[2] => Add0.IN31
INPUT_A[3] => Add0.IN30
INPUT_A[4] => Add0.IN29
INPUT_A[5] => Add0.IN28
INPUT_A[6] => Add0.IN27
INPUT_A[7] => Add0.IN26
INPUT_A[8] => Add0.IN25
INPUT_A[9] => Add0.IN24
INPUT_A[10] => Add0.IN23
INPUT_A[11] => Add0.IN22
INPUT_A[12] => Add0.IN21
INPUT_A[13] => Add0.IN20
INPUT_A[14] => Add0.IN19
INPUT_A[15] => Add0.IN18
INPUT_A[16] => Add0.IN17
INPUT_A[17] => Add0.IN16
INPUT_A[18] => Add0.IN15
INPUT_A[19] => Add0.IN14
INPUT_A[20] => Add0.IN13
INPUT_A[21] => Add0.IN12
INPUT_A[22] => Add0.IN11
INPUT_A[23] => Add0.IN10
INPUT_A[24] => Add0.IN9
INPUT_A[25] => Add0.IN8
INPUT_A[26] => Add0.IN7
INPUT_A[27] => Add0.IN6
INPUT_A[28] => Add0.IN5
INPUT_A[29] => Add0.IN4
INPUT_A[30] => Add0.IN3
INPUT_A[31] => Add0.IN1
INPUT_A[31] => Add0.IN2
INPUT_B[0] => Add0.IN66
INPUT_B[1] => Add0.IN65
INPUT_B[2] => Add0.IN64
INPUT_B[3] => Add0.IN63
INPUT_B[4] => Add0.IN62
INPUT_B[5] => Add0.IN61
INPUT_B[6] => Add0.IN60
INPUT_B[7] => Add0.IN59
INPUT_B[8] => Add0.IN58
INPUT_B[9] => Add0.IN57
INPUT_B[10] => Add0.IN56
INPUT_B[11] => Add0.IN55
INPUT_B[12] => Add0.IN54
INPUT_B[13] => Add0.IN53
INPUT_B[14] => Add0.IN52
INPUT_B[15] => Add0.IN51
INPUT_B[16] => Add0.IN50
INPUT_B[17] => Add0.IN49
INPUT_B[18] => Add0.IN48
INPUT_B[19] => Add0.IN47
INPUT_B[20] => Add0.IN46
INPUT_B[21] => Add0.IN45
INPUT_B[22] => Add0.IN44
INPUT_B[23] => Add0.IN43
INPUT_B[24] => Add0.IN42
INPUT_B[25] => Add0.IN41
INPUT_B[26] => Add0.IN40
INPUT_B[27] => Add0.IN39
INPUT_B[28] => Add0.IN38
INPUT_B[29] => Add0.IN37
INPUT_B[30] => Add0.IN36
INPUT_B[31] => Add0.IN34
INPUT_B[31] => Add0.IN35
OUTPUT[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|RVCore|Constant4:inst29
result[0] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[0]
result[1] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[1]
result[2] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[2]
result[3] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[3]
result[4] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[4]
result[5] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[5]
result[6] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[6]
result[7] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[7]
result[8] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[8]
result[9] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[9]
result[10] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[10]
result[11] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[11]
result[12] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[12]
result[13] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[13]
result[14] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[14]
result[15] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[15]
result[16] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[16]
result[17] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[17]
result[18] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[18]
result[19] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[19]
result[20] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[20]
result[21] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[21]
result[22] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[22]
result[23] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[23]
result[24] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[24]
result[25] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[25]
result[26] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[26]
result[27] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[27]
result[28] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[28]
result[29] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[29]
result[30] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[30]
result[31] <= Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component.result[31]


|RVCore|Constant4:inst29|Constant4_lpm_constant_v09:Constant4_lpm_constant_v09_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <VCC>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|RVCore|Mux32:inst13
OUTPUT[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst3[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst3[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst3[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst3[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst3[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst3[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst3[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst3[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst3[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst3[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst3[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst3[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst3[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst3[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst3[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst3[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst3[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst3[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst3[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst3[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst3[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst3[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst3[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst3[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst3[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst3[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst3[31].DB_MAX_OUTPUT_PORT_TYPE
SWITCHER => inst2.IN0
SWITCHER => inst[31].IN1
SWITCHER => inst[30].IN1
SWITCHER => inst[29].IN1
SWITCHER => inst[28].IN1
SWITCHER => inst[27].IN1
SWITCHER => inst[26].IN1
SWITCHER => inst[25].IN1
SWITCHER => inst[24].IN1
SWITCHER => inst[23].IN1
SWITCHER => inst[22].IN1
SWITCHER => inst[21].IN1
SWITCHER => inst[20].IN1
SWITCHER => inst[19].IN1
SWITCHER => inst[18].IN1
SWITCHER => inst[17].IN1
SWITCHER => inst[16].IN1
SWITCHER => inst[15].IN1
SWITCHER => inst[14].IN1
SWITCHER => inst[13].IN1
SWITCHER => inst[12].IN1
SWITCHER => inst[11].IN1
SWITCHER => inst[10].IN1
SWITCHER => inst[9].IN1
SWITCHER => inst[8].IN1
SWITCHER => inst[7].IN1
SWITCHER => inst[6].IN1
SWITCHER => inst[5].IN1
SWITCHER => inst[4].IN1
SWITCHER => inst[3].IN1
SWITCHER => inst[2].IN1
SWITCHER => inst[1].IN1
SWITCHER => inst[0].IN1
INPUT_B[0] => inst1[0].IN1
INPUT_B[1] => inst1[1].IN1
INPUT_B[2] => inst1[2].IN1
INPUT_B[3] => inst1[3].IN1
INPUT_B[4] => inst1[4].IN1
INPUT_B[5] => inst1[5].IN1
INPUT_B[6] => inst1[6].IN1
INPUT_B[7] => inst1[7].IN1
INPUT_B[8] => inst1[8].IN1
INPUT_B[9] => inst1[9].IN1
INPUT_B[10] => inst1[10].IN1
INPUT_B[11] => inst1[11].IN1
INPUT_B[12] => inst1[12].IN1
INPUT_B[13] => inst1[13].IN1
INPUT_B[14] => inst1[14].IN1
INPUT_B[15] => inst1[15].IN1
INPUT_B[16] => inst1[16].IN1
INPUT_B[17] => inst1[17].IN1
INPUT_B[18] => inst1[18].IN1
INPUT_B[19] => inst1[19].IN1
INPUT_B[20] => inst1[20].IN1
INPUT_B[21] => inst1[21].IN1
INPUT_B[22] => inst1[22].IN1
INPUT_B[23] => inst1[23].IN1
INPUT_B[24] => inst1[24].IN1
INPUT_B[25] => inst1[25].IN1
INPUT_B[26] => inst1[26].IN1
INPUT_B[27] => inst1[27].IN1
INPUT_B[28] => inst1[28].IN1
INPUT_B[29] => inst1[29].IN1
INPUT_B[30] => inst1[30].IN1
INPUT_B[31] => inst1[31].IN1
INPUT_A[0] => inst[0].IN0
INPUT_A[1] => inst[1].IN0
INPUT_A[2] => inst[2].IN0
INPUT_A[3] => inst[3].IN0
INPUT_A[4] => inst[4].IN0
INPUT_A[5] => inst[5].IN0
INPUT_A[6] => inst[6].IN0
INPUT_A[7] => inst[7].IN0
INPUT_A[8] => inst[8].IN0
INPUT_A[9] => inst[9].IN0
INPUT_A[10] => inst[10].IN0
INPUT_A[11] => inst[11].IN0
INPUT_A[12] => inst[12].IN0
INPUT_A[13] => inst[13].IN0
INPUT_A[14] => inst[14].IN0
INPUT_A[15] => inst[15].IN0
INPUT_A[16] => inst[16].IN0
INPUT_A[17] => inst[17].IN0
INPUT_A[18] => inst[18].IN0
INPUT_A[19] => inst[19].IN0
INPUT_A[20] => inst[20].IN0
INPUT_A[21] => inst[21].IN0
INPUT_A[22] => inst[22].IN0
INPUT_A[23] => inst[23].IN0
INPUT_A[24] => inst[24].IN0
INPUT_A[25] => inst[25].IN0
INPUT_A[26] => inst[26].IN0
INPUT_A[27] => inst[27].IN0
INPUT_A[28] => inst[28].IN0
INPUT_A[29] => inst[29].IN0
INPUT_A[30] => inst[30].IN0
INPUT_A[31] => inst[31].IN0


|RVCore|Mux32:inst12
OUTPUT[0] <= inst3[0].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[1] <= inst3[1].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[2] <= inst3[2].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[3] <= inst3[3].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[4] <= inst3[4].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[5] <= inst3[5].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[6] <= inst3[6].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[7] <= inst3[7].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[8] <= inst3[8].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[9] <= inst3[9].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[10] <= inst3[10].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[11] <= inst3[11].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[12] <= inst3[12].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[13] <= inst3[13].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[14] <= inst3[14].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[15] <= inst3[15].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[16] <= inst3[16].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[17] <= inst3[17].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[18] <= inst3[18].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[19] <= inst3[19].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[20] <= inst3[20].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[21] <= inst3[21].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[22] <= inst3[22].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[23] <= inst3[23].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[24] <= inst3[24].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[25] <= inst3[25].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[26] <= inst3[26].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[27] <= inst3[27].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[28] <= inst3[28].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[29] <= inst3[29].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[30] <= inst3[30].DB_MAX_OUTPUT_PORT_TYPE
OUTPUT[31] <= inst3[31].DB_MAX_OUTPUT_PORT_TYPE
SWITCHER => inst2.IN0
SWITCHER => inst[31].IN1
SWITCHER => inst[30].IN1
SWITCHER => inst[29].IN1
SWITCHER => inst[28].IN1
SWITCHER => inst[27].IN1
SWITCHER => inst[26].IN1
SWITCHER => inst[25].IN1
SWITCHER => inst[24].IN1
SWITCHER => inst[23].IN1
SWITCHER => inst[22].IN1
SWITCHER => inst[21].IN1
SWITCHER => inst[20].IN1
SWITCHER => inst[19].IN1
SWITCHER => inst[18].IN1
SWITCHER => inst[17].IN1
SWITCHER => inst[16].IN1
SWITCHER => inst[15].IN1
SWITCHER => inst[14].IN1
SWITCHER => inst[13].IN1
SWITCHER => inst[12].IN1
SWITCHER => inst[11].IN1
SWITCHER => inst[10].IN1
SWITCHER => inst[9].IN1
SWITCHER => inst[8].IN1
SWITCHER => inst[7].IN1
SWITCHER => inst[6].IN1
SWITCHER => inst[5].IN1
SWITCHER => inst[4].IN1
SWITCHER => inst[3].IN1
SWITCHER => inst[2].IN1
SWITCHER => inst[1].IN1
SWITCHER => inst[0].IN1
INPUT_B[0] => inst1[0].IN1
INPUT_B[1] => inst1[1].IN1
INPUT_B[2] => inst1[2].IN1
INPUT_B[3] => inst1[3].IN1
INPUT_B[4] => inst1[4].IN1
INPUT_B[5] => inst1[5].IN1
INPUT_B[6] => inst1[6].IN1
INPUT_B[7] => inst1[7].IN1
INPUT_B[8] => inst1[8].IN1
INPUT_B[9] => inst1[9].IN1
INPUT_B[10] => inst1[10].IN1
INPUT_B[11] => inst1[11].IN1
INPUT_B[12] => inst1[12].IN1
INPUT_B[13] => inst1[13].IN1
INPUT_B[14] => inst1[14].IN1
INPUT_B[15] => inst1[15].IN1
INPUT_B[16] => inst1[16].IN1
INPUT_B[17] => inst1[17].IN1
INPUT_B[18] => inst1[18].IN1
INPUT_B[19] => inst1[19].IN1
INPUT_B[20] => inst1[20].IN1
INPUT_B[21] => inst1[21].IN1
INPUT_B[22] => inst1[22].IN1
INPUT_B[23] => inst1[23].IN1
INPUT_B[24] => inst1[24].IN1
INPUT_B[25] => inst1[25].IN1
INPUT_B[26] => inst1[26].IN1
INPUT_B[27] => inst1[27].IN1
INPUT_B[28] => inst1[28].IN1
INPUT_B[29] => inst1[29].IN1
INPUT_B[30] => inst1[30].IN1
INPUT_B[31] => inst1[31].IN1
INPUT_A[0] => inst[0].IN0
INPUT_A[1] => inst[1].IN0
INPUT_A[2] => inst[2].IN0
INPUT_A[3] => inst[3].IN0
INPUT_A[4] => inst[4].IN0
INPUT_A[5] => inst[5].IN0
INPUT_A[6] => inst[6].IN0
INPUT_A[7] => inst[7].IN0
INPUT_A[8] => inst[8].IN0
INPUT_A[9] => inst[9].IN0
INPUT_A[10] => inst[10].IN0
INPUT_A[11] => inst[11].IN0
INPUT_A[12] => inst[12].IN0
INPUT_A[13] => inst[13].IN0
INPUT_A[14] => inst[14].IN0
INPUT_A[15] => inst[15].IN0
INPUT_A[16] => inst[16].IN0
INPUT_A[17] => inst[17].IN0
INPUT_A[18] => inst[18].IN0
INPUT_A[19] => inst[19].IN0
INPUT_A[20] => inst[20].IN0
INPUT_A[21] => inst[21].IN0
INPUT_A[22] => inst[22].IN0
INPUT_A[23] => inst[23].IN0
INPUT_A[24] => inst[24].IN0
INPUT_A[25] => inst[25].IN0
INPUT_A[26] => inst[26].IN0
INPUT_A[27] => inst[27].IN0
INPUT_A[28] => inst[28].IN0
INPUT_A[29] => inst[29].IN0
INPUT_A[30] => inst[30].IN0
INPUT_A[31] => inst[31].IN0


