Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Oct  2 01:58:14 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -5.459ns  (required time - arrival time)
  Source:                 mvg/vcount_out_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_green/disparity_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.815ns  (logic 10.511ns (55.865%)  route 8.304ns (44.135%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 11.919 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.024ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=140, estimated)      1.566    -1.024    mvg/clk_pixel
    SLICE_X9Y14          FDRE                                         r  mvg/vcount_out_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.568 r  mvg/vcount_out_reg[1]_replica/Q
                         net (fo=2, estimated)        0.599     0.031    mvg/Q[1]_repN
    SLICE_X11Y15         LUT2 (Prop_lut2_I0_O)        0.124     0.155 r  mvg/red_out3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.155    msp/cs/red_out2__1_1[1]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.705 r  msp/cs/red_out3_carry/CO[3]
                         net (fo=1, estimated)        0.000     0.705    msp/cs/red_out3_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.819 r  msp/cs/red_out3_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     0.819    msp/cs/red_out3_carry__0_n_0
    SLICE_X11Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.058 r  msp/cs/red_out3_carry__1/O[2]
                         net (fo=58, estimated)       0.752     1.810    msp/cs/red_out3_carry__1_n_5
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.214     6.024 r  msp/cs/red_out2__0/PCOUT[47]
                         net (fo=1, estimated)        0.000     6.024    msp/cs/red_out2__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.542 r  msp/cs/red_out2__1/P[0]
                         net (fo=2, estimated)        0.694     8.236    msp/cs/red_out2__1_n_105
    SLICE_X12Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     8.756 r  msp/cs/red_out2_carry/CO[3]
                         net (fo=1, estimated)        0.000     8.756    msp/cs/red_out2_carry_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.873 r  msp/cs/red_out2_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     8.873    msp/cs/red_out2_carry__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.196 r  msp/cs/red_out2_carry__1/O[1]
                         net (fo=1, estimated)        0.820    10.016    msp/cs/red_out2_carry__1_n_6
    SLICE_X12Y16         LUT2 (Prop_lut2_I1_O)        0.306    10.322 r  msp/cs/red_out1_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.322    msp/cs/red_out1_carry__5_i_3_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.855 r  msp/cs/red_out1_carry__5/CO[3]
                         net (fo=1, estimated)        0.000    10.855    msp/cs/red_out1_carry__5_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.178 f  msp/cs/red_out1_carry__6/O[1]
                         net (fo=2, estimated)        0.442    11.620    msp/cs/dist_sqd[29]
    SLICE_X15Y16         LUT4 (Prop_lut4_I1_O)        0.306    11.926 f  msp/cs/disparity[1]_i_12/O
                         net (fo=3, estimated)        0.979    12.905    msp/cs/disparity[1]_i_12_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I1_O)        0.124    13.029 r  msp/cs/disparity[1]_i_5__0/O
                         net (fo=42, estimated)       1.245    14.274    mtpg/tmds_out_reg[4]
    SLICE_X7Y14          LUT6 (Prop_lut6_I1_O)        0.124    14.398 r  mtpg/tmds_out[9]_i_2__0_comp_4/O
                         net (fo=25, estimated)       0.353    14.751    mtpg/tmds_out[9]_i_2__0_n_0
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.124    14.875 f  mtpg/disparity[4]_i_26/O
                         net (fo=3, estimated)        0.803    15.678    mtpg/disparity[4]_i_26_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I4_O)        0.124    15.802 r  mtpg/disparity[4]_i_9__0/O
                         net (fo=8, estimated)        0.465    16.267    mtpg/disparity[1]_i_5_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I3_O)        0.124    16.391 r  mtpg/disparity[4]_i_15__0_comp/O
                         net (fo=1, estimated)        0.807    17.198    mtpg/disparity[4]_i_15__0_n_0
    SLICE_X5Y16          LUT6 (Prop_lut6_I0_O)        0.124    17.322 r  mtpg/disparity[4]_i_4__1/O
                         net (fo=1, estimated)        0.345    17.667    mtpg/disparity[4]_i_4__1_n_0
    SLICE_X5Y15          LUT5 (Prop_lut5_I2_O)        0.124    17.791 r  mtpg/disparity[4]_i_1__1/O
                         net (fo=1, routed)           0.000    17.791    tmds_green/D[3]
    SLICE_X5Y15          FDRE                                         r  tmds_green/disparity_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=140, estimated)      1.514    11.919    tmds_green/clk_pixel
    SLICE_X5Y15          FDRE                                         r  tmds_green/disparity_reg[4]/C
                         clock pessimism              0.553    12.471    
                         clock uncertainty           -0.168    12.303    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)        0.029    12.332    tmds_green/disparity_reg[4]
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                         -17.791    
  -------------------------------------------------------------------
                         slack                                 -5.459    




