Analysis & Synthesis report for vga_top
Mon Nov 29 22:41:04 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: vga_controller:U2
 19. Parameter Settings for User Entity Instance: hw_image_generator:U3
 20. Parameter Settings for User Entity Instance: ship_controller:U7|ADXL345_controller:U0|gsensor:U0
 21. Parameter Settings for User Entity Instance: ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0
 22. Parameter Settings for User Entity Instance: ship_collision_detector:U8
 23. Parameter Settings for Inferred Entity Instance: score_keeper:U10|lpm_divide:Div1
 24. Parameter Settings for Inferred Entity Instance: score_keeper:U10|lpm_divide:Div0
 25. Parameter Settings for Inferred Entity Instance: score_keeper:U10|lpm_mult:Mult0
 26. altpll Parameter Settings by Entity Instance
 27. lpm_mult Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "laser_controller:U11"
 29. Port Connectivity Checks: "alien_spawning:U9|PRNG:RNG"
 30. Port Connectivity Checks: "alien_spawning:U9"
 31. Port Connectivity Checks: "ship_controller:U7|updown_count:Y1"
 32. Port Connectivity Checks: "ship_controller:U7|updown_count:X1"
 33. Port Connectivity Checks: "ship_controller:U7|ADXL345_controller:U0"
 34. Port Connectivity Checks: "Alien_Movement:U6"
 35. Port Connectivity Checks: "Alien_Movement:U5"
 36. Port Connectivity Checks: "Alien_Movement:U4"
 37. Port Connectivity Checks: "hw_image_generator:U3"
 38. Port Connectivity Checks: "vga_controller:U2"
 39. Port Connectivity Checks: "pll:pll_inst"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 29 22:41:04 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; vga_top                                     ;
; Top-level Entity Name              ; vga_top                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 7,309                                       ;
;     Total combinational functions  ; 7,053                                       ;
;     Dedicated logic registers      ; 1,188                                       ;
; Total registers                    ; 1188                                        ;
; Total pins                         ; 84                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; vga_top            ; vga_top            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; ip/score_keeper.vhd              ; yes             ; User VHDL File               ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd         ;         ;
; ip/laser_Creator.vhd             ; yes             ; User VHDL File               ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/laser_Creator.vhd        ;         ;
; ip/PRNG.vhd                      ; yes             ; User VHDL File               ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd                 ;         ;
; ip/up_down_counter.vhd           ; yes             ; User VHDL File               ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd      ;         ;
; ip/spi.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/spi.sv                   ;         ;
; ip/ship_movement.vhd             ; yes             ; User VHDL File               ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd        ;         ;
; ip/gsensor.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv               ;         ;
; ip/ADXL345_controller.vhd        ; yes             ; User VHDL File               ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ADXL345_controller.vhd   ;         ;
; vga_top_level.vhd                ; yes             ; User VHDL File               ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd           ;         ;
; vga_pll_25_175.vhd               ; yes             ; User Wizard-Generated File   ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd          ;         ;
; vga_controller.vhd               ; yes             ; User VHDL File               ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_controller.vhd          ;         ;
; hw_image_generator.vhd           ; yes             ; User VHDL File               ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd      ;         ;
; ip/Alien_Movement.vhd            ; yes             ; User VHDL File               ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd       ;         ;
; ip/pll.vhd                       ; yes             ; User Wizard-Generated File   ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd                  ;         ;
; ship_collision_detector.vhd      ; yes             ; User VHDL File               ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd ;         ;
; alien_spawning.vhd               ; yes             ; User VHDL File               ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                       ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                   ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                  ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/pll_altpll.v             ;         ;
; db/vga_pll_25_175_altpll.v       ; yes             ; Auto-Generated Megafunction  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/vga_pll_25_175_altpll.v  ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                   ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                  ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc              ;         ;
; db/lpm_divide_fbo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_divide_fbo.tdf       ;         ;
; db/abs_divider_kbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/abs_divider_kbg.tdf      ;         ;
; db/alt_u_div_she.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/alt_u_div_she.tdf        ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/add_sub_t3c.tdf          ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/add_sub_u3c.tdf          ;         ;
; db/lpm_abs_o99.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_abs_o99.tdf          ;         ;
; db/lpm_abs_8b9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_abs_8b9.tdf          ;         ;
; db/lpm_divide_ibo.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_divide_ibo.tdf       ;         ;
; db/abs_divider_nbg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/abs_divider_nbg.tdf      ;         ;
; db/alt_u_div_2ie.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/alt_u_div_2ie.tdf        ;         ;
; db/lpm_abs_r99.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_abs_r99.tdf          ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                  ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                     ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                     ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                     ;         ;
; db/mult_ris.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/mult_ris.tdf             ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 7,309       ;
;                                             ;             ;
; Total combinational functions               ; 7053        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1403        ;
;     -- 3 input functions                    ; 2751        ;
;     -- <=2 input functions                  ; 2899        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2779        ;
;     -- arithmetic mode                      ; 4274        ;
;                                             ;             ;
; Total registers                             ; 1188        ;
;     -- Dedicated logic registers            ; 1188        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 84          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 4           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; pixel_clk_s ;
; Maximum fan-out                             ; 1016        ;
; Total fan-out                               ; 23833       ;
; Average fan-out                             ; 2.83        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                    ; Entity Name             ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |vga_top                                        ; 7053 (2)            ; 1188 (1)                  ; 0           ; 0          ; 4            ; 0       ; 2         ; 84   ; 0            ; 0          ; |vga_top                                                                                                               ; vga_top                 ; work         ;
;    |Alien_Movement:U4|                          ; 93 (93)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|Alien_Movement:U4                                                                                             ; Alien_Movement          ; work         ;
;    |Alien_Movement:U5|                          ; 92 (92)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|Alien_Movement:U5                                                                                             ; Alien_Movement          ; work         ;
;    |Alien_Movement:U6|                          ; 92 (92)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|Alien_Movement:U6                                                                                             ; Alien_Movement          ; work         ;
;    |alien_spawning:U9|                          ; 1785 (1785)         ; 254 (254)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|alien_spawning:U9                                                                                             ; alien_spawning          ; work         ;
;    |hw_image_generator:U3|                      ; 1250 (1250)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|hw_image_generator:U3                                                                                         ; hw_image_generator      ; work         ;
;    |laser_controller:U11|                       ; 722 (722)           ; 404 (404)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|laser_controller:U11                                                                                          ; laser_controller        ; work         ;
;    |score_keeper:U10|                           ; 1455 (173)          ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |vga_top|score_keeper:U10                                                                                              ; score_keeper            ; work         ;
;       |lpm_divide:Div0|                         ; 713 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|score_keeper:U10|lpm_divide:Div0                                                                              ; lpm_divide              ; work         ;
;          |lpm_divide_ibo:auto_generated|        ; 713 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|score_keeper:U10|lpm_divide:Div0|lpm_divide_ibo:auto_generated                                                ; lpm_divide_ibo          ; work         ;
;             |abs_divider_nbg:divider|           ; 713 (56)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|score_keeper:U10|lpm_divide:Div0|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider                        ; abs_divider_nbg         ; work         ;
;                |alt_u_div_2ie:divider|          ; 625 (625)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|score_keeper:U10|lpm_divide:Div0|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|alt_u_div_2ie:divider  ; alt_u_div_2ie           ; work         ;
;                |lpm_abs_8b9:my_abs_num|         ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|score_keeper:U10|lpm_divide:Div0|lpm_divide_ibo:auto_generated|abs_divider_nbg:divider|lpm_abs_8b9:my_abs_num ; lpm_abs_8b9             ; work         ;
;       |lpm_divide:Div1|                         ; 548 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|score_keeper:U10|lpm_divide:Div1                                                                              ; lpm_divide              ; work         ;
;          |lpm_divide_fbo:auto_generated|        ; 548 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|score_keeper:U10|lpm_divide:Div1|lpm_divide_fbo:auto_generated                                                ; lpm_divide_fbo          ; work         ;
;             |abs_divider_kbg:divider|           ; 548 (62)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|score_keeper:U10|lpm_divide:Div1|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider                        ; abs_divider_kbg         ; work         ;
;                |alt_u_div_she:divider|          ; 449 (449)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|score_keeper:U10|lpm_divide:Div1|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider  ; alt_u_div_she           ; work         ;
;                |lpm_abs_8b9:my_abs_num|         ; 37 (37)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|score_keeper:U10|lpm_divide:Div1|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|lpm_abs_8b9:my_abs_num ; lpm_abs_8b9             ; work         ;
;       |lpm_mult:Mult0|                          ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |vga_top|score_keeper:U10|lpm_mult:Mult0                                                                               ; lpm_mult                ; work         ;
;          |mult_ris:auto_generated|              ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |vga_top|score_keeper:U10|lpm_mult:Mult0|mult_ris:auto_generated                                                       ; mult_ris                ; work         ;
;    |ship_collision_detector:U8|                 ; 867 (867)           ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|ship_collision_detector:U8                                                                                    ; ship_collision_detector ; work         ;
;    |ship_controller:U7|                         ; 640 (10)            ; 261 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|ship_controller:U7                                                                                            ; ship_controller         ; work         ;
;       |ADXL345_controller:U0|                   ; 144 (0)             ; 133 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|ship_controller:U7|ADXL345_controller:U0                                                                      ; ADXL345_controller      ; work         ;
;          |gsensor:U0|                           ; 144 (100)           ; 133 (95)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0                                                           ; gsensor                 ; work         ;
;             |spi:u0|                            ; 44 (44)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0                                                    ; spi                     ; work         ;
;       |updown_count:X1|                         ; 256 (256)           ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|ship_controller:U7|updown_count:X1                                                                            ; updown_count            ; work         ;
;       |updown_count:Y1|                         ; 230 (230)           ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|ship_controller:U7|updown_count:Y1                                                                            ; updown_count            ; work         ;
;    |vga_controller:U2|                          ; 55 (55)             ; 43 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|vga_controller:U2                                                                                             ; vga_controller          ; work         ;
;    |vga_pll_25_175:U1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|vga_pll_25_175:U1                                                                                             ; vga_pll_25_175          ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|vga_pll_25_175:U1|altpll:altpll_component                                                                     ; altpll                  ; work         ;
;          |vga_pll_25_175_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |vga_top|vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated                                ; vga_pll_25_175_altpll   ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 1           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |vga_top|pll:pll_inst ; ip/pll.vhd      ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0|state ;
+-----------------+---------------+--------------+-----------------+------------------------+
; Name            ; state.TO_IDLE ; state.ACTIVE ; state.TO_ACTIVE ; state.IDLE             ;
+-----------------+---------------+--------------+-----------------+------------------------+
; state.IDLE      ; 0             ; 0            ; 0               ; 0                      ;
; state.TO_ACTIVE ; 0             ; 0            ; 1               ; 1                      ;
; state.ACTIVE    ; 0             ; 1            ; 0               ; 1                      ;
; state.TO_IDLE   ; 1             ; 0            ; 0               ; 1                      ;
+-----------------+---------------+--------------+-----------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                     ;
+--------------------------------------------------------------------+---------------------------------------------------+
; Register name                                                      ; Reason for Removal                                ;
+--------------------------------------------------------------------+---------------------------------------------------+
; laser_controller:U11|laser_state[3..31]                            ; Stuck at GND due to stuck port data_in            ;
; laser_controller:U11|reset_counter[1..31]                          ; Stuck at GND due to stuck port data_in            ;
; vga_controller:U2|column[10..30]                                   ; Stuck at GND due to stuck port data_in            ;
; vga_controller:U2|row[10..30]                                      ; Stuck at GND due to stuck port data_in            ;
; alien_spawning:U9|S_yVar[0]                                        ; Stuck at GND due to stuck port data_in            ;
; alien_spawning:U9|S_yVar[1]                                        ; Stuck at VCC due to stuck port data_in            ;
; alien_spawning:U9|L_yVar[0]                                        ; Stuck at GND due to stuck port data_in            ;
; alien_spawning:U9|S_y[0]                                           ; Stuck at GND due to stuck port data_in            ;
; alien_spawning:U9|S_y[1]                                           ; Stuck at VCC due to stuck port data_in            ;
; alien_spawning:U9|L_y[0]                                           ; Stuck at GND due to stuck port data_in            ;
; laser_controller:U11|start_laser                                   ; Merged with laser_controller:U11|reset_counter[0] ;
; vga_controller:U2|row[9]                                           ; Stuck at GND due to stuck port data_in            ;
; ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0|state~2 ; Lost fanout                                       ;
; ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0|state~3 ; Lost fanout                                       ;
; Total Number of Removed Registers = 112                            ;                                                   ;
+--------------------------------------------------------------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                      ;
+-----------------------------+---------------------------+----------------------------------------+
; Register name               ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------------------+---------------------------+----------------------------------------+
; alien_spawning:U9|S_yVar[0] ; Stuck at GND              ; alien_spawning:U9|S_y[0]               ;
;                             ; due to stuck port data_in ;                                        ;
; alien_spawning:U9|S_yVar[1] ; Stuck at VCC              ; alien_spawning:U9|S_y[1]               ;
;                             ; due to stuck port data_in ;                                        ;
; alien_spawning:U9|L_yVar[0] ; Stuck at GND              ; alien_spawning:U9|L_y[0]               ;
;                             ; due to stuck port data_in ;                                        ;
+-----------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1188  ;
; Number of registers using Synchronous Clear  ; 96    ;
; Number of registers using Synchronous Load   ; 287   ;
; Number of registers using Asynchronous Clear ; 225   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 937   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; vga_controller:U2|row[31]                       ; 23      ;
; Alien_Movement:U6|temp[9]                       ; 15      ;
; Alien_Movement:U6|temp[7]                       ; 15      ;
; Alien_Movement:U6|temp[4]                       ; 15      ;
; Alien_Movement:U6|temp[1]                       ; 25      ;
; Alien_Movement:U6|temp[0]                       ; 24      ;
; vga_controller:U2|column[0]                     ; 58      ;
; vga_controller:U2|column[31]                    ; 21      ;
; vga_controller:U2|row[0]                        ; 35      ;
; Alien_Movement:U5|temp[9]                       ; 14      ;
; Alien_Movement:U5|temp[7]                       ; 14      ;
; Alien_Movement:U5|temp[5]                       ; 14      ;
; Alien_Movement:U5|temp[4]                       ; 14      ;
; Alien_Movement:U5|temp[0]                       ; 24      ;
; ship_controller:U7|updown_count:X1|x_pos_sig[3] ; 13      ;
; ship_controller:U7|updown_count:X1|x_pos_sig[1] ; 18      ;
; ship_controller:U7|updown_count:Y1|x_pos_sig[8] ; 15      ;
; ship_controller:U7|updown_count:Y1|x_pos_sig[5] ; 15      ;
; ship_controller:U7|updown_count:Y1|x_pos_sig[3] ; 14      ;
; ship_controller:U7|updown_count:Y1|x_pos_sig[2] ; 15      ;
; ship_collision_detector:U8|lives_sig[0]         ; 3       ;
; ship_collision_detector:U8|lives_sig[1]         ; 3       ;
; Alien_Movement:U4|temp[9]                       ; 14      ;
; Alien_Movement:U4|temp[7]                       ; 14      ;
; Alien_Movement:U4|temp[6]                       ; 14      ;
; Alien_Movement:U4|temp[5]                       ; 14      ;
; Alien_Movement:U4|temp[1]                       ; 24      ;
; Alien_Movement:U4|temp[0]                       ; 24      ;
; ship_controller:U7|updown_count:X1|counter[14]  ; 3       ;
; ship_controller:U7|updown_count:X1|counter[4]   ; 3       ;
; ship_controller:U7|updown_count:X1|counter[15]  ; 4       ;
; ship_controller:U7|updown_count:X1|counter[9]   ; 4       ;
; ship_controller:U7|updown_count:X1|counter[8]   ; 4       ;
; ship_controller:U7|updown_count:X1|counter[6]   ; 4       ;
; ship_controller:U7|updown_count:Y1|counter[14]  ; 3       ;
; ship_controller:U7|updown_count:Y1|counter[4]   ; 3       ;
; ship_controller:U7|updown_count:Y1|counter[15]  ; 4       ;
; ship_controller:U7|updown_count:Y1|counter[9]   ; 4       ;
; ship_controller:U7|updown_count:Y1|counter[8]   ; 4       ;
; ship_controller:U7|updown_count:Y1|counter[6]   ; 4       ;
; Total number of inverted registers = 40         ;         ;
+-------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0|clk_counter[3] ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |vga_top|alien_spawning:U9|M_yVar[8]                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |vga_top|alien_spawning:U9|S_yVar[12]                                              ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |vga_top|alien_spawning:U9|L_yVar[18]                                              ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |vga_top|alien_spawning:U9|score[17]                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vga_top|laser_controller:U11|laser_8_x[14]                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vga_top|laser_controller:U11|laser_7_x[13]                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vga_top|laser_controller:U11|laser_6_x[15]                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vga_top|laser_controller:U11|laser_5_x[13]                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vga_top|laser_controller:U11|laser_4_x[17]                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vga_top|laser_controller:U11|laser_3_x[1]                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vga_top|laser_controller:U11|laser_2_x[22]                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |vga_top|laser_controller:U11|laser_1_x[27]                                        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |vga_top|ship_controller:U7|updown_count:Y1|counter[31]                            ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |vga_top|ship_controller:U7|updown_count:X1|counter[1]                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0|count[2]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0|idlecount[0]   ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |vga_top|ship_controller:U7|updown_count:Y1|x_pos_sig[24]                          ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |vga_top|ship_controller:U7|updown_count:X1|x_pos_sig[29]                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |vga_top|ship_controller:U7|updown_count:Y1|counter[4]                             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |vga_top|ship_controller:U7|updown_count:X1|counter[14]                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |vga_top|ship_controller:U7|updown_count:Y1|x_pos_sig[5]                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |vga_top|ship_controller:U7|updown_count:X1|x_pos_sig[1]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |vga_top|vga_controller:U2|v_count                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0|Selector3      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |vga_top|hw_image_generator:U3|green[0]                                            ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |vga_top|ship_controller:U7|ADXL345_controller:U0|gsensor:U0|Selector0             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 5000                  ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component ;
+-------------------------------+----------------------------------+---------------------+
; Parameter Name                ; Value                            ; Type                ;
+-------------------------------+----------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped             ;
; PLL_TYPE                      ; AUTO                             ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll_25_175 ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped             ;
; SCAN_CHAIN                    ; LONG                             ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped             ;
; LOCK_HIGH                     ; 1                                ; Untyped             ;
; LOCK_LOW                      ; 1                                ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped             ;
; SKIP_VCO                      ; OFF                              ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped             ;
; BANDWIDTH                     ; 0                                ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped             ;
; DOWN_SPREAD                   ; 0                                ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 74                               ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK0_DIVIDE_BY                ; 147                              ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped             ;
; DPA_DIVIDER                   ; 0                                ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped             ;
; VCO_MIN                       ; 0                                ; Untyped             ;
; VCO_MAX                       ; 0                                ; Untyped             ;
; VCO_CENTER                    ; 0                                ; Untyped             ;
; PFD_MIN                       ; 0                                ; Untyped             ;
; PFD_MAX                       ; 0                                ; Untyped             ;
; M_INITIAL                     ; 0                                ; Untyped             ;
; M                             ; 0                                ; Untyped             ;
; N                             ; 1                                ; Untyped             ;
; M2                            ; 1                                ; Untyped             ;
; N2                            ; 1                                ; Untyped             ;
; SS                            ; 1                                ; Untyped             ;
; C0_HIGH                       ; 0                                ; Untyped             ;
; C1_HIGH                       ; 0                                ; Untyped             ;
; C2_HIGH                       ; 0                                ; Untyped             ;
; C3_HIGH                       ; 0                                ; Untyped             ;
; C4_HIGH                       ; 0                                ; Untyped             ;
; C5_HIGH                       ; 0                                ; Untyped             ;
; C6_HIGH                       ; 0                                ; Untyped             ;
; C7_HIGH                       ; 0                                ; Untyped             ;
; C8_HIGH                       ; 0                                ; Untyped             ;
; C9_HIGH                       ; 0                                ; Untyped             ;
; C0_LOW                        ; 0                                ; Untyped             ;
; C1_LOW                        ; 0                                ; Untyped             ;
; C2_LOW                        ; 0                                ; Untyped             ;
; C3_LOW                        ; 0                                ; Untyped             ;
; C4_LOW                        ; 0                                ; Untyped             ;
; C5_LOW                        ; 0                                ; Untyped             ;
; C6_LOW                        ; 0                                ; Untyped             ;
; C7_LOW                        ; 0                                ; Untyped             ;
; C8_LOW                        ; 0                                ; Untyped             ;
; C9_LOW                        ; 0                                ; Untyped             ;
; C0_INITIAL                    ; 0                                ; Untyped             ;
; C1_INITIAL                    ; 0                                ; Untyped             ;
; C2_INITIAL                    ; 0                                ; Untyped             ;
; C3_INITIAL                    ; 0                                ; Untyped             ;
; C4_INITIAL                    ; 0                                ; Untyped             ;
; C5_INITIAL                    ; 0                                ; Untyped             ;
; C6_INITIAL                    ; 0                                ; Untyped             ;
; C7_INITIAL                    ; 0                                ; Untyped             ;
; C8_INITIAL                    ; 0                                ; Untyped             ;
; C9_INITIAL                    ; 0                                ; Untyped             ;
; C0_MODE                       ; BYPASS                           ; Untyped             ;
; C1_MODE                       ; BYPASS                           ; Untyped             ;
; C2_MODE                       ; BYPASS                           ; Untyped             ;
; C3_MODE                       ; BYPASS                           ; Untyped             ;
; C4_MODE                       ; BYPASS                           ; Untyped             ;
; C5_MODE                       ; BYPASS                           ; Untyped             ;
; C6_MODE                       ; BYPASS                           ; Untyped             ;
; C7_MODE                       ; BYPASS                           ; Untyped             ;
; C8_MODE                       ; BYPASS                           ; Untyped             ;
; C9_MODE                       ; BYPASS                           ; Untyped             ;
; C0_PH                         ; 0                                ; Untyped             ;
; C1_PH                         ; 0                                ; Untyped             ;
; C2_PH                         ; 0                                ; Untyped             ;
; C3_PH                         ; 0                                ; Untyped             ;
; C4_PH                         ; 0                                ; Untyped             ;
; C5_PH                         ; 0                                ; Untyped             ;
; C6_PH                         ; 0                                ; Untyped             ;
; C7_PH                         ; 0                                ; Untyped             ;
; C8_PH                         ; 0                                ; Untyped             ;
; C9_PH                         ; 0                                ; Untyped             ;
; L0_HIGH                       ; 1                                ; Untyped             ;
; L1_HIGH                       ; 1                                ; Untyped             ;
; G0_HIGH                       ; 1                                ; Untyped             ;
; G1_HIGH                       ; 1                                ; Untyped             ;
; G2_HIGH                       ; 1                                ; Untyped             ;
; G3_HIGH                       ; 1                                ; Untyped             ;
; E0_HIGH                       ; 1                                ; Untyped             ;
; E1_HIGH                       ; 1                                ; Untyped             ;
; E2_HIGH                       ; 1                                ; Untyped             ;
; E3_HIGH                       ; 1                                ; Untyped             ;
; L0_LOW                        ; 1                                ; Untyped             ;
; L1_LOW                        ; 1                                ; Untyped             ;
; G0_LOW                        ; 1                                ; Untyped             ;
; G1_LOW                        ; 1                                ; Untyped             ;
; G2_LOW                        ; 1                                ; Untyped             ;
; G3_LOW                        ; 1                                ; Untyped             ;
; E0_LOW                        ; 1                                ; Untyped             ;
; E1_LOW                        ; 1                                ; Untyped             ;
; E2_LOW                        ; 1                                ; Untyped             ;
; E3_LOW                        ; 1                                ; Untyped             ;
; L0_INITIAL                    ; 1                                ; Untyped             ;
; L1_INITIAL                    ; 1                                ; Untyped             ;
; G0_INITIAL                    ; 1                                ; Untyped             ;
; G1_INITIAL                    ; 1                                ; Untyped             ;
; G2_INITIAL                    ; 1                                ; Untyped             ;
; G3_INITIAL                    ; 1                                ; Untyped             ;
; E0_INITIAL                    ; 1                                ; Untyped             ;
; E1_INITIAL                    ; 1                                ; Untyped             ;
; E2_INITIAL                    ; 1                                ; Untyped             ;
; E3_INITIAL                    ; 1                                ; Untyped             ;
; L0_MODE                       ; BYPASS                           ; Untyped             ;
; L1_MODE                       ; BYPASS                           ; Untyped             ;
; G0_MODE                       ; BYPASS                           ; Untyped             ;
; G1_MODE                       ; BYPASS                           ; Untyped             ;
; G2_MODE                       ; BYPASS                           ; Untyped             ;
; G3_MODE                       ; BYPASS                           ; Untyped             ;
; E0_MODE                       ; BYPASS                           ; Untyped             ;
; E1_MODE                       ; BYPASS                           ; Untyped             ;
; E2_MODE                       ; BYPASS                           ; Untyped             ;
; E3_MODE                       ; BYPASS                           ; Untyped             ;
; L0_PH                         ; 0                                ; Untyped             ;
; L1_PH                         ; 0                                ; Untyped             ;
; G0_PH                         ; 0                                ; Untyped             ;
; G1_PH                         ; 0                                ; Untyped             ;
; G2_PH                         ; 0                                ; Untyped             ;
; G3_PH                         ; 0                                ; Untyped             ;
; E0_PH                         ; 0                                ; Untyped             ;
; E1_PH                         ; 0                                ; Untyped             ;
; E2_PH                         ; 0                                ; Untyped             ;
; E3_PH                         ; 0                                ; Untyped             ;
; M_PH                          ; 0                                ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped             ;
; CLK0_COUNTER                  ; G0                               ; Untyped             ;
; CLK1_COUNTER                  ; G0                               ; Untyped             ;
; CLK2_COUNTER                  ; G0                               ; Untyped             ;
; CLK3_COUNTER                  ; G0                               ; Untyped             ;
; CLK4_COUNTER                  ; G0                               ; Untyped             ;
; CLK5_COUNTER                  ; G0                               ; Untyped             ;
; CLK6_COUNTER                  ; E0                               ; Untyped             ;
; CLK7_COUNTER                  ; E1                               ; Untyped             ;
; CLK8_COUNTER                  ; E2                               ; Untyped             ;
; CLK9_COUNTER                  ; E3                               ; Untyped             ;
; L0_TIME_DELAY                 ; 0                                ; Untyped             ;
; L1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G0_TIME_DELAY                 ; 0                                ; Untyped             ;
; G1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G2_TIME_DELAY                 ; 0                                ; Untyped             ;
; G3_TIME_DELAY                 ; 0                                ; Untyped             ;
; E0_TIME_DELAY                 ; 0                                ; Untyped             ;
; E1_TIME_DELAY                 ; 0                                ; Untyped             ;
; E2_TIME_DELAY                 ; 0                                ; Untyped             ;
; E3_TIME_DELAY                 ; 0                                ; Untyped             ;
; M_TIME_DELAY                  ; 0                                ; Untyped             ;
; N_TIME_DELAY                  ; 0                                ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped             ;
; ENABLE0_COUNTER               ; L0                               ; Untyped             ;
; ENABLE1_COUNTER               ; L0                               ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped             ;
; LOOP_FILTER_C                 ; 5                                ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped             ;
; VCO_POST_SCALE                ; 0                                ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                           ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped             ;
; M_TEST_SOURCE                 ; 5                                ; Untyped             ;
; C0_TEST_SOURCE                ; 5                                ; Untyped             ;
; C1_TEST_SOURCE                ; 5                                ; Untyped             ;
; C2_TEST_SOURCE                ; 5                                ; Untyped             ;
; C3_TEST_SOURCE                ; 5                                ; Untyped             ;
; C4_TEST_SOURCE                ; 5                                ; Untyped             ;
; C5_TEST_SOURCE                ; 5                                ; Untyped             ;
; C6_TEST_SOURCE                ; 5                                ; Untyped             ;
; C7_TEST_SOURCE                ; 5                                ; Untyped             ;
; C8_TEST_SOURCE                ; 5                                ; Untyped             ;
; C9_TEST_SOURCE                ; 5                                ; Untyped             ;
; CBXI_PARAMETER                ; vga_pll_25_175_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped             ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                           ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE      ;
+-------------------------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:U2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; h_pulse        ; 96    ; Signed Integer                        ;
; h_bp           ; 48    ; Signed Integer                        ;
; h_pixels       ; 640   ; Signed Integer                        ;
; h_fp           ; 16    ; Signed Integer                        ;
; h_pol          ; '0'   ; Enumerated                            ;
; v_pulse        ; 2     ; Signed Integer                        ;
; v_bp           ; 33    ; Signed Integer                        ;
; v_pixels       ; 480   ; Signed Integer                        ;
; v_fp           ; 10    ; Signed Integer                        ;
; v_pol          ; '0'   ; Enumerated                            ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_image_generator:U3 ;
+-----------------+-------+------------------------------------------+
; Parameter Name  ; Value ; Type                                     ;
+-----------------+-------+------------------------------------------+
; hud_line_top    ; 30    ; Signed Integer                           ;
; hud_line_bottom ; 450   ; Signed Integer                           ;
; L_size          ; 100   ; Signed Integer                           ;
; M_size          ; 50    ; Signed Integer                           ;
; S_size          ; 10    ; Signed Integer                           ;
; Laser_sizex     ; 19    ; Signed Integer                           ;
; Laser_sizey     ; 1     ; Signed Integer                           ;
+-----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ship_controller:U7|ADXL345_controller:U0|gsensor:U0 ;
+------------------+----------+--------------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                               ;
+------------------+----------+--------------------------------------------------------------------+
; CLK_FREQUENCY    ; 50000000 ; Signed Integer                                                     ;
; SPI_FREQUENCY    ; 2000000  ; Signed Integer                                                     ;
; IDLE_NS          ; 200      ; Signed Integer                                                     ;
; UPDATE_FREQUENCY ; 50       ; Signed Integer                                                     ;
+------------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0 ;
+----------------+----------+-----------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                        ;
+----------------+----------+-----------------------------------------------------------------------------+
; DATASIZE       ; 8        ; Signed Integer                                                              ;
; CLK_FREQUENCY  ; 50000000 ; Signed Integer                                                              ;
; SPI_FREQUENCY  ; 2000000  ; Signed Integer                                                              ;
; IDLE_NS        ; 200      ; Signed Integer                                                              ;
+----------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ship_collision_detector:U8 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; s_size         ; 20    ; Signed Integer                                 ;
; m_size         ; 50    ; Signed Integer                                 ;
; l_size         ; 100   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_keeper:U10|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                 ;
; LPM_WIDTHD             ; 5              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_fbo ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_keeper:U10|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                 ;
; LPM_WIDTHD             ; 8              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_ibo ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_keeper:U10|lpm_mult:Mult0 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 8        ; Untyped              ;
; LPM_WIDTHB                                     ; 32       ; Untyped              ;
; LPM_WIDTHP                                     ; 40       ; Untyped              ;
; LPM_WIDTHR                                     ; 40       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_ris ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 2                                         ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component      ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
; Entity Instance               ; vga_pll_25_175:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                          ;
+---------------------------------------+---------------------------------+
; Name                                  ; Value                           ;
+---------------------------------------+---------------------------------+
; Number of entity instances            ; 1                               ;
; Entity Instance                       ; score_keeper:U10|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                               ;
;     -- LPM_WIDTHB                     ; 32                              ;
;     -- LPM_WIDTHP                     ; 40                              ;
;     -- LPM_REPRESENTATION             ; SIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                              ;
;     -- USE_EAB                        ; OFF                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                              ;
+---------------------------------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "laser_controller:U11"                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; laser_1_x[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_2_x[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_3_x[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_4_x[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_5_x[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_6_x[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_7_x[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_8_x[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_1_y[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_2_y[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_3_y[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_4_y[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_5_y[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_6_y[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_7_y[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; laser_8_y[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alien_spawning:U9|PRNG:RNG"                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; set_bits ; Input  ; Info     ; Stuck at GND                                                                        ;
; bits_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "alien_spawning:U9"       ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; laser_1_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_2_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_3_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_4_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_5_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_6_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_7_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_8_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_1_y[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_2_y[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_3_y[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_4_y[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_5_y[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_6_y[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_7_y[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_8_y[31..10] ; Input ; Info     ; Stuck at GND ;
+-------------------+-------+----------+--------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ship_controller:U7|updown_count:Y1" ;
+---------------+-------+----------+-----------------------------+
; Port          ; Type  ; Severity ; Details                     ;
+---------------+-------+----------+-----------------------------+
; min[4..1]     ; Input ; Info     ; Stuck at VCC                ;
; min[31..5]    ; Input ; Info     ; Stuck at GND                ;
; min[0]        ; Input ; Info     ; Stuck at GND                ;
; max[8..7]     ; Input ; Info     ; Stuck at VCC                ;
; max[3..1]     ; Input ; Info     ; Stuck at VCC                ;
; max[31..9]    ; Input ; Info     ; Stuck at GND                ;
; max[6]        ; Input ; Info     ; Stuck at GND                ;
; max[5]        ; Input ; Info     ; Stuck at VCC                ;
; max[4]        ; Input ; Info     ; Stuck at GND                ;
; max[0]        ; Input ; Info     ; Stuck at GND                ;
; origin[3..2]  ; Input ; Info     ; Stuck at VCC                ;
; origin[31..9] ; Input ; Info     ; Stuck at GND                ;
; origin[7..6]  ; Input ; Info     ; Stuck at GND                ;
; origin[1..0]  ; Input ; Info     ; Stuck at GND                ;
; origin[8]     ; Input ; Info     ; Stuck at VCC                ;
; origin[5]     ; Input ; Info     ; Stuck at VCC                ;
; origin[4]     ; Input ; Info     ; Stuck at GND                ;
+---------------+-------+----------+-----------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ship_controller:U7|updown_count:X1" ;
+---------------+-------+----------+-----------------------------+
; Port          ; Type  ; Severity ; Details                     ;
+---------------+-------+----------+-----------------------------+
; min           ; Input ; Info     ; Stuck at GND                ;
; max[31..9]    ; Input ; Info     ; Stuck at GND                ;
; max[5..0]     ; Input ; Info     ; Stuck at GND                ;
; max[8]        ; Input ; Info     ; Stuck at VCC                ;
; max[7]        ; Input ; Info     ; Stuck at GND                ;
; max[6]        ; Input ; Info     ; Stuck at VCC                ;
; origin[31..4] ; Input ; Info     ; Stuck at GND                ;
; origin[3]     ; Input ; Info     ; Stuck at VCC                ;
; origin[2]     ; Input ; Info     ; Stuck at GND                ;
; origin[1]     ; Input ; Info     ; Stuck at VCC                ;
; origin[0]     ; Input ; Info     ; Stuck at GND                ;
+---------------+-------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ship_controller:U7|ADXL345_controller:U0"                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alien_Movement:U6"                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; x_start[1..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; x_start[31..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; x_start[6..5]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; x_start[3..2]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; x_start[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; x_start[8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; x_start[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; x_start[4]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; counter         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alien_Movement:U5"                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; x_start[5..4]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; x_start[31..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; x_start[3..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; x_start[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; x_start[8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; x_start[7]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; x_start[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; x_start[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; counter         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Alien_Movement:U4"                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; x_start[7..5]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; x_start[1..0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; x_start[31..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; x_start[4..2]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; x_start[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; x_start[8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; counter         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "hw_image_generator:U3"   ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; laser_1_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_2_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_3_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_4_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_5_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_6_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_7_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_8_x[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_1_y[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_2_y[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_3_y[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_4_y[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_5_y[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_6_y[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_7_y[31..10] ; Input ; Info     ; Stuck at GND ;
; laser_8_y[31..10] ; Input ; Info     ; Stuck at GND ;
+-------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:U2"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; n_blank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 84                          ;
; cycloneiii_ff         ; 1188                        ;
;     CLR               ; 64                          ;
;     ENA               ; 489                         ;
;     ENA CLR           ; 161                         ;
;     ENA SLD           ; 287                         ;
;     SCLR              ; 96                          ;
;     plain             ; 91                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 7053                        ;
;     arith             ; 4274                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 1782                        ;
;         3 data inputs ; 2490                        ;
;     normal            ; 2779                        ;
;         0 data inputs ; 75                          ;
;         1 data inputs ; 78                          ;
;         2 data inputs ; 962                         ;
;         3 data inputs ; 261                         ;
;         4 data inputs ; 1403                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 110.20                      ;
; Average LUT depth     ; 26.38                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 29 22:40:33 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_top -c vga_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 3 design units, including 1 entities, in source file ip/score_keeper.vhd
    Info (12022): Found design unit 1: bus_multiplexer_pkg File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 5
    Info (12022): Found design unit 2: score_keeper-bh File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 23
    Info (12023): Found entity 1: score_keeper File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file ip/laser_creator.vhd
    Info (12022): Found design unit 1: laser_controller-bh File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/laser_Creator.vhd Line: 38
    Info (12023): Found entity 1: laser_controller File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/laser_Creator.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ip/prng.vhd
    Info (12022): Found design unit 1: PRNG-PRNG_arch File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 10
    Info (12023): Found entity 1: PRNG File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ip/up_down_counter.vhd
    Info (12022): Found design unit 1: updown_count-Behavioral File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 12
    Info (12023): Found entity 1: updown_count File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ip/spi.sv
    Info (12023): Found entity 1: spi File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/spi.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file ip/ship_movement.vhd
    Info (12022): Found design unit 1: ship_controller-bh File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd Line: 24
    Info (12023): Found entity 1: ship_controller File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ip/gsensor.sv
    Info (12023): Found entity 1: gsensor File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file ip/adxl345_controller.vhd
    Info (12022): Found design unit 1: ADXL345_controller-ADXL345_controller_structural File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ADXL345_controller.vhd Line: 25
    Info (12023): Found entity 1: ADXL345_controller File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ADXL345_controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vga_top_level.vhd
    Info (12022): Found design unit 1: vga_top-vga_structural File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 55
    Info (12023): Found entity 1: vga_top File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd
    Info (12022): Found design unit 1: vga_pll_25_175-SYN File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd Line: 51
    Info (12023): Found entity 1: vga_pll_25_175 File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_controller.vhd Line: 52
    Info (12023): Found entity 1: vga_controller File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_controller.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file hw_image_generator.vhd
    Info (12022): Found design unit 1: hw_image_generator-behavior File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 96
    Info (12023): Found entity 1: hw_image_generator File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 33
Info (12021): Found 2 design units, including 1 entities, in source file ip/alien_movement.vhd
    Info (12022): Found design unit 1: Alien_Movement-arch File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 15
    Info (12023): Found entity 1: Alien_Movement File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ip/counter_16_bit.vhd
    Info (12022): Found design unit 1: counter_16_bit-rtl File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/counter_16_bit.vhd Line: 14
    Info (12023): Found entity 1: counter_16_bit File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/counter_16_bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ip/pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd Line: 51
    Info (12023): Found entity 1: pll File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file project_tb.vhd
    Info (12022): Found design unit 1: project_tb-tb File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/project_tb.vhd Line: 7
    Info (12023): Found entity 1: project_tb File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/project_tb.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ship_collision_detector.vhd
    Info (12022): Found design unit 1: ship_collision_detector-arch File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 25
    Info (12023): Found entity 1: ship_collision_detector File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file alien_spawning.vhd
    Info (12022): Found design unit 1: alien_spawning-arch File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd Line: 38
    Info (12023): Found entity 1: alien_spawning File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd Line: 6
Info (12127): Elaborating entity "vga_top" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at vga_top_level.vhd(277): used explicit default value for signal "Lstart" because signal was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 277
Warning (10540): VHDL Signal Declaration warning at vga_top_level.vhd(278): used explicit default value for signal "Mstart" because signal was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 278
Warning (10540): VHDL Signal Declaration warning at vga_top_level.vhd(279): used explicit default value for signal "Sstart" because signal was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 279
Warning (10036): Verilog HDL or VHDL warning at vga_top_level.vhd(280): object "c0_sig" assigned a value but never read File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 280
Warning (10492): VHDL Process Statement warning at vga_top_level.vhd(330): signal "clock_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 330
Warning (10492): VHDL Process Statement warning at vga_top_level.vhd(333): signal "pixel_clk_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 333
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 304
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd Line: 133
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_pll_25_175" for hierarchy "vga_pll_25_175:U1" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 310
Info (12128): Elaborating entity "altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "vga_pll_25_175:U1|altpll:altpll_component" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd Line: 133
Info (12133): Instantiated megafunction "vga_pll_25_175:U1|altpll:altpll_component" with the following parameter: File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "147"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "74"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll_25_175"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v
    Info (12023): Found entity 1: vga_pll_25_175_altpll File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/vga_pll_25_175_altpll.v Line: 29
Info (12128): Elaborating entity "vga_pll_25_175_altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:U2" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 311
Info (12128): Elaborating entity "hw_image_generator" for hierarchy "hw_image_generator:U3" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 312
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(102): used initial value expression for variable "triangle_x" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 102
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(102): signal "triangle_start_v" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 102
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(102): signal "triangle_start_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 102
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(103): used initial value expression for variable "triangle_y" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 103
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(103): signal "triangle_start_v" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 103
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(104): used initial value expression for variable "triangle_lives_x1" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 104
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(105): used initial value expression for variable "triangle_lives_y1" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 105
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(106): used initial value expression for variable "triangle_lives_x2" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 106
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(107): used initial value expression for variable "triangle_lives_y2" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 107
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(108): used initial value expression for variable "triangle_lives_x3" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 108
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(109): used initial value expression for variable "triangle_lives_y3" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 109
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(110): used initial value expression for variable "L_xBound" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 110
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(110): signal "Alien_L_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 110
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(111): used initial value expression for variable "L_yBound" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 111
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(111): signal "Alien_L_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 111
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(112): used initial value expression for variable "M_xBound" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 112
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(112): signal "Alien_M_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 112
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(113): used initial value expression for variable "M_yBound" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 113
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(113): signal "Alien_M_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 113
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(114): used initial value expression for variable "S_xBound" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 114
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(114): signal "Alien_S_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 114
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(115): used initial value expression for variable "S_yBound" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 115
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(115): signal "Alien_S_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 115
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(127): signal "lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 127
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(131): signal "lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 131
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(135): signal "lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 135
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(139): signal "triangle_start_h" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 139
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(139): signal "triangle_start_v" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 139
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(143): signal "Alien_L_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 143
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(143): signal "Alien_L_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 143
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(143): signal "Alien_L_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 143
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(147): signal "Alien_M_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 147
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(147): signal "Alien_M_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 147
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(147): signal "Alien_M_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 147
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(151): signal "Alien_S_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 151
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(151): signal "Alien_S_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 151
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(151): signal "Alien_S_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 151
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(156): signal "laser_1_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 156
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(156): signal "laser_1_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 156
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(161): signal "laser_2_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 161
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(161): signal "laser_2_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 161
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(166): signal "laser_3_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 166
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(166): signal "laser_3_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 166
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(171): signal "laser_4_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 171
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(171): signal "laser_4_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 171
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(176): signal "laser_5_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 176
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(176): signal "laser_5_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 176
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(181): signal "laser_6_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 181
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(181): signal "laser_6_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 181
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(186): signal "laser_7_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 186
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(186): signal "laser_7_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 186
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(191): signal "laser_8_x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 191
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(191): signal "laser_8_y" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 191
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(196): signal "digit_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 196
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(200): signal "digit_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 200
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(204): signal "digit_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd Line: 204
Info (12128): Elaborating entity "Alien_Movement" for hierarchy "Alien_Movement:U4" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 313
Warning (10492): VHDL Process Statement warning at Alien_Movement.vhd(39): signal "x_start" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 39
Info (12128): Elaborating entity "ship_controller" for hierarchy "ship_controller:U7" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 316
Warning (10492): VHDL Process Statement warning at ship_movement.vhd(65): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd Line: 65
Warning (10492): VHDL Process Statement warning at ship_movement.vhd(72): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd Line: 72
Warning (10492): VHDL Process Statement warning at ship_movement.vhd(89): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd Line: 89
Warning (10492): VHDL Process Statement warning at ship_movement.vhd(98): signal "clk" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd Line: 98
Info (12128): Elaborating entity "ADXL345_controller" for hierarchy "ship_controller:U7|ADXL345_controller:U0" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd Line: 54
Info (12128): Elaborating entity "gsensor" for hierarchy "ship_controller:U7|ADXL345_controller:U0|gsensor:U0" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ADXL345_controller.vhd Line: 46
Warning (10230): Verilog HDL assignment warning at gsensor.sv(28): truncated value with size 32 to match size of target (20) File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv Line: 28
Warning (10230): Verilog HDL assignment warning at gsensor.sv(266): truncated value with size 8 to match size of target (6) File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv Line: 266
Warning (10030): Net "spi_program.data_a.opcode" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv Line: 84
Warning (10030): Net "spi_program.data_a.immediate" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv Line: 84
Warning (10030): Net "spi_program.waddr_a" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv Line: 84
Warning (10030): Net "spi_program.we_a" at gsensor.sv(84) has no driver or initial value, using a default initial value '0' File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv Line: 84
Info (12128): Elaborating entity "spi" for hierarchy "ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi:u0" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv Line: 180
Warning (10230): Verilog HDL assignment warning at spi.sv(47): truncated value with size 32 to match size of target (4) File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/spi.sv Line: 47
Warning (10230): Verilog HDL assignment warning at spi.sv(156): truncated value with size 32 to match size of target (3) File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/spi.sv Line: 156
Warning (10230): Verilog HDL assignment warning at spi.sv(204): truncated value with size 64 to match size of target (4) File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/spi.sv Line: 204
Info (12128): Elaborating entity "updown_count" for hierarchy "ship_controller:U7|updown_count:X1" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd Line: 55
Warning (10492): VHDL Process Statement warning at up_down_counter.vhd(24): signal "origin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 24
Info (12128): Elaborating entity "ship_collision_detector" for hierarchy "ship_collision_detector:U8" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 317
Warning (10542): VHDL Variable Declaration warning at ship_collision_detector.vhd(31): used initial value expression for variable "ship_x1" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 31
Warning (10492): VHDL Process Statement warning at ship_collision_detector.vhd(31): signal "shipx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 31
Warning (10542): VHDL Variable Declaration warning at ship_collision_detector.vhd(32): used initial value expression for variable "ship_y1" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 32
Warning (10492): VHDL Process Statement warning at ship_collision_detector.vhd(32): signal "shipy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 32
Warning (10542): VHDL Variable Declaration warning at ship_collision_detector.vhd(33): used initial value expression for variable "ship_x2" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 33
Warning (10492): VHDL Process Statement warning at ship_collision_detector.vhd(33): signal "shipx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 33
Warning (10542): VHDL Variable Declaration warning at ship_collision_detector.vhd(34): used initial value expression for variable "ship_y2" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 34
Warning (10492): VHDL Process Statement warning at ship_collision_detector.vhd(34): signal "shipy" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 34
Warning (10542): VHDL Variable Declaration warning at ship_collision_detector.vhd(35): used initial value expression for variable "S_xMin" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 35
Warning (10492): VHDL Process Statement warning at ship_collision_detector.vhd(35): signal "S_xMax" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 35
Warning (10542): VHDL Variable Declaration warning at ship_collision_detector.vhd(36): used initial value expression for variable "S_yMax" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 36
Warning (10492): VHDL Process Statement warning at ship_collision_detector.vhd(36): signal "S_yMin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 36
Warning (10542): VHDL Variable Declaration warning at ship_collision_detector.vhd(37): used initial value expression for variable "M_xMin" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 37
Warning (10492): VHDL Process Statement warning at ship_collision_detector.vhd(37): signal "M_xMax" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 37
Warning (10542): VHDL Variable Declaration warning at ship_collision_detector.vhd(38): used initial value expression for variable "M_yMax" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 38
Warning (10492): VHDL Process Statement warning at ship_collision_detector.vhd(38): signal "M_yMin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 38
Warning (10542): VHDL Variable Declaration warning at ship_collision_detector.vhd(39): used initial value expression for variable "L_xMin" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 39
Warning (10492): VHDL Process Statement warning at ship_collision_detector.vhd(39): signal "L_xMax" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 39
Warning (10542): VHDL Variable Declaration warning at ship_collision_detector.vhd(40): used initial value expression for variable "L_yMax" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 40
Warning (10492): VHDL Process Statement warning at ship_collision_detector.vhd(40): signal "L_yMin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 40
Warning (10492): VHDL Process Statement warning at ship_collision_detector.vhd(79): signal "ship_reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ship_collision_detector.vhd Line: 79
Info (12128): Elaborating entity "alien_spawning" for hierarchy "alien_spawning:U9" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 318
Warning (10492): VHDL Process Statement warning at alien_spawning.vhd(59): signal "prng_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd Line: 59
Warning (10492): VHDL Process Statement warning at alien_spawning.vhd(60): signal "set_pos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd Line: 60
Warning (10492): VHDL Process Statement warning at alien_spawning.vhd(61): signal "L_yPos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd Line: 61
Warning (10492): VHDL Process Statement warning at alien_spawning.vhd(62): signal "M_yPos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd Line: 62
Warning (10492): VHDL Process Statement warning at alien_spawning.vhd(63): signal "S_yPos" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd Line: 63
Warning (10492): VHDL Process Statement warning at alien_spawning.vhd(212): signal "prng_set" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd Line: 212
Warning (10631): VHDL Process Statement warning at alien_spawning.vhd(58): inferring latch(es) for signal or variable "prng_set", which holds its previous value in one or more paths through the process File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd Line: 58
Info (10041): Inferred latch for "prng_set" at alien_spawning.vhd(58) File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd Line: 58
Info (12128): Elaborating entity "PRNG" for hierarchy "alien_spawning:U9|PRNG:RNG" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/alien_spawning.vhd Line: 56
Warning (10492): VHDL Process Statement warning at PRNG.vhd(39): signal "Q6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 39
Warning (10492): VHDL Process Statement warning at PRNG.vhd(40): signal "Q5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 40
Warning (10492): VHDL Process Statement warning at PRNG.vhd(41): signal "Q4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 41
Warning (10492): VHDL Process Statement warning at PRNG.vhd(42): signal "Q3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 42
Warning (10492): VHDL Process Statement warning at PRNG.vhd(43): signal "Q2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 43
Warning (10492): VHDL Process Statement warning at PRNG.vhd(44): signal "Q1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 44
Warning (10492): VHDL Process Statement warning at PRNG.vhd(45): signal "Q0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 45
Warning (10492): VHDL Process Statement warning at PRNG.vhd(46): signal "Q7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 46
Warning (10492): VHDL Process Statement warning at PRNG.vhd(46): signal "Q5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 46
Warning (10492): VHDL Process Statement warning at PRNG.vhd(46): signal "Q4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 46
Warning (10492): VHDL Process Statement warning at PRNG.vhd(46): signal "Q3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 46
Warning (10492): VHDL Process Statement warning at PRNG.vhd(48): signal "Q0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 48
Warning (10492): VHDL Process Statement warning at PRNG.vhd(49): signal "Q1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 49
Warning (10492): VHDL Process Statement warning at PRNG.vhd(50): signal "Q2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 50
Warning (10492): VHDL Process Statement warning at PRNG.vhd(51): signal "Q3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 51
Warning (10492): VHDL Process Statement warning at PRNG.vhd(52): signal "Q4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 52
Warning (10492): VHDL Process Statement warning at PRNG.vhd(53): signal "Q5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 53
Warning (10492): VHDL Process Statement warning at PRNG.vhd(54): signal "Q6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 54
Warning (10492): VHDL Process Statement warning at PRNG.vhd(55): signal "Q7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/PRNG.vhd Line: 55
Info (12128): Elaborating entity "score_keeper" for hierarchy "score_keeper:U10" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 319
Warning (10540): VHDL Signal Declaration warning at score_keeper.vhd(27): used explicit default value for signal "score_0" because signal was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 27
Warning (10540): VHDL Signal Declaration warning at score_keeper.vhd(48): used explicit default value for signal "score_1" because signal was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 48
Warning (10540): VHDL Signal Declaration warning at score_keeper.vhd(69): used explicit default value for signal "score_2" because signal was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 69
Warning (10540): VHDL Signal Declaration warning at score_keeper.vhd(90): used explicit default value for signal "score_3" because signal was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 90
Warning (10540): VHDL Signal Declaration warning at score_keeper.vhd(111): used explicit default value for signal "score_4" because signal was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 111
Warning (10540): VHDL Signal Declaration warning at score_keeper.vhd(132): used explicit default value for signal "score_5" because signal was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 132
Warning (10540): VHDL Signal Declaration warning at score_keeper.vhd(153): used explicit default value for signal "score_6" because signal was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 153
Warning (10540): VHDL Signal Declaration warning at score_keeper.vhd(174): used explicit default value for signal "score_7" because signal was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 174
Warning (10540): VHDL Signal Declaration warning at score_keeper.vhd(195): used explicit default value for signal "score_8" because signal was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 195
Warning (10540): VHDL Signal Declaration warning at score_keeper.vhd(216): used explicit default value for signal "score_9" because signal was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 216
Warning (10542): VHDL Variable Declaration warning at score_keeper.vhd(246): used initial value expression for variable "digit_1_var" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 246
Warning (10542): VHDL Variable Declaration warning at score_keeper.vhd(247): used initial value expression for variable "digit_2_var" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 247
Warning (10542): VHDL Variable Declaration warning at score_keeper.vhd(248): used initial value expression for variable "digit_3_var" because variable was never assigned a value File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 248
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(252): signal "score_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 252
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(254): signal "score_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 254
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(256): signal "score_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 256
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(258): signal "score_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 258
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(260): signal "score_4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 260
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(262): signal "score_5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 262
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(264): signal "score_6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 264
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(266): signal "score_7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 266
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(268): signal "score_8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 268
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(270): signal "score_9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 270
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(272): signal "score_9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 272
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(277): signal "score_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 277
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(279): signal "score_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 279
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(281): signal "score_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 281
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(283): signal "score_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 283
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(285): signal "score_4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 285
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(287): signal "score_5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 287
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(289): signal "score_6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 289
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(291): signal "score_7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 291
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(293): signal "score_8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 293
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(295): signal "score_9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 295
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(297): signal "score_9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 297
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(302): signal "score_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 302
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(304): signal "score_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 304
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(306): signal "score_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 306
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(308): signal "score_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 308
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(310): signal "score_4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 310
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(312): signal "score_5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 312
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(314): signal "score_6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 314
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(316): signal "score_7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 316
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(318): signal "score_8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 318
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(320): signal "score_9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 320
Warning (10492): VHDL Process Statement warning at score_keeper.vhd(322): signal "score_9" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 322
Info (12128): Elaborating entity "laser_controller" for hierarchy "laser_controller:U11" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 320
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/pll_altpll.v Line: 77
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer ship_controller:U7|y_clock File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd Line: 28
    Warning (19017): Found clock multiplexer ship_controller:U7|x_clock File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/ship_movement.vhd Line: 28
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/vga_top.ram0_gsensor_889e66e.hdl.mif" -- setting initial value for remaining addresses to 0
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "ship_controller:U7|ADXL345_controller:U0|gsensor:U0|spi_program" is uninferred because MIF is not supported for the selected family File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/gsensor.sv Line: 84
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_keeper:U10|Div1" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 247
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_keeper:U10|Div0" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 246
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "score_keeper:U10|Mult0" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 247
Info (12130): Elaborated megafunction instantiation "score_keeper:U10|lpm_divide:Div1" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 247
Info (12133): Instantiated megafunction "score_keeper:U10|lpm_divide:Div1" with the following parameter: File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 247
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf
    Info (12023): Found entity 1: lpm_divide_fbo File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_divide_fbo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/abs_divider_kbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf
    Info (12023): Found entity 1: alt_u_div_she File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/alt_u_div_she.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/add_sub_u3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf
    Info (12023): Found entity 1: lpm_abs_o99 File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_abs_o99.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_abs_8b9.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "score_keeper:U10|lpm_divide:Div0" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 246
Info (12133): Instantiated megafunction "score_keeper:U10|lpm_divide:Div0" with the following parameter: File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 246
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf
    Info (12023): Found entity 1: lpm_divide_ibo File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_divide_ibo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/abs_divider_nbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf
    Info (12023): Found entity 1: alt_u_div_2ie File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/alt_u_div_2ie.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf
    Info (12023): Found entity 1: lpm_abs_r99 File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/lpm_abs_r99.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "score_keeper:U10|lpm_mult:Mult0" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 247
Info (12133): Instantiated megafunction "score_keeper:U10|lpm_mult:Mult0" with the following parameter: File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/score_keeper.vhd Line: 247
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ris.tdf
    Info (12023): Found entity 1: mult_ris File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/mult_ris.tdf Line: 30
Info (13014): Ignored 112 buffer(s)
    Info (13016): Ignored 62 CARRY_SUM buffer(s)
    Info (13019): Ignored 50 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GSENSOR_SDI" and its non-tri-state driver. File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 23
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 24
Info (13000): Registers with preset signals will power-up high File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GSENSOR_SDI~synth" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 23
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register Alien_Movement:U5|temp[9] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register Alien_Movement:U5|temp[7] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register Alien_Movement:U5|temp[5] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register Alien_Movement:U5|temp[4] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register Alien_Movement:U5|temp[0] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register Alien_Movement:U6|temp[9] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register Alien_Movement:U6|temp[7] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register Alien_Movement:U6|temp[4] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register Alien_Movement:U6|temp[1] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register Alien_Movement:U6|temp[0] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register ship_controller:U7|updown_count:Y1|x_pos_sig[8] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:Y1|x_pos_sig[5] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:Y1|x_pos_sig[3] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:Y1|x_pos_sig[2] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:X1|x_pos_sig[3] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:X1|x_pos_sig[1] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register Alien_Movement:U4|temp[9] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register Alien_Movement:U4|temp[7] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register Alien_Movement:U4|temp[6] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register Alien_Movement:U4|temp[5] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register Alien_Movement:U4|temp[1] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register Alien_Movement:U4|temp[0] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd Line: 28
    Critical Warning (18010): Register ship_controller:U7|updown_count:Y1|counter[15] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:Y1|counter[5] will power up to Low File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:Y1|counter[14] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:Y1|counter[10] will power up to Low File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:Y1|counter[4] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:Y1|counter[3] will power up to Low File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:Y1|counter[2] will power up to Low File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:X1|counter[15] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:X1|counter[5] will power up to Low File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:X1|counter[14] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:X1|counter[10] will power up to Low File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:X1|counter[4] will power up to High File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:X1|counter[3] will power up to Low File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
    Critical Warning (18010): Register ship_controller:U7|updown_count:X1|counter[2] will power up to Low File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/up_down_counter.vhd Line: 22
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/output_files/vga_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw0" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 34
    Warning (15610): No output dependent on input pin "sw1" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 35
    Warning (15610): No output dependent on input pin "sw2" File: C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd Line: 36
Info (21057): Implemented 7435 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 76 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 7346 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 225 warnings
    Info: Peak virtual memory: 4861 megabytes
    Info: Processing ended: Mon Nov 29 22:41:04 2021
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/output_files/vga_top.map.smsg.


