######################################################
#                                                    #
#  Cadence Design Systems                            #
#  FirstEncounter Floor Plan Information             #
#                                                    #
######################################################
# Created by First Encounter v07.10-p011_1 on Fri Dec  3 14:40:51 2010

Version: 8

Head Box: 0.0000 0.0000 1294.0000 1294.0000
IO Box: 257.0000 257.0000 1037.0000 1037.0000
Core Box: 287.2800 287.3100 1007.0000 1007.0000
UseStdUtil: false

######################################################
#  DesignRoutingHalo: <space> <bottomLayerName> <topLayerName>
######################################################

######################################################
#  Core Rows Parameters:                             #
######################################################
Row Spacing = 0.000000
Row SpacingType = 2
Row Flip = 2
Core Row Site: core 

##############################################################################
#  DefRow: <name> <site> <x> <y> <orient> <num_x> <num_y> <step_x> <step_y>  #
##############################################################################
DefRow: ROW_0 core 287.2800 287.3100 FS 1142 1 0.6300 0.0000
DefRow: ROW_1 core 287.2800 292.1900 N 1142 1 0.6300 0.0000
DefRow: ROW_2 core 287.2800 297.0700 FS 1142 1 0.6300 0.0000
DefRow: ROW_3 core 287.2800 301.9500 N 1142 1 0.6300 0.0000
DefRow: ROW_4 core 287.2800 306.8300 FS 1142 1 0.6300 0.0000
DefRow: ROW_5 core 287.2800 311.7100 N 1142 1 0.6300 0.0000
DefRow: ROW_6 core 287.2800 316.5900 FS 1142 1 0.6300 0.0000
DefRow: ROW_7 core 287.2800 321.4700 N 1142 1 0.6300 0.0000
DefRow: ROW_8 core 287.2800 326.3500 FS 1142 1 0.6300 0.0000
DefRow: ROW_9 core 287.2800 331.2300 N 1142 1 0.6300 0.0000
DefRow: ROW_10 core 287.2800 336.1100 FS 1142 1 0.6300 0.0000
DefRow: ROW_11 core 287.2800 340.9900 N 1142 1 0.6300 0.0000
DefRow: ROW_12 core 287.2800 345.8700 FS 1142 1 0.6300 0.0000
DefRow: ROW_13 core 287.2800 350.7500 N 1142 1 0.6300 0.0000
DefRow: ROW_14 core 287.2800 355.6300 FS 1142 1 0.6300 0.0000
DefRow: ROW_15 core 287.2800 360.5100 N 1142 1 0.6300 0.0000
DefRow: ROW_16 core 287.2800 365.3900 FS 1142 1 0.6300 0.0000
DefRow: ROW_17 core 287.2800 370.2700 N 1142 1 0.6300 0.0000
DefRow: ROW_18 core 287.2800 375.1500 FS 1142 1 0.6300 0.0000
DefRow: ROW_19 core 287.2800 380.0300 N 1142 1 0.6300 0.0000
DefRow: ROW_20 core 287.2800 384.9100 FS 1142 1 0.6300 0.0000
DefRow: ROW_21 core 287.2800 389.7900 N 1142 1 0.6300 0.0000
DefRow: ROW_22 core 287.2800 394.6700 FS 1142 1 0.6300 0.0000
DefRow: ROW_23 core 287.2800 399.5500 N 1142 1 0.6300 0.0000
DefRow: ROW_24 core 287.2800 404.4300 FS 1142 1 0.6300 0.0000
DefRow: ROW_25 core 287.2800 409.3100 N 1142 1 0.6300 0.0000
DefRow: ROW_26 core 287.2800 414.1900 FS 1142 1 0.6300 0.0000
DefRow: ROW_27 core 287.2800 419.0700 N 1142 1 0.6300 0.0000
DefRow: ROW_28 core 287.2800 423.9500 FS 1142 1 0.6300 0.0000
DefRow: ROW_29 core 287.2800 428.8300 N 1142 1 0.6300 0.0000
DefRow: ROW_30 core 287.2800 433.7100 FS 1142 1 0.6300 0.0000
DefRow: ROW_31 core 287.2800 438.5900 N 1142 1 0.6300 0.0000
DefRow: ROW_32 core 287.2800 443.4700 FS 1142 1 0.6300 0.0000
DefRow: ROW_33 core 287.2800 448.3500 N 1142 1 0.6300 0.0000
DefRow: ROW_34 core 287.2800 453.2300 FS 1142 1 0.6300 0.0000
DefRow: ROW_35 core 287.2800 458.1100 N 1142 1 0.6300 0.0000
DefRow: ROW_36 core 287.2800 462.9900 FS 1142 1 0.6300 0.0000
DefRow: ROW_37 core 287.2800 467.8700 N 1142 1 0.6300 0.0000
DefRow: ROW_38 core 287.2800 472.7500 FS 1142 1 0.6300 0.0000
DefRow: ROW_39 core 287.2800 477.6300 N 1142 1 0.6300 0.0000
DefRow: ROW_40 core 287.2800 482.5100 FS 1142 1 0.6300 0.0000
DefRow: ROW_41 core 287.2800 487.3900 N 1142 1 0.6300 0.0000
DefRow: ROW_42 core 287.2800 492.2700 FS 1142 1 0.6300 0.0000
DefRow: ROW_43 core 287.2800 497.1500 N 1142 1 0.6300 0.0000
DefRow: ROW_44 core 287.2800 502.0300 FS 1142 1 0.6300 0.0000
DefRow: ROW_45 core 287.2800 506.9100 N 1142 1 0.6300 0.0000
DefRow: ROW_46 core 287.2800 511.7900 FS 1142 1 0.6300 0.0000
DefRow: ROW_47 core 287.2800 516.6700 N 1142 1 0.6300 0.0000
DefRow: ROW_48 core 287.2800 521.5500 FS 1142 1 0.6300 0.0000
DefRow: ROW_49 core 287.2800 526.4300 N 1142 1 0.6300 0.0000
DefRow: ROW_50 core 287.2800 531.3100 FS 1142 1 0.6300 0.0000
DefRow: ROW_51 core 287.2800 536.1900 N 1142 1 0.6300 0.0000
DefRow: ROW_52 core 287.2800 541.0700 FS 1142 1 0.6300 0.0000
DefRow: ROW_53 core 287.2800 545.9500 N 1142 1 0.6300 0.0000
DefRow: ROW_54 core 287.2800 550.8300 FS 1142 1 0.6300 0.0000
DefRow: ROW_55 core 287.2800 555.7100 N 1142 1 0.6300 0.0000
DefRow: ROW_56 core 287.2800 560.5900 FS 1142 1 0.6300 0.0000
DefRow: ROW_57 core 287.2800 565.4700 N 1142 1 0.6300 0.0000
DefRow: ROW_58 core 287.2800 570.3500 FS 1142 1 0.6300 0.0000
DefRow: ROW_59 core 287.2800 575.2300 N 1142 1 0.6300 0.0000
DefRow: ROW_60 core 287.2800 580.1100 FS 1142 1 0.6300 0.0000
DefRow: ROW_61 core 287.2800 584.9900 N 1142 1 0.6300 0.0000
DefRow: ROW_62 core 287.2800 589.8700 FS 1142 1 0.6300 0.0000
DefRow: ROW_63 core 287.2800 594.7500 N 1142 1 0.6300 0.0000
DefRow: ROW_64 core 287.2800 599.6300 FS 1142 1 0.6300 0.0000
DefRow: ROW_65 core 287.2800 604.5100 N 1142 1 0.6300 0.0000
DefRow: ROW_66 core 287.2800 609.3900 FS 1142 1 0.6300 0.0000
DefRow: ROW_67 core 287.2800 614.2700 N 1142 1 0.6300 0.0000
DefRow: ROW_68 core 287.2800 619.1500 FS 1142 1 0.6300 0.0000
DefRow: ROW_69 core 287.2800 624.0300 N 1142 1 0.6300 0.0000
DefRow: ROW_70 core 287.2800 628.9100 FS 1142 1 0.6300 0.0000
DefRow: ROW_71 core 287.2800 633.7900 N 1142 1 0.6300 0.0000
DefRow: ROW_72 core 287.2800 638.6700 FS 1142 1 0.6300 0.0000
DefRow: ROW_73 core 287.2800 643.5500 N 1142 1 0.6300 0.0000
DefRow: ROW_74 core 287.2800 648.4300 FS 1142 1 0.6300 0.0000
DefRow: ROW_75 core 287.2800 653.3100 N 1142 1 0.6300 0.0000
DefRow: ROW_76 core 287.2800 658.1900 FS 1142 1 0.6300 0.0000
DefRow: ROW_77 core 287.2800 663.0700 N 1142 1 0.6300 0.0000
DefRow: ROW_78 core 287.2800 667.9500 FS 1142 1 0.6300 0.0000
DefRow: ROW_79 core 287.2800 672.8300 N 1142 1 0.6300 0.0000
DefRow: ROW_80 core 287.2800 677.7100 FS 1142 1 0.6300 0.0000
DefRow: ROW_81 core 287.2800 682.5900 N 1142 1 0.6300 0.0000
DefRow: ROW_82 core 287.2800 687.4700 FS 1142 1 0.6300 0.0000
DefRow: ROW_83 core 287.2800 692.3500 N 1142 1 0.6300 0.0000
DefRow: ROW_84 core 287.2800 697.2300 FS 1142 1 0.6300 0.0000
DefRow: ROW_85 core 287.2800 702.1100 N 1142 1 0.6300 0.0000
DefRow: ROW_86 core 287.2800 706.9900 FS 1142 1 0.6300 0.0000
DefRow: ROW_87 core 287.2800 711.8700 N 1142 1 0.6300 0.0000
DefRow: ROW_88 core 287.2800 716.7500 FS 1142 1 0.6300 0.0000
DefRow: ROW_89 core 287.2800 721.6300 N 1142 1 0.6300 0.0000
DefRow: ROW_90 core 287.2800 726.5100 FS 1142 1 0.6300 0.0000
DefRow: ROW_91 core 287.2800 731.3900 N 1142 1 0.6300 0.0000

######################################################
#  Track: dir start number space layer_num layer1 ...#
######################################################
Track: Y 0.6100 2121 0.6100 1 6
Track: X 1.5750 1026 1.2600 1 6
Track: X 0.3150 2054 0.6300 1 5
Track: Y 0.6100 2121 0.6100 1 5
Track: Y 0.6100 2121 0.6100 1 4
Track: X 0.3150 2054 0.6300 1 4
Track: X 0.3150 2054 0.6300 1 3
Track: Y 0.6100 2121 0.6100 1 3
Track: Y 0.6100 2121 0.6100 1 2
Track: X 0.3150 2054 0.6300 1 2
Track: X 0.3150 2054 0.6300 1 1
Track: Y 0.6100 2121 0.6100 1 1

######################################################
#  GCellGrid: dir start number space                 #
######################################################
GCellGrid: Y 1294.0050 1 8.4750
GCellGrid: Y 1025.1300 32 8.4000
GCellGrid: Y 1016.7300 1 9.7300
GCellGrid: Y 1007.0000 1 7.0700
GCellGrid: Y 789.9300 26 8.4000
GCellGrid: Y 781.5300 1 8.0200
GCellGrid: Y 773.5100 1 8.7800
GCellGrid: Y 17.1300 90 8.4000
GCellGrid: Y -0.0050 2 8.7350
GCellGrid: X 1294.0050 1 8.7700
GCellGrid: X 1024.8350 32 8.4000
GCellGrid: X 1016.4350 1 9.4350
GCellGrid: X 1007.0000 1 7.3650
GCellGrid: X 856.8350 18 8.4000
GCellGrid: X 848.4350 1 7.3780
GCellGrid: X 841.0570 1 9.4220
GCellGrid: X 739.2350 12 8.4000
GCellGrid: X 730.8350 1 7.9700
GCellGrid: X 722.8650 1 8.8300
GCellGrid: X 302.4350 50 8.4000
GCellGrid: X 294.0350 1 6.7550
GCellGrid: X 287.2800 1 10.0450
GCellGrid: X 16.8350 32 8.4000
GCellGrid: X -0.0050 2 8.4400

######################################################
#  SpareCell: cellName                               #
#  SpareInst: instName                               #
######################################################

######################################################
#  ScanGroup: groupName startPin stopPin             #
######################################################
ScanGroup: emc_chain_15 EMC_PADS_INSTANCE/P_PORT1_6/Y EMC_PADS_INSTANCE/P_PORT4_6/A
ScanGroup: emc_chain_01 EMC_PADS_INSTANCE/P_PORT0_0/Y EMC_PADS_INSTANCE/P_PORT2_0/A
ScanGroup: emc_chain_02 EMC_PADS_INSTANCE/P_PORT0_1/Y EMC_PADS_INSTANCE/P_PORT2_1/A
ScanGroup: emc_chain_03 EMC_PADS_INSTANCE/P_PORT0_2/Y EMC_PADS_INSTANCE/P_PORT2_2/A
ScanGroup: emc_chain_04 EMC_PADS_INSTANCE/P_PORT0_3/Y EMC_PADS_INSTANCE/P_PORT2_3/A
ScanGroup: emc_chain_05 EMC_PADS_INSTANCE/P_PORT0_4/Y EMC_PADS_INSTANCE/P_PORT2_4/A
ScanGroup: emc_chain_06 EMC_PADS_INSTANCE/P_PORT0_5/Y EMC_PADS_INSTANCE/P_PORT2_5/A
ScanGroup: emc_chain_07 EMC_PADS_INSTANCE/P_PORT0_6/Y EMC_PADS_INSTANCE/P_PORT2_6/A
ScanGroup: emc_chain_08 EMC_PADS_INSTANCE/P_PORT0_7/Y EMC_PADS_INSTANCE/P_PORT2_7/A
ScanGroup: emc_chain_09 EMC_PADS_INSTANCE/P_PORT1_0/Y EMC_PADS_INSTANCE/P_PORT4_0/A
ScanGroup: emc_chain_10 EMC_PADS_INSTANCE/P_PORT1_1/Y EMC_PADS_INSTANCE/P_PORT4_1/A
ScanGroup: emc_chain_11 EMC_PADS_INSTANCE/P_PORT1_2/Y EMC_PADS_INSTANCE/P_PORT4_2/A
ScanGroup: emc_chain_12 EMC_PADS_INSTANCE/P_PORT1_3/Y EMC_PADS_INSTANCE/P_PORT4_3/A
ScanGroup: emc_chain_13 EMC_PADS_INSTANCE/P_PORT1_4/Y EMC_PADS_INSTANCE/P_PORT4_4/A
ScanGroup: emc_chain_14 EMC_PADS_INSTANCE/P_PORT1_5/Y EMC_PADS_INSTANCE/P_PORT4_5/A
ScanGroup: emc_chain_16 EMC_PADS_INSTANCE/P_PORT1_7/Y EMC_PADS_INSTANCE/P_PORT4_7/A

######################################################
#  JtagCell:  leafCellName                           #
#  JtagInst:  <instName | HInstName>                 #
######################################################

##############################################################################
#  BlackBox: -cell <cell_name> { -size <x> <y> | { -area <um^2> \            #
#    -gatecount <count> <areapergate> <utilization> } \                      #
#    [-minwidth <w> | -minheight <h> | -fixedwidh <w> | -fixedheight <h>] \  #
#    -aspectratio <ratio> }                                                  #
#    [-boxList <nrConstraintBox>                                             #
#    ConstraintBox: <llx> <lly> <urx> <ury>                                  #
#    ... ]                                                                   #
##############################################################################

#########################################################
#  PhysicalNet: <name> [-pwr|-gnd|-tiehi|-tielo]        #
#########################################################
PhysicalNet: VDD -pwr
PhysicalNet: VDDR -pwr
PhysicalNet: GND -gnd

#########################################################
#  PhysicalInstance: <name> <cell> <orient> <llx> <lly> #
#########################################################

#####################################################################
#  Group: <group_name> <nrHinst> [-isPhyHier]                       #
#    <inst_name>                                                    #
#    ...                                                            #
#####################################################################

#####################################################################
#  Fence:  <name> <llx> <lly> <urx> <ury> <nrConstraintBox>         #
#    ConstraintBox: <llx> <lly> <urx> <ury>                         #
#    ...                                                            #
#  Region: <name> <llx> <lly> <urx> <ury> <nrConstraintBox>         #
#    ConstraintBox: <llx> <lly> <urx> <ury>                         #
#    ...                                                            #
#  Guide:  <name> <llx> <lly> <urx> <ury> <nrConstraintBox>         #
#    ConstraintBox: <llx> <lly> <urx> <ury>                         #
#    ...                                                            #
#  SoftGuide: <name>                                                #
#    ...                                                            #
#####################################################################

###########################################################################
#  <HierarchicalPartitions>                                               #
#     <NetGroup name="group_name" nets=val spacing=val isOptOrder=val isAltLayer=val > #
#         <Net name="net_name" /> ...                                     #
#     </NetGroup>                                                         #
#     <Partition name="ptn_name"  hinst="name"                            #
#         coreToLeft=fval coreToRight=fval coreToTop=fval coreToBottom=fval   #
#         pinSpacingNorth=val pinSpacingWest=val pinSpacingSouth=val      #
#         pinSpacingEast=val  blockedLayers=xval routingStyle=x|m >       #
#         <TrackHalfPitch Horizontal=val Vertical=val />                  #
#         <SpacingHalo left=10.0 right=11.0 top=11.0 bottom=11.0 />       #
#         <Clone hinst="hinst_name" orient=R0|R90|... />                  #
#         <PinLayer side="N|W|S|E" Metal1=yes Metal2=yes ... />           #
#         <RowSize cellHeight=1.0 railWidth=1.0 />                        #
#         <RoutingHalo sideSize=11.0 bottomLayer=M1 topLayer=M2  />       #
#         <SpacingHalo left=11.0 right=11.0 top=11.0 bottom=11.0 />       #
#     </Partition>                                                        #
#     <CellPinGroup name="group_name" cell="cell_name"                    #
#                       pins=nr spacing=val isOptOrder=1 isAltLayer=1 >   #
#         <GroupFTerm name="term_name" /> ...                             #
#     </CellPinGroup>                                                     #
#     <PartitionPinBlockage layerMap=x llx=1 lly=2 urx=3 ury=4 name="n" />#
#     <PinGuide name="name" boxes=num cell="name" >                       #
#        <Box llx=11.0 lly=22.0 urx=33.0 ury=44.0 layer=id /> ...         #
#     </PinGuide>                                                         #
#     <CellPtnCut name="name" cuts=Num >                                  #
#        <Box llx=11.0 lly=22.0 urx=33.0 ury=44.0 /> ...                  #
#     </CellPtnCut>                                                       #
#  </HierarchicalPartitions>                                              #
###########################################################################
<HierarchicalPartitions>
</HierarchicalPartitions>

######################################################
#  Instance: <name> <orient> <llx> <lly>             #
######################################################
Instance: top_clock_i__L5_I11 R0 807.6600 682.5900
Instance: top_clock_i__L5_I10 MX 788.1300 619.1500
Instance: top_clock_i__L5_I9 R0 561.9600 565.4700
Instance: top_clock_i__L5_I8 MX 482.5800 511.7900
Instance: top_clock_i__L5_I7 MX 489.5100 482.5100
Instance: top_clock_i__L5_I6 MX 454.8600 462.9900
Instance: top_clock_i__L5_I5 MX 429.6600 433.7100
Instance: top_clock_i__L5_I4 MX 401.9400 414.1900
Instance: top_clock_i__L5_I3 MX 397.5300 394.6700
Instance: top_clock_i__L5_I2 MX 389.3400 355.6300
Instance: top_clock_i__L5_I1 R0 384.9300 321.4700
Instance: top_clock_i__L5_I0 MX 569.5200 297.0700
Instance: top_clock_i__L4_I0 R0 593.4600 487.3900
Instance: top_clock_i__L3_I1 MX 481.9500 472.7500
Instance: top_clock_i__L3_I0 R0 303.0300 448.3500
Instance: top_clock_i__L2_I1 MX 368.5500 462.9900
Instance: top_clock_i__L2_I0 R0 289.8000 438.5900
Instance: top_clock_i__L1_I1 R0 294.8400 438.5900
Instance: top_clock_i__L1_I0 MX 293.5800 433.7100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/n_84__L2_I0 MX 355.9500 648.4300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/n_84__L1_I0 MX 340.2000 462.9900
Instance: EMC_TOP_INSTANCE/n_145__L4_I1 MX 433.4400 375.1500
Instance: EMC_TOP_INSTANCE/n_145__L4_I0 MX 469.9800 375.1500
Instance: EMC_TOP_INSTANCE/n_145__L3_I0 R0 445.4100 370.2700
Instance: EMC_TOP_INSTANCE/n_145__L2_I0 MX 395.0100 375.1500
Instance: EMC_TOP_INSTANCE/n_145__L1_I0 MX 406.9800 375.1500
Instance: top_clock_mem_i__L2_I9 R0 958.2300 682.5900
Instance: top_clock_mem_i__L2_I8 MX 351.5400 570.3500
Instance: top_clock_mem_i__L2_I7 MX 361.6200 677.7100
Instance: top_clock_mem_i__L2_I6 R0 608.5800 497.1500
Instance: top_clock_mem_i__L2_I5 MX 698.6700 706.9900
Instance: top_clock_mem_i__L2_I4 MX 454.8600 531.3100
Instance: top_clock_mem_i__L2_I3 R0 641.3400 614.2700
Instance: top_clock_mem_i__L2_I2 R0 593.4600 682.5900
Instance: top_clock_mem_i__L2_I1 MX 604.1700 697.2300
Instance: top_clock_mem_i__L2_I0 MX 487.6200 677.7100
Instance: top_clock_mem_i__L1_I1 R0 607.3200 731.3900
Instance: top_clock_mem_i__L1_I0 MX 524.7900 599.6300
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[0] R180 342.7200 336.1100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[10] MX 328.8600 336.1100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[13] MX 349.6500 365.3900
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[14] R180 363.5100 365.3900
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[1] MX 356.5800 336.1100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[2] R0 361.6200 331.2300
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[4] MX 364.1400 326.3500
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[6] R180 350.2800 326.3500
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[8] R180 310.5900 345.8700
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[9] R0 318.1500 340.9900
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_width_reg[4] MX 350.9100 394.6700
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_counter_reg[1] MX 287.2800 414.1900
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_counter_reg[2] R0 296.1000 409.3100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_counter_reg[4] MX 287.2800 394.6700
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_counter_reg[3] R0 300.5100 380.0300
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[3] MY 375.4800 331.2300
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_br_o_reg R0 357.2100 380.0300
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_counter_reg[0] MY 309.3300 409.3100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_br_trans_o_reg MX 364.1400 375.1500
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[12] R0 320.0400 370.2700
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[11] R180 332.6400 345.8700
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[5] MX 376.1100 336.1100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_width_reg[7] MY 345.2400 340.9900
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[10] MY 296.7300 350.7500
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[12] R0 287.2800 380.0300
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[1] R180 320.0400 306.8300
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[13] MX 295.4700 365.3900
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[14] R0 309.9600 350.7500
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[2] R0 331.3800 301.9500
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[3] MX 309.9600 297.0700
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[4] R180 287.2800 287.3100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[5] R0 287.2800 311.7100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[6] R0 303.6600 301.9500
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[8] R0 287.2800 331.2300
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[7] R0 300.5100 311.7100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[9] R180 297.9900 336.1100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[0] MX 287.2800 297.0700
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_counter_reg[11] MY 287.2800 360.5100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_trans_counter_reg[0] R0 342.0900 389.7900
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[0] R0 346.5000 321.4700
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[10] R0 332.0100 340.9900
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[11] R0 342.0900 360.5100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[12] R0 352.8000 350.7500
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[13] MX 377.3700 365.3900
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[3] MX 374.8500 297.0700
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[2] MX 364.7700 287.3100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[4] R180 378.0000 287.3100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[5] MX 376.1100 306.8300
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[6] MX 375.4800 316.5900
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[7] R180 342.0900 306.8300
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[1] MX 351.5400 287.3100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[8] R180 331.3800 316.5900
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[9] MY 320.0400 321.4700
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_RS232_trans_counter_reg[14] MY 377.3700 360.5100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_trans_counter_reg[1] MX 341.4600 384.9100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_width_reg[5] MX 364.7700 394.6700
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_cm_o_reg MX 364.1400 384.9100
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_width_reg[1] MX 333.9000 414.1900
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_width_reg[2] MY 343.3500 419.0700
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_width_reg[3] MX 319.4100 414.1900
Instance: EMC_TOP_INSTANCE/BAUD_RATE_INSTANCE/baud_rate_width_reg[0] R180 342.0900 404.4300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/cycle_continue_reg MX 706.8600 628.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op1_reg[7] R0 875.0700 624.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op1_reg[0] R180 713.1600 619.1500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op1_reg[1] R180 698.6700 609.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op1_reg[2] R0 692.3700 594.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op1_reg[3] R0 710.0100 624.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op1_reg[4] R180 717.5700 609.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op1_reg[5] R0 721.3500 594.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op1_reg[6] MX 722.6100 580.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_reg[0] MY 896.4900 663.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_reg[1] R0 805.7700 624.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_reg[2] R0 828.4500 624.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_reg[3] R180 749.0700 619.1500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_reg[4] MX 789.3900 648.4300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_reg[5] R0 823.4100 643.5500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_reg[6] MX 841.6800 638.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_reg[7] R0 846.0900 633.7900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_2_reg[0] R0 765.4500 663.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_2_reg[1] R0 740.2500 663.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_2_reg[2] MX 822.7800 677.7100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_2_reg[3] MY 749.7000 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_2_reg[4] R0 742.7700 672.8300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_2_reg[5] R0 813.3300 721.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_2_reg[6] MX 834.7500 726.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_2_reg[7] MX 854.9100 697.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[0] R0 890.8200 633.7900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[1] R0 905.9400 633.7900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[6] R180 897.7500 697.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[7] R180 904.0500 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[3] MX 914.7600 658.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[4] R0 926.7300 672.8300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[5] MX 915.3900 677.7100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op_aux_1_2_reg[2] R0 904.0500 653.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op2_reg[4] MY 704.3400 653.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op2_reg[3] R180 704.3400 658.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op2_reg[5] R0 698.6700 663.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op2_reg[7] R0 857.4300 692.3500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op2_reg[6] MX 868.1400 677.7100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op2_reg[0] MX 698.0400 638.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op2_reg[1] R0 699.3000 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_op2_reg[2] R0 822.1500 663.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_opcode_reg[1] MY 773.0100 594.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_opcode_reg[4] MX 758.5200 609.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_opcode_reg[0] R180 795.6900 599.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_opcode_reg[2] R0 783.0900 624.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_opcode_reg[3] R0 744.6600 604.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_opcode_reg[5] MX 800.1000 589.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_opcode_reg[6] MX 800.1000 609.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_opcode_reg[7] MY 806.4000 594.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/lcall_hardware_flag_reg MY 824.0400 584.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_int_na_o_reg R0 555.0300 428.8300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_int_rdy_o_reg MX 686.7000 580.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_state_o_reg[2] MY 839.7900 292.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_state_o_reg[0] MX 822.7800 306.8300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_state_o_reg[1] R0 811.4400 301.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fsm_reset_core_o_b_reg MX 600.3900 453.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[0] R180 715.6800 706.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[10] R180 936.1800 706.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[11] R180 914.7600 706.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[12] R180 918.5400 697.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[13] R0 946.8900 702.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[14] MX 913.5000 687.4700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[15] R0 947.5200 692.3500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[1] MX 985.9500 658.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[2] R180 977.1300 638.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[3] MY 974.6100 643.5500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[4] MX 987.2100 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[5] R180 968.3100 687.4700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[6] MY 980.9100 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[7] MX 987.2100 726.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[8] R180 982.8000 706.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/pcau_pc_o_reg[9] R0 948.7800 711.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[6][2] R0 433.4400 526.4300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[34][2] MY 656.4600 536.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[34][6] MX 669.0600 541.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[34][7] MX 666.5400 531.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/read_data_reg[3] MY 568.2600 633.7900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/read_data_reg[7] R0 534.2400 624.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/read_data_reg[2] MX 600.3900 648.4300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/read_data_reg[0] MX 430.9200 638.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/read_data_reg[1] MY 511.5600 624.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/read_data_reg[5] MY 498.9600 643.5500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/read_data_reg[4] MX 575.8200 638.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/read_data_reg[6] MX 557.5500 628.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[0][0] MX 444.7800 570.3500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[0][1] R0 488.2500 565.4700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[0][2] R180 491.4000 550.8300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[0][3] MX 476.9100 589.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[0][4] MX 476.9100 609.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[0][5] MX 478.1700 697.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[0][6] MX 498.9600 716.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[0][7] MY 487.6200 711.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[23][0] MX 668.4300 687.4700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[23][1] MX 679.1400 726.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[16][0] MY 408.8700 721.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[16][1] MY 431.5500 711.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[16][2] R180 430.2900 706.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[16][3] R0 498.9600 721.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[16][4] R0 566.3700 731.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[16][5] MX 611.1000 726.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[16][6] MX 625.5900 726.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[16][7] MX 633.7800 716.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[20][0] R0 543.0600 477.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[20][1] R0 576.4500 458.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[20][2] R180 567.6300 462.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[20][3] MX 565.1100 453.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[20][4] R0 588.4200 448.3500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[20][5] R0 611.1000 458.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[20][6] R0 636.3000 477.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[20][7] R180 621.1800 482.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[23][6] R180 655.2000 677.7100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[23][2] R180 633.7800 706.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[23][4] R0 667.1700 575.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[23][3] MX 648.2700 706.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[23][5] R0 678.5100 555.7100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[23][7] MY 672.2100 692.3500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[10][0] MY 409.5000 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[10][1] R0 422.7300 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[10][2] MY 418.3200 711.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[10][3] R180 410.1300 716.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[10][4] MY 376.1100 721.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[10][5] MY 386.8200 731.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[10][6] R180 359.1000 706.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[10][7] MX 376.1100 697.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[22][0] MX 633.7800 599.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[22][1] MX 647.0100 599.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[22][2] R180 634.4100 589.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[22][3] R0 612.3600 653.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[22][4] R0 657.0900 604.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[22][5] R0 638.1900 604.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[22][6] R180 628.1100 609.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[22][7] R0 653.9400 624.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[11][0] R0 341.4600 653.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[11][1] R0 352.8000 643.5500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[11][2] MY 328.2300 653.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[11][3] MY 321.3000 643.5500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[11][4] MX 318.1500 658.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[11][5] MX 300.5100 658.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[11][6] MX 308.0700 628.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[11][7] R180 295.4700 619.1500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[14][0] R180 344.6100 658.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[14][1] R180 331.3800 726.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[14][2] MY 330.1200 711.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[14][3] R0 308.0700 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[14][4] R180 291.0600 716.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[14][5] R0 309.3300 702.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[14][6] MY 287.2800 663.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[14][7] R180 308.0700 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[15][0] MY 321.3000 624.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[15][1] MX 321.9300 619.1500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[15][2] R0 321.3000 604.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[15][3] MY 287.2800 575.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[15][4] MY 300.5100 575.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[15][5] R0 326.9700 575.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[15][6] R0 340.8300 584.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[15][7] MX 342.0900 580.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[26][0] MY 521.0100 526.4300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[26][1] R0 509.6700 516.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[26][2] MX 510.3000 521.5500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[26][3] R0 511.5600 506.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[26][4] R0 488.8800 506.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[26][5] MX 476.9100 502.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[26][6] R0 475.6500 506.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[26][7] MX 498.9600 511.7900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[27][0] R0 420.8400 584.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[27][1] MX 430.9200 589.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[30][0] MX 609.8400 658.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[30][1] R0 633.7800 653.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[30][2] R0 625.5900 643.5500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[30][3] MX 634.4100 638.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[30][4] R180 621.1800 619.1500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[30][5] R0 623.0700 614.2700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[30][6] R0 630.0000 624.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[30][7] MY 633.1500 633.7900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[32][0] MX 459.2700 638.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[32][1] MX 463.0500 599.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[32][2] R0 466.2000 594.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[32][3] R0 442.8900 594.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[32][4] R0 454.2300 624.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[32][5] R180 466.8300 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[32][6] R0 498.9600 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[32][7] R180 485.7300 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[7][1] MX 454.2300 658.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[7][2] R180 432.8100 677.7100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[7][3] R0 442.8900 692.3500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[7][7] MX 454.8600 677.7100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[1][3] R0 577.7100 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[1][4] R0 600.3900 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[1][5] R0 611.1000 672.8300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[1][6] R180 595.3500 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[1][7] R0 600.3900 663.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[27][2] R0 577.7100 584.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[27][3] R180 584.6400 609.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[27][4] R0 588.4200 614.2700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[27][5] R0 600.3900 633.7900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[27][6] MX 612.3600 638.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[27][7] R180 599.1300 638.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[2][0] MX 635.6700 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[2][1] R0 647.0100 653.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[2][2] MY 640.7100 663.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[2][3] R0 634.4100 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[2][4] R0 647.6400 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[2][5] R180 634.4100 687.4700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[2][6] MY 634.4100 672.8300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[2][7] R180 622.4400 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[31][0] MY 555.6600 643.5500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[31][1] R180 543.0600 648.4300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[31][2] MX 531.7200 638.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[31][3] R180 544.9500 638.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[31][4] MY 534.8700 633.7900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[31][5] R180 518.4900 638.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[31][6] R180 504.6300 628.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[31][7] R180 475.6500 628.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[34][4] R0 657.0900 555.7100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[34][3] MX 655.8300 541.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[34][5] R180 665.2800 550.8300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[36][0] MX 543.0600 521.5500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[36][1] R0 566.3700 526.4300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[36][2] R180 555.6600 541.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[36][3] R0 576.4500 536.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[36][4] MX 577.0800 521.5500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[36][5] MX 587.1600 531.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[36][6] R0 589.6800 536.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[36][7] MX 600.3900 531.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[37][0] MY 577.7100 497.1500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[37][1] R180 567.6300 482.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[37][2] MY 556.2900 477.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[37][3] R0 601.6500 506.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[37][4] R0 589.6800 458.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[37][5] MX 600.3900 462.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[37][6] MX 607.3200 482.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[37][7] R180 588.4200 502.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[38][0] R180 607.9500 619.1500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[38][1] R0 623.7000 604.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[38][2] MY 608.5800 594.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[38][3] MX 588.4200 599.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[38][4] MX 599.7600 589.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[38][5] R0 606.6900 614.2700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[38][6] MX 599.1300 609.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[38][7] R180 600.3900 580.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[39][0] MY 542.4300 565.4700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[39][1] MX 529.8300 570.3500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[39][6] R180 655.8300 628.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[39][7] R0 660.2400 653.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[6][0] MX 408.8700 531.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[6][1] R0 406.9800 526.4300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[6][3] R0 421.4700 516.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[6][4] R180 432.8100 511.7900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[6][5] MX 432.1800 502.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[6][6] R180 419.5800 511.7900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[6][7] R0 420.2100 526.4300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[7][0] R0 454.2300 653.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[7][5] R0 470.6100 711.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[7][4] MX 454.2300 706.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[7][6] R180 464.9400 697.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[12][0] MX 331.3800 658.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[12][1] MY 325.0800 663.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[12][2] R180 321.3000 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[12][3] R180 338.9400 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[12][4] MX 348.3900 677.7100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[12][5] MX 352.1700 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[12][6] MX 365.4000 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[12][7] MX 378.6300 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[13][0] MX 363.5100 628.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[13][1] R180 366.0300 609.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[13][2] MY 360.3600 604.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[13][3] MX 357.8400 580.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[13][4] MX 399.4200 599.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[13][5] R0 431.5500 624.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[13][6] MX 386.1900 599.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[13][7] R180 376.7400 628.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[19][0] MY 323.1900 545.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[19][1] MY 313.7400 516.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[19][2] R180 310.5900 521.5500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[19][3] MY 300.5100 516.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[5][6] MX 388.0800 531.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[19][4] MY 297.9900 536.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[19][5] R180 291.6900 521.5500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[19][6] MY 287.2800 526.4300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[1][0] R0 566.3700 672.8300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[1][1] MX 582.7500 677.7100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[1][2] R180 577.0800 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[19][7] R180 287.2800 531.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[4][6] R0 375.4800 555.7100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[34][1] R0 657.0900 594.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[39][2] MX 532.3500 560.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[39][3] R180 510.3000 560.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[3][0] MY 621.1800 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[3][1] MY 600.3900 702.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[3][2] MX 620.5500 706.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[3][3] MX 611.1000 697.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[3][4] R0 623.7000 692.3500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[3][5] MX 634.4100 697.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[3][6] R0 610.4700 692.3500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[3][7] R180 609.2100 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[4][0] MX 420.8400 560.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[4][1] MY 417.6900 555.7100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[4][2] MX 408.2400 550.8300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[4][3] R0 400.6800 545.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[4][4] MX 410.7600 541.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[4][5] R0 362.8800 565.4700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[4][7] MX 376.7400 550.8300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[5][0] R0 387.4500 545.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[5][1] R0 374.2200 545.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[5][2] MX 384.3000 541.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[5][3] MX 363.5100 550.8300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[5][4] MX 374.8500 531.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[5][5] R0 386.8200 526.4300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[5][7] R0 398.1600 536.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[8][1] R0 441.0000 487.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[8][3] MX 412.6500 482.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[8][5] MY 408.2400 516.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[8][7] MX 418.9500 502.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[9][0] MY 420.8400 653.3100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[9][1] MX 430.2900 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[9][3] R180 443.5200 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[9][4] MY 408.8700 663.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[9][5] MX 410.1300 687.4700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[9][7] MX 432.8100 687.4700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[9][6] MX 431.5500 697.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/serial_status_reg MX 431.5500 570.3500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[25][0] R0 564.4800 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[25][1] MX 577.7100 697.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[25][2] MX 588.4200 706.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[25][3] MY 581.4900 711.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[25][4] R180 566.3700 706.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[25][5] R0 570.7800 702.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[25][6] R180 555.6600 697.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[25][7] R180 531.0900 716.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[28][0] R180 563.8500 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[28][1] R180 543.6900 667.9500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[28][2] MY 555.0300 721.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[28][3] R180 531.7200 687.4700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[28][4] MX 518.4900 687.4700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[28][5] MX 525.4200 697.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[28][7] R0 510.3000 672.8300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[29][0] R0 543.6900 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[29][1] MX 544.9500 687.4700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[29][2] MX 551.2500 716.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[29][3] MY 532.3500 731.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[29][4] MX 551.8800 726.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[29][5] MY 532.3500 721.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[29][7] R0 543.0600 702.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[9][2] R0 451.0800 682.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[28][6] R180 508.4100 697.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[29][6] MX 532.3500 706.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[24][6] MX 521.0100 511.7900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[21][6] MX 509.6700 492.2700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[8][6] R180 445.4100 502.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/serial_tx_tmp_reg MY 431.5500 555.7100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[17][0] MY 502.1100 536.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[17][1] MY 456.1200 467.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[17][3] R0 568.2600 487.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[17][4] R180 545.5800 482.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[17][5] MX 543.6900 462.9900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[17][6] R0 531.0900 467.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[17][7] MY 543.0600 458.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[21][0] MY 541.8000 506.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[21][1] MX 455.4900 492.2700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[21][2] R0 475.6500 487.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[21][3] R0 454.2300 487.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[21][4] R0 476.9100 477.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[21][5] R0 488.8800 487.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[21][7] MY 522.2700 487.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[24][0] MY 466.2000 536.1900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[24][1] R180 442.8900 521.5500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[24][2] R0 442.8900 506.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[24][3] MY 454.2300 516.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[24][4] R0 462.4200 506.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[24][5] MX 476.9100 521.5500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[33][0] MY 476.9100 721.6300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[33][1] R180 454.2300 726.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[33][2] MY 446.0400 711.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[33][3] MX 476.9100 716.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[33][4] R0 564.4800 711.8700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[33][5] MX 584.6400 726.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[33][7] MX 611.1000 716.7500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[35][0] R180 578.9700 511.7900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[35][1] R0 605.4300 516.6700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[35][2] MX 623.0700 511.7900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[35][3] MX 611.1000 502.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[35][4] R0 623.0700 506.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[35][5] R180 543.6900 502.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[35][7] MY 538.0200 487.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[39][4] MX 658.3500 580.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[39][5] MX 668.4300 560.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[8][0] MX 498.9600 502.0300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[8][2] R180 442.2600 492.2700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[8][4] MX 466.2000 511.7900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[35][6] R0 555.0300 487.3900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[33][6] MX 597.8700 726.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[24][7] R0 555.6600 506.9100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[34][0] R0 588.4200 604.5100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[18][2] R0 384.9300 575.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[17][2] MX 397.5300 541.0700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[18][0] MX 386.8200 560.5900
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[18][1] MX 394.3800 580.1100
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[18][3] MX 418.3200 570.3500
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[18][4] MY 398.1600 565.4700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[18][5] R0 398.1600 575.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[18][7] MY 376.1100 565.4700
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/sfr_reg[18][6] R0 411.3900 575.2300
Instance: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/load_sbuf_prev_reg MX 408.8700 648.4300
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/flag_intx_reg[0][0] R180 452.9700 443.4700
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/flag_intx_reg[0][1] MY 442.8900 448.3500
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/flag_intx_reg[1][0] R180 412.6500 453.2300
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/flag_intx_reg[1][1] R0 416.4300 448.3500
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/flag_out_reg_reg[0] MY 442.8900 467.8700
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/flag_out_reg_reg[1] R180 422.1000 472.7500
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/hi_ok_reg[0][0] MY 420.2100 409.3100
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/hi_ok_reg[1][0] MX 430.9200 404.4300
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/ier_ctr_reg[0] MX 454.2300 423.9500
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/ier_ctr_reg[1] MY 455.4900 428.8300
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/ier_ctr_reg[2] R180 467.4600 423.9500
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/ier_ctr_reg[3] MY 454.2300 419.0700
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/ier_ctr_reg[4] MX 475.6500 433.7100
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/ier_ctr_reg[5] R0 488.2500 428.8300
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/ier_ctr_reg[6] MX 495.1800 433.7100
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/ier_reg[0] MY 494.5500 409.3100
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/ier_reg[1] MX 476.9100 404.4300
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/ier_reg[2] MX 488.8800 394.6700
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/ier_reg[3] R0 466.8300 399.5500
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/ier_reg[4] MX 475.6500 394.6700
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/ier_reg[5] R0 480.0600 399.5500
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/ier_reg[6] MY 478.1700 409.3100
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/lo_ok_reg[0][0] MY 433.4400 409.3100
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/lo_ok_reg[1][0] R180 413.2800 404.4300
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/reset_reg R0 408.2400 428.8300
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/vect_register_reg[0] R0 531.0900 438.5900
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/vect_register_reg[1] R180 543.6900 433.7100
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/vect_register_reg[2] R0 544.3200 438.5900
Instance: EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/state_reg MX 441.0000 423.9500
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/aux2_tran_det_reg R180 420.2100 423.9500
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/state_rx_reg[0] MX 364.1400 423.9500
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/state_rx_reg[1] MX 373.5900 414.1900
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/state_rx_reg[2] MX 378.0000 394.6700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/state_rx_reg[3] R180 382.4100 384.9100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/br_detect_reg MY 408.8700 419.0700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/aux_tran_det_reg MY 406.9800 409.3100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_p3en_1_o_reg R0 378.0000 458.1100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_scon0_ri_o_reg MX 399.4200 453.2300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_load_sbuf_o_reg R180 400.6800 433.7100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_start_input_shift_reg_o_reg R0 364.1400 428.8300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_receive_o_reg MX 386.1900 453.2300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_shift_input_shift_reg_o_reg R180 372.9600 453.2300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_clear_count_o_reg MX 398.1600 423.9500
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_control/serial_p3en_0_o_reg R180 398.1600 462.9900
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/counter_reg[3] R180 442.8900 375.1500
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/clear_reg MX 413.2800 384.9100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux2_bit_det_reg R0 471.8700 380.0300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux1_bit_det_reg R0 439.1100 380.0300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux3_bit_det_reg R0 466.2000 389.7900
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/counter_reg[2] R180 454.2300 365.3900
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_reset1_reg R180 454.2300 404.4300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/counter_reg[1] R0 466.2000 370.2700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/clear_br_reg MY 425.8800 389.7900
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/counter_reg[0] R0 455.4900 380.0300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_reset2_reg MX 442.8900 394.6700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_transition_detected_o_reg R180 400.0500 384.9100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_sample_detected_o_reg R180 430.2900 384.9100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux2_tran_det_reg MX 443.5200 384.9100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/serial_shift_o_reg MY 408.8700 380.0300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_detector/aux_tran_det_reg MY 437.2200 399.5500
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[2] MY 353.4300 477.6300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[6] R0 353.4300 497.1500
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[7] R0 374.8500 487.3900
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[8] MX 375.4800 472.7500
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[9] R0 364.1400 467.8700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[3] MX 342.0900 472.7500
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[4] R180 339.5700 502.0300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[5] R0 341.4600 487.3900
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[0] R0 343.3500 467.8700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/data_received_reg[1] MX 355.3200 472.7500
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_scon2_rb8_o_reg MX 384.3000 482.5100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[7] MY 384.3000 477.6300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[6] MX 397.5300 482.5100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[4] R0 374.2200 506.9100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[0] R180 364.1400 482.5100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[3] R0 360.9900 506.9100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[5] R0 387.4500 506.9100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[2] R180 366.0300 502.0300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_sbuf_rx_o_reg[1] MX 364.1400 492.2700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_rx_block/serial_rx_input_shifter_reg/serial_end_bit_o_reg R0 387.4500 467.8700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/aux2_tran_det_reg MY 357.8400 419.0700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/state_tx_reg[0] R0 287.2800 448.3500
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/state_tx_reg[1] MX 304.9200 443.4700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/state_tx_reg[2] MX 287.2800 443.4700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/state_tx_reg[3] MY 303.6600 419.0700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/do_first_shift_flag_reg MY 316.8900 419.0700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/br_detect1_reg MY 342.0900 428.8300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/aux_tran_det_reg R180 349.0200 414.1900
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/br_detect_reg MY 330.1200 419.0700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_scon1_ti_o_reg R0 364.7700 458.1100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/aux2_ti_o_reg R0 355.3200 438.5900
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/aux1_ti_o_reg MX 341.4600 443.4700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_send_o_reg R180 329.4900 453.2300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_p3en_1_o_reg R0 351.5400 458.1100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_p3en_0_o_reg MX 342.7200 453.2300
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_start_shifter_reg_o_reg MX 309.9600 462.9900
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_shift_o_reg MY 320.0400 458.1100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_stop_bit_gen_o_reg R180 296.7300 462.9900
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_control/serial_data_en_o_reg MX 334.5300 423.9500
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[0] R0 308.0700 467.8700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[1] MX 331.3800 492.2700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[2] MX 308.7000 531.3100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[3] R180 320.0400 511.7900
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[4] R180 309.3300 492.2700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[5] MY 297.9900 506.9100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[6] R0 287.2800 516.6700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[7] MX 296.1000 492.2700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[8] R0 296.1000 487.3900
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/data_to_transmit_reg[9] R180 287.2800 482.5100
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/flag_end_bit_reg R0 294.8400 467.8700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/serial_data_tx_o_reg R0 323.1900 467.8700
Instance: EMC_TOP_INSTANCE/SERIAL_INSTANCE/serial_tx_block/serial_tx_output_shifter_reg/serial_end_bit_o_reg R180 328.8600 472.7500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[0] R0 308.7000 663.0700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[1] MX 318.1500 677.7100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[2] MX 331.3800 677.7100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[3] MY 327.6000 682.5900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[4] R0 340.8300 682.5900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[5] R0 354.0600 682.5900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[6] R0 367.2900 682.5900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_th0_o_reg[7] MX 376.1100 687.4700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[0] R0 386.8200 682.5900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[1] MX 396.9000 687.4700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[2] MX 410.7600 706.9900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[3] MY 405.0900 711.8700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[4] R180 388.7100 706.9900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[5] R180 375.4800 706.9900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[6] MX 376.1100 716.7500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tl0_o_reg[7] MY 356.5800 711.8700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[0] MY 343.3500 711.8700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[1] R180 320.0400 716.7500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[2] R0 316.8900 711.8700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[3] R180 309.3300 706.9900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[4] R180 296.1000 706.9900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[5] R0 296.1000 702.1100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[6] MY 299.8800 692.3500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer0/timers_sfr_tm0_o_reg[7] MX 287.2800 658.1900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[0] MX 323.1900 609.3900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[1] MX 345.2400 609.3900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[2] R0 354.0600 584.9900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[3] MX 371.0700 580.1100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[4] R0 375.4800 594.7500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[5] R0 397.5300 584.9900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[6] R0 376.1100 624.0300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_th1_o_reg[7] R180 364.1400 619.1500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[0] R180 366.6600 638.6700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[1] R180 342.0900 628.9100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[2] R180 333.9000 638.6700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[3] R180 320.6700 638.6700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[4] MY 309.3300 653.3100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[5] R180 297.9900 648.4300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[6] R0 308.0700 643.5500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tl1_o_reg[7] MX 308.7000 619.1500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[0] R0 319.4100 614.2700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[1] MY 308.0700 604.5100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[2] MX 308.0700 599.6300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[3] R180 302.4000 580.1100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[4] MX 297.9900 570.3500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[5] R0 313.7400 575.2300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[6] R180 315.6300 580.1100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer1/timers_sfr_tm1_o_reg[7] MX 328.8600 580.1100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_tcon2_tf2_o_reg MX 405.7200 502.0300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/acr_inc_reg R0 400.6800 467.8700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[0] MY 395.6400 380.0300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[1] MX 390.6000 365.3900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[2] R180 378.0000 326.3500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[3] MX 388.0800 297.0700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[4] MX 408.8700 287.3100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[5] MX 432.8100 287.3100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[6] MX 454.2300 287.3100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[7] MX 466.2000 316.5900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[8] R0 466.2000 331.2300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_period_reg[9] R0 476.2800 340.9900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[0] MY 411.3900 350.7500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[1] MY 390.6000 350.7500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[2] R0 386.8200 311.7100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[3] R180 397.5300 306.8300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[4] R0 408.2400 301.9500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[5] R0 421.4700 301.9500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[6] R0 442.8900 301.9500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[7] MX 466.2000 326.3500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[8] R180 430.9200 326.3500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/angle_clk_reg[9] MX 432.8100 345.8700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/state_reg[0] MY 434.0700 360.5100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/state_reg[1] R0 422.1000 380.0300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[0] R0 364.1400 526.4300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[1] MX 386.8200 521.5500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[2] R0 386.8200 516.6700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[3] R0 400.6800 506.9100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[4] R0 420.8400 487.3900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[5] R0 410.7600 477.6300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[6] MY 397.5300 477.6300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrh_o_reg[7] MY 388.0800 487.3900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[0] MY 367.2900 536.1900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[1] R0 318.7800 555.7100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[2] R0 349.6500 545.9500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[3] MX 331.3800 541.0700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[4] R0 345.2400 555.7100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[5] R0 332.0100 555.7100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[6] MY 305.5500 555.7100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrl_o_reg[7] MY 297.9900 565.4700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[0] R0 287.2800 555.7100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[1] MY 287.2800 545.9500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[2] R0 320.0400 536.1900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[3] MX 343.9800 531.3100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[4] R0 326.9700 516.6700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[5] R0 340.2000 516.6700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[6] R0 331.3800 497.1500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_acg/timers_sfr_acrm_o_reg[7] MX 352.8000 502.0300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/contador_reg[6] MY 667.8000 516.6700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/contador_reg[5] MX 671.5800 502.0300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/contador_reg[4] R0 675.9900 487.3900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/contador_reg[3] MX 655.8300 502.0300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/contador_reg[2] MX 642.6000 502.0300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/timers_timer2_pdcf_clkdiv_o_reg MX 664.0200 521.5500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/contador_reg[1] MY 634.4100 497.1500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdcf/contador_reg[0] MX 621.1800 492.2700
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/q_flop_reg MY 646.3800 526.4300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/timers_timer2_pdfoutput_o_reg R180 634.4100 521.5500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/pdf_2sample_reg[0] MY 679.1400 672.8300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/pdf_out_reg R180 646.3800 648.4300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/ff_sync_reg[1] MY 686.0700 682.5900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/pdf_2sample_reg[1] R180 682.2900 648.4300
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/pdf_2sample_reg[2] MY 656.4600 643.5500
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/dut_timer2/top_pdf/ff_sync_reg[0] R0 672.8400 682.5900
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/p214748365A R0 335.7900 458.1100
Instance: EMC_TOP_INSTANCE/TIMERS_INSTANCE/reset_aux_reg R0 540.5400 428.8300
Instance: EMC_TOP_INSTANCE/p214748365A174 R0 388.7100 380.0300

#################################################################
#  Block: <name> <orient> [<llx> <lly>]                         #
#         [<haloLeftMargin>  <haloBottomMargin>                 #
#          <haloRightMargin> <haloTopMargin> <haloFromInstBox>] #
#         [<IsInstDefCovered> <IsInstPreplaced>]                #
#                                                               #
#  Block with INT_MAX loc is for recording the halo block with  #
#  non-prePlaced status                                         #
#################################################################
Block: EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram R0 841.0600 775.8500 15.0000 38.3400 15.0000 15.0000 0 01
Block: EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom R90 287.2800 773.5100 15.0000 36.0000 105.0000 15.0000 0 01

######################################################
#  BlockLayerObstruct: <name> <layerX> ...           #
######################################################

######################################################
#  FeedthroughBuffer: <instName>                     #
######################################################

#################################################################
#  <PlacementBlockages>                                         #
#     <Blockage name="blk_name" type="hard|soft|partial">       #
#       <Attr density=1.2 inst="inst_name" pushdown=yes />      #
#       <Box llx=1 lly=2 urx=3 ury=4 /> ...                     #
#     </Blockage>                                               #
#  </PlacementBlockages>                                        #
#################################################################

###########################################################################
#  <RouteBlockages>                                                       #
#     <Blockage name="blk_name" type="User|RouteGuide|PtnCut|WideWire">   #
#       <Attr spacing=1.2 drw=1.2 inst="name" pushdown=yes fills=yes />   #
#       <Layer type="route|cut|masterslice" id=layerNo />                 #
#       <Box llx=1 lly=2 urx=3 ury=4 /> ...                               #
#       <Poly points=nr x0=1 y0=1 x1=2 y2=2 ...  />                       #
#     </Blockage>                                                         #
#  </RouteBlockages>                                                      #
###########################################################################
<RouteBlockages>
    <Blockage type="User">
	<Layer type="cut" id=6 />
	<Box llx=841.0600 lly=775.8500 urx=1007.0000 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="cut" id=5 />
	<Box llx=841.0600 lly=775.8500 urx=1007.0000 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="route" id=5 />
	<Box llx=841.0600 lly=775.8500 urx=1007.0000 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="cut" id=4 />
	<Box llx=841.0600 lly=775.8500 urx=1007.0000 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="route" id=4 />
	<Box llx=841.0600 lly=775.8500 urx=1007.0000 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="cut" id=3 />
	<Box llx=841.0600 lly=775.8500 urx=1007.0000 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="cut" id=2 />
	<Box llx=841.0600 lly=775.8500 urx=1007.0000 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="route" id=2 />
	<Box llx=841.0600 lly=775.8500 urx=1007.0000 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="route" id=1 />
	<Box llx=841.0600 lly=775.8500 urx=1007.0000 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="route" id=3 />
	<Box llx=841.0600 lly=775.8500 urx=1007.0000 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="cut" id=6 />
	<Box llx=287.2800 lly=773.4250 urx=722.9800 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="route" id=6 />
	<Box llx=287.2800 lly=773.4250 urx=722.9800 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="cut" id=5 />
	<Box llx=287.2800 lly=773.4250 urx=722.9800 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="route" id=5 />
	<Box llx=287.2800 lly=773.4250 urx=722.9800 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="cut" id=4 />
	<Box llx=287.2800 lly=773.4250 urx=722.9800 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="route" id=4 />
	<Box llx=287.2800 lly=773.4250 urx=722.9800 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="cut" id=3 />
	<Box llx=287.2800 lly=773.4250 urx=722.9800 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="cut" id=2 />
	<Box llx=287.2800 lly=773.4250 urx=722.9800 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="route" id=2 />
	<Box llx=287.2800 lly=773.4250 urx=722.9800 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="route" id=1 />
	<Box llx=287.2800 lly=773.4250 urx=722.9800 ury=1007.0000 />
    </Blockage>
    <Blockage type="User">
	<Layer type="route" id=3 />
	<Box llx=287.2800 lly=773.4250 urx=722.9800 ury=1007.0000 />
    </Blockage>
</RouteBlockages>

######################################################
#  PrerouteAsObstruct: <layer_treated_as_obstruct>   #
######################################################
PrerouteAsObstruct: 0x3

######################################################
#  NetWeight: <net_name> <weight (in integer)>       #
######################################################

#################################################################
#  SprFile: <file_name>                                         #
#################################################################
SprFile: EMC08.fp.spr

#######################################################################################
#  IO: <instName> <cellName> <lx> <ly> <side> <orient> {-power|-ground|-} \           #
#      [isCovered isPrePlaced]                                                        #
#  IOPin: <pinName> <x> <y> <side> <layerId> <width> <depth> {placed|fixed|cover|-} <nrBox> #
#    PinBox: <llx> <lly> <urx> <ury>                                                  #
#    PinPoly: <nrPt> <x1> <y1> <x2> <y2> ...<xn> <yn>                                 #
#######################################################################################
IO: EMC_PADS_INSTANCE/P_CORNER_NE CORNERP 1037.0000 1037.0000 NE R180 - 01
IO: EMC_PADS_INSTANCE/P_PORT3_1 BBCUD8P 977.0000 1037.0000 N R180 - 01
IO: EMC_PADS_INSTANCE/P_PORT3_0 BBCUD8P 917.0000 1037.0000 N R180 - 01
IO: EMC_PADS_INSTANCE/P_PORT1_7 BBCUD8P 857.0000 1037.0000 N R180 - 01
IO: EMC_PADS_INSTANCE/P_PSEN_B BD8P 797.0000 1037.0000 N R180 - 01
IO: EMC_PADS_INSTANCE/P_PORT1_6 BBCUD8P 737.0000 1037.0000 N R180 - 01
IO: EMC_PADS_INSTANCE/P_PORT1_5 BBCUD8P 677.0000 1037.0000 N R180 - 01
IO: EMC_PADS_INSTANCE/P_GND_0 GNDORPADP 617.0000 1037.0000 N R180 - 01
IO: EMC_PADS_INSTANCE/P_PORT1_4 BBCUD8P 557.0000 1037.0000 N R180 - 01
IO: EMC_PADS_INSTANCE/P_PORT1_3 BBCUD8P 497.0000 1037.0000 N R180 - 01
IO: EMC_PADS_INSTANCE/P_EA_B ICUDP 437.0000 1037.0000 N R180 - 01
IO: EMC_PADS_INSTANCE/P_PORT1_2 BBCUD8P 377.0000 1037.0000 N R180 - 01
IO: EMC_PADS_INSTANCE/P_PORT1_1 BBCUD8P 317.0000 1037.0000 N R180 - 01
IO: EMC_PADS_INSTANCE/P_PORT1_0 BBCUD8P 257.0000 1037.0000 N R180 - 01
IO: EMC_PADS_INSTANCE/P_CORNER_NW CORNERP 0.0000 1037.0000 NW R270 - 01
IO: EMC_PADS_INSTANCE/P_PORT3_3 BBCUD8P 0.0000 977.0000 W R270 - 01
IO: EMC_PADS_INSTANCE/P_PORT3_2 BBCUD8P 0.0000 917.0000 W R270 - 01
IO: EMC_PADS_INSTANCE/P_PORT0_7 BBCUD8P 0.0000 857.0000 W R270 - 01
IO: EMC_PADS_INSTANCE/P_CLOCK_MEM ICUDP 0.0000 797.0000 W R270 - 01
IO: EMC_PADS_INSTANCE/P_PORT0_6 BBCUD8P 0.0000 737.0000 W R270 - 01
IO: EMC_PADS_INSTANCE/P_PORT0_5 BBCUD8P 0.0000 677.0000 W R270 - 01
IO: EMC_PADS_INSTANCE/P_VDD_1_8V_0 VDDPADP 0.0000 617.0000 W R270 - 01
IO: EMC_PADS_INSTANCE/P_PORT0_4 BBCUD8P 0.0000 557.0000 W R270 - 01
IO: EMC_PADS_INSTANCE/P_PORT0_3 BBCUD8P 0.0000 497.0000 W R270 - 01
IO: EMC_PADS_INSTANCE/P_CLOCK ICUDP 0.0000 437.0000 W R270 - 01
IO: EMC_PADS_INSTANCE/P_PORT0_2 BBCUD8P 0.0000 377.0000 W R270 - 01
IO: EMC_PADS_INSTANCE/P_PORT0_1 BBCUD8P 0.0000 317.0000 W R270 - 01
IO: EMC_PADS_INSTANCE/P_PORT0_0 BBCUD8P 0.0000 257.0000 W R270 - 01
IO: EMC_PADS_INSTANCE/P_PORT3_5 BBCUD8P 977.0000 0.0000 S R0 - 01
IO: EMC_PADS_INSTANCE/P_PORT3_4 BBCUD8P 917.0000 0.0000 S R0 - 01
IO: EMC_PADS_INSTANCE/P_PORT2_7 BBCUD8P 857.0000 0.0000 S R0 - 01
IO: EMC_PADS_INSTANCE/P_SE_B ICUDP 797.0000 0.0000 S R0 - 01
IO: EMC_PADS_INSTANCE/P_PORT2_6 BBCUD8P 737.0000 0.0000 S R0 - 01
IO: EMC_PADS_INSTANCE/P_PORT2_5 BBCUD8P 677.0000 0.0000 S R0 - 01
IO: EMC_PADS_INSTANCE/P_GND_1 GNDORPADP 617.0000 0.0000 S R0 - 01
IO: EMC_PADS_INSTANCE/P_PORT2_4 BBCUD8P 557.0000 0.0000 S R0 - 01
IO: EMC_PADS_INSTANCE/P_PORT2_3 BBCUD8P 497.0000 0.0000 S R0 - 01
IO: EMC_PADS_INSTANCE/P_TEST_MODE ICUDP 437.0000 0.0000 S R0 - 01
IO: EMC_PADS_INSTANCE/P_PORT2_2 BBCUD8P 377.0000 0.0000 S R0 - 01
IO: EMC_PADS_INSTANCE/P_PORT2_1 BBCUD8P 317.0000 0.0000 S R0 - 01
IO: EMC_PADS_INSTANCE/P_PORT2_0 BBCUD8P 257.0000 0.0000 S R0 - 01
IO: EMC_PADS_INSTANCE/P_CORNER_SW CORNERP 0.0000 0.0000 SW R0 - 01
IO: EMC_PADS_INSTANCE/P_PORT3_7 BBCUD8P 1037.0000 977.0000 E R90 - 01
IO: EMC_PADS_INSTANCE/P_PORT3_6 BBCUD8P 1037.0000 917.0000 E R90 - 01
IO: EMC_PADS_INSTANCE/P_PORT4_7 BD8P 1037.0000 857.0000 E R90 - 01
IO: EMC_PADS_INSTANCE/P_PHT ICUDP 1037.0000 797.0000 E R90 - 01
IO: EMC_PADS_INSTANCE/P_PORT4_6 BD8P 1037.0000 737.0000 E R90 - 01
IO: EMC_PADS_INSTANCE/P_PORT4_5 BD8P 1037.0000 677.0000 E R90 - 01
IO: EMC_PADS_INSTANCE/P_RESET ICUDP 1037.0000 617.0000 E R90 - 01
IO: EMC_PADS_INSTANCE/P_PORT4_4 BD8P 1037.0000 557.0000 E R90 - 01
IO: EMC_PADS_INSTANCE/P_PORT4_3 BD8P 1037.0000 497.0000 E R90 - 01
IO: EMC_PADS_INSTANCE/P_VDD_3_3V VDDORPADP 1037.0000 437.0000 E R90 - 01
IO: EMC_PADS_INSTANCE/P_PORT4_2 BD8P 1037.0000 377.0000 E R90 - 01
IO: EMC_PADS_INSTANCE/P_PORT4_1 BD8P 1037.0000 317.0000 E R90 - 01
IO: EMC_PADS_INSTANCE/P_PORT4_0 BD8P 1037.0000 257.0000 E R90 - 01
IO: EMC_PADS_INSTANCE/P_CORNER_SE CORNERP 1037.0000 0.0000 SE R90 - 01

#########################################################################################
#  IOPin: <pinName> <x> <y> <side> <layerId> <width> <depth> {placed|fixed|cover|-} <nrBox> \ #
#         [-special] [-clock] [[-spacing <value>] | [-drw <value>]]                     #
#    PinBox: <llx> <lly> <urx> <ury> [-lyr <layerId>] \                                 #
#            [[-spacing <value>] | [-drw <value>]]                                      #
#    PinPoly: <nrPt> <x1> <y1> <x2> <y2> ...<xn> <yn> [-lyr <layerId>] \                #
#             [[-spacing <value>] | [-drw <value>]]                                     #
#    PinAntenna: <pinName> <ANTENNAPIN*> <value> LAYER <layer>                          #
#########################################################################################

#####################################################################
#  <Property>                                                       #
#     <obj_type name="inst_name" >                                  #
#       <prop name="name" type=type_name value=val />               #
#       <Attr name="name" type=type_name value=val />               #
#     </obj_type>                                                   #
#  </Property>                                                      #
#  where:                                                           #
#       type is data type: Box, String, Int, PTR, Loc, ouble, Bits  #
#       obj_type are: inst, Design, instTerm, Bump                  #
#####################################################################
<Properties>
  <inst name="EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_ram">
	<prop name="InstHalo" type=Box llx=15.0000 lly=38.3400 urx=15.0000 ury=15.0000 />
	<Attr name="instHaloType" type=Int value=0 />
  </inst>
  <inst name="EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/internal_rom">
	<prop name="InstHalo" type=Box llx=36.0000 lly=105.0000 urx=15.0000 ury=15.0000 />
	<Attr name="instHaloType" type=Int value=0 />
  </inst>
  <Design name="EMC08">
  </Design>
</Properties>

###########################################################$############################################################################################
#  GlobalNetConnection: <net_name> {-pin|-inst|-net} <base_name_pattern> -type {pgpin|net|tiehi|tielo} {-all|-module <name>|-region <box>} [-override] #
########################################################################################################################################################
GlobalNetConnection: VDD -pin vdd* -type pgpin -all -override
GlobalNetConnection: VDD -pin r*vdd -type pgpin -all -override
GlobalNetConnection: VDD -pin VDD -type pgpin -all -override
GlobalNetConnection: VDDR -pin VDDR -type pgpin -all -override
GlobalNetConnection: VDDR -pin VDDO -type pgpin -all -override
GlobalNetConnection: VDDR -pin VDDOR -type pgpin -all -override
GlobalNetConnection: GND -pin gnd* -type pgpin -all -override
GlobalNetConnection: GND -pin r*gnd -type pgpin -all -override
GlobalNetConnection: GND -pin GNDO -type pgpin -all -override
GlobalNetConnection: GND -pin GNDR -type pgpin -all -override
GlobalNetConnection: GND -pin GNDOR -type pgpin -all -override

################################################################################
#  NetProperties: <net_name> [-special] [-def_prop {int|dbl|str} <value>]...   #
################################################################################
