{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649346833609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649346833609 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 17:53:53 2022 " "Processing started: Thu Apr 07 17:53:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649346833609 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649346833609 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avalon_timer_32b -c avalon_timer_32b " "Command: quartus_map --read_settings_files=on --write_settings_files=off avalon_timer_32b -c avalon_timer_32b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649346833609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649346834342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649346834342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_timer_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_timer_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_timer_32b " "Found entity 1: avalon_timer_32b" {  } { { "avalon_timer_32b.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/Timer_A-MM_Slv/avalon_timer_32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649346845591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649346845591 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "avalon_slave_MM_interface.v " "Can't analyze file -- file avalon_slave_MM_interface.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1649346845591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_32b " "Found entity 1: timer_32b" {  } { { "timer_32b.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/Timer_A-MM_Slv/timer_32b.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649346845607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649346845607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avalon_timer_32b " "Elaborating entity \"avalon_timer_32b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649346845676 ""}
{ "Warning" "WSGN_SEARCH_FILE" "avalon_slave_mm_interface_timer.v 1 1 " "Using design file avalon_slave_mm_interface_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_slave_MM_interface_timer " "Found entity 1: avalon_slave_MM_interface_timer" {  } { { "avalon_slave_mm_interface_timer.v" "" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/Timer_A-MM_Slv/avalon_slave_mm_interface_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649346845738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1649346845738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_slave_MM_interface_timer avalon_slave_MM_interface_timer:u1_av_sl_MM " "Elaborating entity \"avalon_slave_MM_interface_timer\" for hierarchy \"avalon_slave_MM_interface_timer:u1_av_sl_MM\"" {  } { { "avalon_timer_32b.v" "u1_av_sl_MM" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/Timer_A-MM_Slv/avalon_timer_32b.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649346845738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_32b timer_32b:u2_timer " "Elaborating entity \"timer_32b\" for hierarchy \"timer_32b:u2_timer\"" {  } { { "avalon_timer_32b.v" "u2_timer" { Text "C:/Users/jororoc/Documents/QDesign/SID-Laboratories/Tarea2/Timer_A-MM_Slv/avalon_timer_32b.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649346845792 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649346846714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649346847539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649346847539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "458 " "Implemented 458 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649346847733 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649346847733 ""} { "Info" "ICUT_CUT_TM_LCELLS" "384 " "Implemented 384 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649346847733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649346847733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649346847751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 17:54:07 2022 " "Processing ended: Thu Apr 07 17:54:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649346847751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649346847751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649346847751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649346847751 ""}
