// Seed: 2527358745
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1;
  id_2(
      id_1, -1, id_1
  );
  assign module_1.type_2 = 0;
  wire id_3;
endmodule
module module_1 (
    input  wire  id_0,
    input  logic id_1,
    output logic id_2,
    input  tri1  id_3,
    output tri1  id_4,
    input  tri   id_5,
    input  tri0  id_6,
    input  wor   id_7,
    output wor   id_8
);
  wire id_10;
  always begin : LABEL_0
    id_2 <= -1;
    id_2 = id_1;
  end
  module_0 modCall_1 (id_10);
  id_11(
      .id_0(id_7)
  );
endmodule
