<stg><name>add_vectors.2</name>


<trans_list>

<trans id="188" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="61" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %P2, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1 %v1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %v1

]]></Node>
<StgValue><ssdm name="v1_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln117 = br void

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0 %i = phi i6 %add_ln117, void %.split, i6 0, void

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="6">
<![CDATA[
:1 %zext_ln117 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="6">
<![CDATA[
:2 %zext_ln117_2 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln117_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3 %icmp_ln117 = icmp_eq  i6 %i, i6 60

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln117 = br i1 %icmp_ln117, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:0 %add_ln117 = add i6 %i, i6 4

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:2 %add_ln119 = add i11 %zext_ln117_2, i11 %v1_read

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="11">
<![CDATA[
.split:3 %zext_ln119 = zext i11 %add_ln119

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %P2_addr = getelementptr i8 %P2, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="P2_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="11">
<![CDATA[
.split:5 %P2_load = load i11 %P2_addr

]]></Node>
<StgValue><ssdm name="P2_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %v2_addr = getelementptr i5 %v2, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="v2_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="6">
<![CDATA[
.split:8 %v2_load = load i6 %v2_addr

]]></Node>
<StgValue><ssdm name="v2_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0">
<![CDATA[
:0 %ret_ln123 = ret

]]></Node>
<StgValue><ssdm name="ret_ln123"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="11">
<![CDATA[
.split:5 %P2_load = load i11 %P2_addr

]]></Node>
<StgValue><ssdm name="P2_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="8">
<![CDATA[
.split:6 %zext_ln119_18 = zext i8 %P2_load

]]></Node>
<StgValue><ssdm name="zext_ln119_18"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="6">
<![CDATA[
.split:8 %v2_load = load i6 %v2_addr

]]></Node>
<StgValue><ssdm name="v2_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="5">
<![CDATA[
.split:9 %zext_ln119_19 = zext i5 %v2_load

]]></Node>
<StgValue><ssdm name="zext_ln119_19"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:10 %tmp = add i9 %zext_ln119_19, i9 %zext_ln119_18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:11 %urem_ln121 = urem i9 %tmp, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:11 %urem_ln121 = urem i9 %tmp, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:11 %urem_ln121 = urem i9 %tmp, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:11 %urem_ln121 = urem i9 %tmp, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:11 %urem_ln121 = urem i9 %tmp, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="89" st_id="9" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:11 %urem_ln121 = urem i9 %tmp, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="90" st_id="10" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:11 %urem_ln121 = urem i9 %tmp, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="91" st_id="11" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:11 %urem_ln121 = urem i9 %tmp, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="92" st_id="12" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:11 %urem_ln121 = urem i9 %tmp, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="93" st_id="13" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:11 %urem_ln121 = urem i9 %tmp, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="94" st_id="14" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:11 %urem_ln121 = urem i9 %tmp, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="95" st_id="15" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:11 %urem_ln121 = urem i9 %tmp, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="96" st_id="16" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:11 %urem_ln121 = urem i9 %tmp, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8">
<![CDATA[
.split:12 %trunc_ln121 = trunc i8 %urem_ln121

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split:13 %store_ln121 = store i8 %trunc_ln121, i11 %P2_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="99" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:14 %or_ln117 = or i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="or_ln117"/></StgValue>
</operation>

<operation id="100" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="6">
<![CDATA[
.split:15 %zext_ln119_20 = zext i6 %or_ln117

]]></Node>
<StgValue><ssdm name="zext_ln119_20"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="6">
<![CDATA[
.split:16 %zext_ln119_21 = zext i6 %or_ln117

]]></Node>
<StgValue><ssdm name="zext_ln119_21"/></StgValue>
</operation>

<operation id="102" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:17 %add_ln119_2 = add i11 %zext_ln119_21, i11 %v1_read

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="11">
<![CDATA[
.split:18 %zext_ln119_22 = zext i11 %add_ln119_2

]]></Node>
<StgValue><ssdm name="zext_ln119_22"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:19 %P2_addr_2 = getelementptr i8 %P2, i64 0, i64 %zext_ln119_22

]]></Node>
<StgValue><ssdm name="P2_addr_2"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split:20 %P2_load_1 = load i11 %P2_addr_2

]]></Node>
<StgValue><ssdm name="P2_load_1"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:22 %v2_addr_1 = getelementptr i5 %v2, i64 0, i64 %zext_ln119_20

]]></Node>
<StgValue><ssdm name="v2_addr_1"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="6">
<![CDATA[
.split:23 %v2_load_1 = load i6 %v2_addr_1

]]></Node>
<StgValue><ssdm name="v2_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="108" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split:20 %P2_load_1 = load i11 %P2_addr_2

]]></Node>
<StgValue><ssdm name="P2_load_1"/></StgValue>
</operation>

<operation id="109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="8">
<![CDATA[
.split:21 %zext_ln119_23 = zext i8 %P2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln119_23"/></StgValue>
</operation>

<operation id="110" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="6">
<![CDATA[
.split:23 %v2_load_1 = load i6 %v2_addr_1

]]></Node>
<StgValue><ssdm name="v2_load_1"/></StgValue>
</operation>

<operation id="111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="5">
<![CDATA[
.split:24 %zext_ln119_24 = zext i5 %v2_load_1

]]></Node>
<StgValue><ssdm name="zext_ln119_24"/></StgValue>
</operation>

<operation id="112" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:25 %tmp_4 = add i9 %zext_ln119_24, i9 %zext_ln119_23

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="113" st_id="19" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:26 %urem_ln121_1 = urem i9 %tmp_4, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="114" st_id="20" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:26 %urem_ln121_1 = urem i9 %tmp_4, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="115" st_id="21" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:26 %urem_ln121_1 = urem i9 %tmp_4, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="116" st_id="22" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:26 %urem_ln121_1 = urem i9 %tmp_4, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="117" st_id="23" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:26 %urem_ln121_1 = urem i9 %tmp_4, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="118" st_id="24" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:26 %urem_ln121_1 = urem i9 %tmp_4, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="119" st_id="25" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:26 %urem_ln121_1 = urem i9 %tmp_4, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="120" st_id="26" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:26 %urem_ln121_1 = urem i9 %tmp_4, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="121" st_id="27" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:26 %urem_ln121_1 = urem i9 %tmp_4, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="122" st_id="28" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:26 %urem_ln121_1 = urem i9 %tmp_4, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="123" st_id="29" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:26 %urem_ln121_1 = urem i9 %tmp_4, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="124" st_id="30" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:26 %urem_ln121_1 = urem i9 %tmp_4, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="125" st_id="31" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:26 %urem_ln121_1 = urem i9 %tmp_4, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_1"/></StgValue>
</operation>

<operation id="126" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8">
<![CDATA[
.split:27 %trunc_ln121_4 = trunc i8 %urem_ln121_1

]]></Node>
<StgValue><ssdm name="trunc_ln121_4"/></StgValue>
</operation>

<operation id="127" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split:28 %store_ln121 = store i8 %trunc_ln121_4, i11 %P2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="128" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:29 %or_ln117_1 = or i6 %i, i6 2

]]></Node>
<StgValue><ssdm name="or_ln117_1"/></StgValue>
</operation>

<operation id="129" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="6">
<![CDATA[
.split:30 %zext_ln119_25 = zext i6 %or_ln117_1

]]></Node>
<StgValue><ssdm name="zext_ln119_25"/></StgValue>
</operation>

<operation id="130" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="6">
<![CDATA[
.split:31 %zext_ln119_26 = zext i6 %or_ln117_1

]]></Node>
<StgValue><ssdm name="zext_ln119_26"/></StgValue>
</operation>

<operation id="131" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:32 %add_ln119_4 = add i11 %zext_ln119_26, i11 %v1_read

]]></Node>
<StgValue><ssdm name="add_ln119_4"/></StgValue>
</operation>

<operation id="132" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="11">
<![CDATA[
.split:33 %zext_ln119_27 = zext i11 %add_ln119_4

]]></Node>
<StgValue><ssdm name="zext_ln119_27"/></StgValue>
</operation>

<operation id="133" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:34 %P2_addr_3 = getelementptr i8 %P2, i64 0, i64 %zext_ln119_27

]]></Node>
<StgValue><ssdm name="P2_addr_3"/></StgValue>
</operation>

<operation id="134" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split:35 %P2_load_2 = load i11 %P2_addr_3

]]></Node>
<StgValue><ssdm name="P2_load_2"/></StgValue>
</operation>

<operation id="135" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:37 %v2_addr_2 = getelementptr i5 %v2, i64 0, i64 %zext_ln119_25

]]></Node>
<StgValue><ssdm name="v2_addr_2"/></StgValue>
</operation>

<operation id="136" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="6">
<![CDATA[
.split:38 %v2_load_2 = load i6 %v2_addr_2

]]></Node>
<StgValue><ssdm name="v2_load_2"/></StgValue>
</operation>

<operation id="137" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split:44 %or_ln117_2 = or i6 %i, i6 3

]]></Node>
<StgValue><ssdm name="or_ln117_2"/></StgValue>
</operation>

<operation id="138" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="6">
<![CDATA[
.split:45 %zext_ln119_30 = zext i6 %or_ln117_2

]]></Node>
<StgValue><ssdm name="zext_ln119_30"/></StgValue>
</operation>

<operation id="139" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="6">
<![CDATA[
.split:46 %zext_ln119_31 = zext i6 %or_ln117_2

]]></Node>
<StgValue><ssdm name="zext_ln119_31"/></StgValue>
</operation>

<operation id="140" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split:47 %add_ln119_6 = add i11 %zext_ln119_31, i11 %v1_read

]]></Node>
<StgValue><ssdm name="add_ln119_6"/></StgValue>
</operation>

<operation id="141" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:52 %v2_addr_3 = getelementptr i5 %v2, i64 0, i64 %zext_ln119_30

]]></Node>
<StgValue><ssdm name="v2_addr_3"/></StgValue>
</operation>

<operation id="142" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="6">
<![CDATA[
.split:53 %v2_load_3 = load i6 %v2_addr_3

]]></Node>
<StgValue><ssdm name="v2_load_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="143" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split:35 %P2_load_2 = load i11 %P2_addr_3

]]></Node>
<StgValue><ssdm name="P2_load_2"/></StgValue>
</operation>

<operation id="144" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="8">
<![CDATA[
.split:36 %zext_ln119_28 = zext i8 %P2_load_2

]]></Node>
<StgValue><ssdm name="zext_ln119_28"/></StgValue>
</operation>

<operation id="145" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="6">
<![CDATA[
.split:38 %v2_load_2 = load i6 %v2_addr_2

]]></Node>
<StgValue><ssdm name="v2_load_2"/></StgValue>
</operation>

<operation id="146" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="5">
<![CDATA[
.split:39 %zext_ln119_29 = zext i5 %v2_load_2

]]></Node>
<StgValue><ssdm name="zext_ln119_29"/></StgValue>
</operation>

<operation id="147" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:40 %tmp_5 = add i9 %zext_ln119_29, i9 %zext_ln119_28

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="148" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="6">
<![CDATA[
.split:53 %v2_load_3 = load i6 %v2_addr_3

]]></Node>
<StgValue><ssdm name="v2_load_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="149" st_id="34" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:41 %urem_ln121_2 = urem i9 %tmp_5, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="150" st_id="35" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:41 %urem_ln121_2 = urem i9 %tmp_5, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="151" st_id="36" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:41 %urem_ln121_2 = urem i9 %tmp_5, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="152" st_id="37" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:41 %urem_ln121_2 = urem i9 %tmp_5, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="153" st_id="38" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:41 %urem_ln121_2 = urem i9 %tmp_5, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="154" st_id="39" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:41 %urem_ln121_2 = urem i9 %tmp_5, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="155" st_id="40" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:41 %urem_ln121_2 = urem i9 %tmp_5, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="156" st_id="41" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:41 %urem_ln121_2 = urem i9 %tmp_5, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="157" st_id="42" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:41 %urem_ln121_2 = urem i9 %tmp_5, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="158" st_id="43" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:41 %urem_ln121_2 = urem i9 %tmp_5, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="159" st_id="44" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:41 %urem_ln121_2 = urem i9 %tmp_5, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="160" st_id="45" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:41 %urem_ln121_2 = urem i9 %tmp_5, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="161" st_id="46" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:41 %urem_ln121_2 = urem i9 %tmp_5, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_2"/></StgValue>
</operation>

<operation id="162" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
.split:42 %trunc_ln121_5 = trunc i8 %urem_ln121_2

]]></Node>
<StgValue><ssdm name="trunc_ln121_5"/></StgValue>
</operation>

<operation id="163" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split:43 %store_ln121 = store i8 %trunc_ln121_5, i11 %P2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="164" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="11">
<![CDATA[
.split:48 %zext_ln119_32 = zext i11 %add_ln119_6

]]></Node>
<StgValue><ssdm name="zext_ln119_32"/></StgValue>
</operation>

<operation id="165" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:49 %P2_addr_4 = getelementptr i8 %P2, i64 0, i64 %zext_ln119_32

]]></Node>
<StgValue><ssdm name="P2_addr_4"/></StgValue>
</operation>

<operation id="166" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split:50 %P2_load_3 = load i11 %P2_addr_4

]]></Node>
<StgValue><ssdm name="P2_load_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="167" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="11" op_1_bw="0">
<![CDATA[
.split:50 %P2_load_3 = load i11 %P2_addr_4

]]></Node>
<StgValue><ssdm name="P2_load_3"/></StgValue>
</operation>

<operation id="168" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8">
<![CDATA[
.split:51 %zext_ln119_33 = zext i8 %P2_load_3

]]></Node>
<StgValue><ssdm name="zext_ln119_33"/></StgValue>
</operation>

<operation id="169" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="5">
<![CDATA[
.split:54 %zext_ln119_34 = zext i5 %v2_load_3

]]></Node>
<StgValue><ssdm name="zext_ln119_34"/></StgValue>
</operation>

<operation id="170" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:55 %tmp_6 = add i9 %zext_ln119_34, i9 %zext_ln119_33

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="171" st_id="49" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:56 %urem_ln121_3 = urem i9 %tmp_6, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="172" st_id="50" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:56 %urem_ln121_3 = urem i9 %tmp_6, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="173" st_id="51" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:56 %urem_ln121_3 = urem i9 %tmp_6, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="174" st_id="52" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:56 %urem_ln121_3 = urem i9 %tmp_6, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="175" st_id="53" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:56 %urem_ln121_3 = urem i9 %tmp_6, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="176" st_id="54" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:56 %urem_ln121_3 = urem i9 %tmp_6, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="177" st_id="55" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:56 %urem_ln121_3 = urem i9 %tmp_6, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="178" st_id="56" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:56 %urem_ln121_3 = urem i9 %tmp_6, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="179" st_id="57" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:56 %urem_ln121_3 = urem i9 %tmp_6, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="180" st_id="58" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:56 %urem_ln121_3 = urem i9 %tmp_6, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="181" st_id="59" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:56 %urem_ln121_3 = urem i9 %tmp_6, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="182" st_id="60" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:56 %urem_ln121_3 = urem i9 %tmp_6, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="183" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln117"/></StgValue>
</operation>

<operation id="184" st_id="61" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:56 %urem_ln121_3 = urem i9 %tmp_6, i9 31

]]></Node>
<StgValue><ssdm name="urem_ln121_3"/></StgValue>
</operation>

<operation id="185" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
.split:57 %trunc_ln121_6 = trunc i8 %urem_ln121_3

]]></Node>
<StgValue><ssdm name="trunc_ln121_6"/></StgValue>
</operation>

<operation id="186" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="11" op_2_bw="0">
<![CDATA[
.split:58 %store_ln121 = store i8 %trunc_ln121_6, i11 %P2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="187" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.split:59 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
