FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
/*
 * Copyright © 2020 Intel Corporation
 */

#ifndef _INTEL_CRTC_H_
#define _INTEL_CRTC_H_
/* bench 16543.0.0 cd2506c7d974 */
/* bench 16543.0.1 17329143cc30 */
/* bench 16543.0.2 64554f283c2e */
/* bench 16543.0.3 e3e07d8bfc86 */
/* bench 16543.0.4 2186489f7cd0 */
/* bench 16543.0.5 631c719f3562 */
/* bench 25159.3.0 f1cd56a0ccab */
/* bench 25159.3.1 cc8c84676c85 */
/* bench 16543.0.7 c1ff5cde8700 */
/* bench 16543.0.8 f8a201d1b873 */
/* bench 16543.0.9 ffbc6b94bc8b */
enum pipe;
struct drm_i915_private;
struct intel_crtc;
struct intel_crtc_state;

u32 intel_crtc_max_vblank_count(const struct intel_crtc_state *crtc_state);
int intel_crtc_init(struct drm_i915_private *dev_priv, enum pipe pipe);
struct intel_crtc_state *intel_crtc_state_alloc(struct intel_crtc *crtc);
void intel_crtc_state_reset(struct intel_crtc_state *crtc_state,
			    struct intel_crtc *crtc);

#endif
