// Seed: 1241643678
module module_0;
  wire id_1;
  assign module_1.type_0 = 0;
  assign id_1 = id_1;
  wire id_2, id_3, id_4;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input supply1 id_2
);
  module_0 modCall_1 ();
  always $display(1'h0, 1, id_2, id_2 != id_2);
  wire id_4 = id_2;
endmodule
module module_2 (
    output logic   id_0,
    output supply1 id_1
);
  always id_0 <= "";
  wire id_3;
  wire id_4;
  reg  id_5;
  always_ff
    if (1) @(posedge id_4) id_6;
    else;
  reg id_7, id_8 = id_5, id_9, id_10, id_11, id_12, id_13, id_14 = id_9, id_15, id_16, id_17, id_18;
  wire id_19;
  always id_5 <= (id_8);
  module_0 modCall_1 ();
  always $display;
  assign id_16 = id_7;
endmodule
