Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Oct 18 13:14:17 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/FIR_HLS_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                    Path #1                                                                                    |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                                        |
| Path Delay                | 7.431                                                                                                                                                                         |
| Logic Delay               | 2.917(40%)                                                                                                                                                                    |
| Net Delay                 | 4.514(60%)                                                                                                                                                                    |
| Clock Skew                | -0.014                                                                                                                                                                        |
| Slack                     | 2.564                                                                                                                                                                         |
| Clock Uncertainty         | 0.035                                                                                                                                                                         |
| Clock Relationship        | Timed                                                                                                                                                                         |
| Clock Delay Group         | Same Clock                                                                                                                                                                    |
| Logic Levels              | 18                                                                                                                                                                            |
| Routes                    | 13                                                                                                                                                                            |
| Logical Path              | FDRE/C-(2)-LUT2-(1)-CARRY8-LUT3-(1)-CARRY8-(1)-CARRY8-LUT3-(1)-CARRY8-(4)-LUT3-(1)-LUT5-(1)-CARRY8-LUT3-(2)-LUT5-(2)-LUT6-(1)-CARRY8-LUT5-(4)-LUT6-(2)-LUT6-(1)-CARRY8-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                                        |
| End Point Clock           | ap_clk                                                                                                                                                                        |
| DSP Block                 | None                                                                                                                                                                          |
| RAM Registers             | None-None                                                                                                                                                                     |
| IO Crossings              | 1                                                                                                                                                                             |
| SLR Crossings             | 0                                                                                                                                                                             |
| PBlocks                   | 0                                                                                                                                                                             |
| High Fanout               | 4                                                                                                                                                                             |
| Dont Touch                | 0                                                                                                                                                                             |
| Mark Debug                | 0                                                                                                                                                                             |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                        |
| Start Point Pin           | p_ZL12H_filter_FIR_384_reg[1]/C                                                                                                                                               |
| End Point Pin             | add_ln30_112_reg_10992_reg[23]/D                                                                                                                                              |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  2  |  4  |  5 |  6 |  7 |  8 |  9 |  10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
+-----------------+-------------+-----+-----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 228 | 125 | 91 | 66 | 44 | 63 | 82 | 111 | 59 | 23 | 50 | 39 |  2 |  2 |  3 | 10 |  2 |
+-----------------+-------------+-----+-----+----+----+----+----+----+-----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


