###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 20:29:03 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   \w_ach.AWREADY                    (^) checked with  leading edge of 
'clk'
Beginpoint: tx_core/axi_slave/awready_d_reg/Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.832
  Slack Time                    1.882
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------+ 
     |            Instance             |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                   |         |       |       |  Time   |   Time   | 
     |---------------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^      |         | 0.000 |       |   0.000 |   -1.882 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^        | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.654 | 
     | FECTS_clks_clk___L2_I2          | A ^ -> Y ^        | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.414 | 
     | FECTS_clks_clk___L3_I6          | A ^ -> Y ^        | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -1.162 | 
     | FECTS_clks_clk___L4_I16         | A ^ -> Y ^        | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.940 | 
     | FECTS_clks_clk___L5_I22         | A ^ -> Y ^        | CLKBUF1 | 0.088 | 0.178 |   1.120 |   -0.762 | 
     | FECTS_clks_clk___L6_I10         | A ^ -> Y ^        | CLKBUF1 | 0.140 | 0.224 |   1.344 |   -0.537 | 
     | FECTS_clks_clk___L7_I17         | A ^ -> Y ^        | CLKBUF1 | 0.129 | 0.219 |   1.563 |   -0.319 | 
     | tx_core/axi_slave/awready_d_reg | CLK ^ -> Q ^      | DFFSR   | 0.057 | 0.268 |   1.832 |   -0.050 | 
     |                                 | \w_ach.AWREADY  ^ |         | 0.057 | 0.000 |   1.832 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [24]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt1/\crc_reg[24] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.835
  Slack Time                    1.885
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.885 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.657 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.439 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.200 | 
     | FECTS_clks_clk___L4_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.198 | 0.248 |   0.932 |   -0.953 | 
     | tx_core/tx_crc/crcpkt1/U394         | A ^ -> Y ^                   | BUFX2   | 0.163 | 0.212 |   1.144 |   -0.741 | 
     | tx_core/tx_crc/crcpkt1/n319__L1_I0  | A ^ -> Y ^                   | CLKBUF1 | 0.065 | 0.179 |   1.323 |   -0.561 | 
     | tx_core/tx_crc/crcpkt1/n319__L2_I0  | A ^ -> Y ^                   | CLKBUF1 | 0.126 | 0.203 |   1.526 |   -0.359 | 
     | tx_core/tx_crc/crcpkt1/\crc_reg[24] | CLK ^ -> Q ^                 | DFFSR   | 0.104 | 0.309 |   1.835 |   -0.050 | 
     |                                     | \memif_crcf1.f0_wdata [24] ^ |         | 0.104 | 0.000 |   1.835 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   \w_dch.WREADY                    (^) checked with  leading edge of 
'clk'
Beginpoint: tx_core/axi_slave/wready_d_reg/Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.836
  Slack Time                    1.886
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^     |         | 0.000 |       |   0.000 |   -1.886 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y ^       | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.658 | 
     | FECTS_clks_clk___L2_I2         | A ^ -> Y ^       | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.418 | 
     | FECTS_clks_clk___L3_I6         | A ^ -> Y ^       | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -1.166 | 
     | FECTS_clks_clk___L4_I16        | A ^ -> Y ^       | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.944 | 
     | FECTS_clks_clk___L5_I22        | A ^ -> Y ^       | CLKBUF1 | 0.088 | 0.178 |   1.120 |   -0.766 | 
     | FECTS_clks_clk___L6_I10        | A ^ -> Y ^       | CLKBUF1 | 0.140 | 0.224 |   1.344 |   -0.541 | 
     | FECTS_clks_clk___L7_I16        | A ^ -> Y ^       | CLKBUF1 | 0.129 | 0.216 |   1.561 |   -0.325 | 
     | tx_core/axi_slave/wready_d_reg | CLK ^ -> Q ^     | DFFSR   | 0.060 | 0.275 |   1.835 |   -0.050 | 
     |                                | \w_dch.WREADY  ^ |         | 0.060 | 0.000 |   1.836 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_raddr [2]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\r_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.864
  Slack Time                    1.914
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.914 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.686 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -1.389 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -1.142 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.967 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.135 | 0.211 |   1.158 |   -0.756 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.110 | 0.207 |   1.365 |   -0.549 | 
     | FECTS_clks_clk___L7_I8                | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.219 |   1.584 |   -0.330 | 
     | tx_core/tx_crc/crcfifo2/\r_ptr_reg[2] | CLK ^ -> Q ^                | DFFSR   | 0.066 | 0.280 |   1.864 |   -0.050 | 
     |                                       | \memif_crcf2.f0_raddr [2] ^ |         | 0.066 | 0.000 |   1.864 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [2]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo1/\r_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.868
  Slack Time                    1.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.918 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.690 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -1.393 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -1.146 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.971 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.135 | 0.211 |   1.158 |   -0.760 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.110 | 0.207 |   1.365 |   -0.553 | 
     | FECTS_clks_clk___L7_I8                | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.219 |   1.584 |   -0.334 | 
     | tx_core/tx_crc/crcfifo1/\r_ptr_reg[2] | CLK ^ -> Q ^                | DFFSR   | 0.071 | 0.284 |   1.868 |   -0.050 | 
     |                                       | \memif_crcf1.f0_raddr [2] ^ |         | 0.071 | 0.000 |   1.868 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo1/\w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.868
  Slack Time                    1.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.918 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.690 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -1.393 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -1.146 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.971 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.135 | 0.211 |   1.158 |   -0.760 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.110 | 0.207 |   1.365 |   -0.553 | 
     | FECTS_clks_clk___L7_I8                | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.219 |   1.584 |   -0.334 | 
     | tx_core/tx_crc/crcfifo1/\w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.070 | 0.284 |   1.868 |   -0.050 | 
     |                                       | \memif_crcf1.f0_waddr [1] ^ |         | 0.070 | 0.000 |   1.868 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [28]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt0/\crc_reg[28] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.870
  Slack Time                    1.920
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.920 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.692 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.474 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.235 | 
     | FECTS_clks_clk___L4_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.198 | 0.248 |   0.932 |   -0.987 | 
     | tx_core/tx_crc/crcpkt0/U388         | A ^ -> Y ^                   | BUFX2   | 0.174 | 0.221 |   1.154 |   -0.766 | 
     | tx_core/tx_crc/crcpkt0/n324__L1_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.067 | 0.185 |   1.339 |   -0.580 | 
     | tx_core/tx_crc/crcpkt0/n324__L2_I2  | A ^ -> Y ^                   | CLKBUF1 | 0.109 | 0.191 |   1.530 |   -0.389 | 
     | tx_core/tx_crc/crcpkt0/\crc_reg[28] | CLK ^ -> Q ^                 | DFFSR   | 0.152 | 0.338 |   1.868 |   -0.052 | 
     |                                     | \memif_crcf0.f0_wdata [28] ^ |         | 0.152 | 0.002 |   1.870 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.871
  Slack Time                    1.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.921 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.693 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -1.396 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -1.149 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.974 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.135 | 0.211 |   1.158 |   -0.763 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.110 | 0.207 |   1.365 |   -0.556 | 
     | FECTS_clks_clk___L7_I8                | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.219 |   1.584 |   -0.337 | 
     | tx_core/tx_crc/crcfifo2/\w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.077 | 0.287 |   1.871 |   -0.050 | 
     |                                       | \memif_crcf2.f0_waddr [1] ^ |         | 0.077 | 0.000 |   1.871 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [13]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt1/\crc_reg[13] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.874
  Slack Time                    1.924
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.924 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.696 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.478 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.239 | 
     | FECTS_clks_clk___L4_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.198 | 0.248 |   0.932 |   -0.992 | 
     | tx_core/tx_crc/crcpkt1/U390         | A ^ -> Y ^                   | BUFX2   | 0.121 | 0.183 |   1.116 |   -0.808 | 
     | tx_core/tx_crc/crcpkt1/n316__L1_I0  | A ^ -> Y ^                   | CLKBUF1 | 0.112 | 0.203 |   1.319 |   -0.605 | 
     | tx_core/tx_crc/crcpkt1/n316__L2_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.181 | 0.238 |   1.557 |   -0.367 | 
     | tx_core/tx_crc/crcpkt1/\crc_reg[13] | CLK ^ -> Q ^                 | DFFSR   | 0.095 | 0.317 |   1.873 |   -0.051 | 
     |                                     | \memif_crcf1.f0_wdata [13] ^ |         | 0.095 | 0.001 |   1.874 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_raddr [2]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo0/\r_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.877
  Slack Time                    1.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.927 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.699 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -1.402 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -1.155 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.980 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.135 | 0.211 |   1.158 |   -0.769 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.110 | 0.207 |   1.365 |   -0.562 | 
     | FECTS_clks_clk___L7_I7                | A ^ -> Y ^                  | CLKBUF1 | 0.145 | 0.226 |   1.591 |   -0.336 | 
     | tx_core/tx_crc/crcfifo0/\r_ptr_reg[2] | CLK ^ -> Q ^                | DFFSR   | 0.076 | 0.286 |   1.877 |   -0.050 | 
     |                                       | \memif_crcf0.f0_raddr [2] ^ |         | 0.076 | 0.000 |   1.877 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [15]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt1/\crc_reg[15] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.882
  Slack Time                    1.932
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.932 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.704 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.486 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.247 | 
     | FECTS_clks_clk___L4_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.198 | 0.248 |   0.932 |   -0.999 | 
     | tx_core/tx_crc/crcpkt1/U390         | A ^ -> Y ^                   | BUFX2   | 0.121 | 0.183 |   1.116 |   -0.816 | 
     | tx_core/tx_crc/crcpkt1/n316__L1_I0  | A ^ -> Y ^                   | CLKBUF1 | 0.112 | 0.203 |   1.319 |   -0.613 | 
     | tx_core/tx_crc/crcpkt1/n316__L2_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.181 | 0.238 |   1.557 |   -0.375 | 
     | tx_core/tx_crc/crcpkt1/\crc_reg[15] | CLK ^ -> Q ^                 | DFFSR   | 0.106 | 0.324 |   1.880 |   -0.051 | 
     |                                     | \memif_crcf1.f0_wdata [15] ^ |         | 0.106 | 0.001 |   1.882 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [31]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt1/\crc_reg[31] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.883
  Slack Time                    1.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.933 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.705 | 
     | FECTS_clks_clk___L2_I2              | A ^ -> Y ^                   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.465 | 
     | FECTS_clks_clk___L3_I7              | A ^ -> Y ^                   | CLKBUF1 | 0.200 | 0.238 |   0.705 |   -1.228 | 
     | FECTS_clks_clk___L4_I18             | A ^ -> Y ^                   | CLKBUF1 | 0.144 | 0.259 |   0.964 |   -0.969 | 
     | FECTS_clks_clk___L5_I26             | A ^ -> Y ^                   | CLKBUF1 | 0.031 | 0.150 |   1.114 |   -0.819 | 
     | tx_core/tx_crc/crcpkt1/U393         | A ^ -> Y ^                   | BUFX2   | 0.191 | 0.197 |   1.311 |   -0.622 | 
     | tx_core/tx_crc/crcpkt1/n320__L1_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.192 | 0.257 |   1.568 |   -0.365 | 
     | tx_core/tx_crc/crcpkt1/\crc_reg[31] | CLK ^ -> Q ^                 | DFFSR   | 0.101 | 0.315 |   1.883 |   -0.050 | 
     |                                     | \memif_crcf1.f0_wdata [31] ^ |         | 0.101 | 0.000 |   1.883 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [9]             (v) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt2/\crc_reg[9] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.883
  Slack Time                    1.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                             |         |       |       |  Time   |   Time   | 
     |------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.933 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^                  | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.705 | 
     | FECTS_clks_clk___L2_I0             | A ^ -> Y ^                  | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.487 | 
     | FECTS_clks_clk___L3_I0             | A ^ -> Y ^                  | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.249 | 
     | FECTS_clks_clk___L4_I0             | A ^ -> Y ^                  | CLKBUF1 | 0.198 | 0.248 |   0.932 |   -1.001 | 
     | tx_core/tx_crc/crcpkt2/U394        | A ^ -> Y ^                  | BUFX2   | 0.153 | 0.203 |   1.135 |   -0.798 | 
     | tx_core/tx_crc/crcpkt2/n316__L1_I0 | A ^ -> Y ^                  | CLKBUF1 | 0.098 | 0.198 |   1.333 |   -0.600 | 
     | tx_core/tx_crc/crcpkt2/n316__L2_I0 | A ^ -> Y ^                  | CLKBUF1 | 0.099 | 0.193 |   1.526 |   -0.407 | 
     | tx_core/tx_crc/crcpkt2/\crc_reg[9] | CLK ^ -> Q v                | DFFSR   | 0.149 | 0.355 |   1.881 |   -0.052 | 
     |                                    | \memif_crcf2.f0_wdata [9] v |         | 0.149 | 0.002 |   1.883 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [16]             (v) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt0/\crc_reg[16] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.884
  Slack Time                    1.934
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.934 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.706 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.488 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.249 | 
     | FECTS_clks_clk___L4_I1              | A ^ -> Y ^                   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.984 | 
     | tx_core/tx_crc/crcpkt0/U384         | A ^ -> Y ^                   | BUFX2   | 0.152 | 0.207 |   1.157 |   -0.777 | 
     | tx_core/tx_crc/crcpkt0/n320__L1_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.064 | 0.176 |   1.332 |   -0.601 | 
     | tx_core/tx_crc/crcpkt0/n320__L2_I2  | A ^ -> Y ^                   | CLKBUF1 | 0.131 | 0.194 |   1.527 |   -0.407 | 
     | tx_core/tx_crc/crcpkt0/\crc_reg[16] | CLK ^ -> Q v                 | DFFSR   | 0.126 | 0.357 |   1.883 |   -0.051 | 
     |                                     | \memif_crcf0.f0_wdata [16] v |         | 0.126 | 0.001 |   1.884 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo1/\r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.885
  Slack Time                    1.935
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.935 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.707 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -1.410 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -1.163 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.988 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.135 | 0.211 |   1.158 |   -0.777 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.110 | 0.207 |   1.365 |   -0.570 | 
     | FECTS_clks_clk___L7_I8                | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.219 |   1.584 |   -0.351 | 
     | tx_core/tx_crc/crcfifo1/\r_ptr_reg[3] | CLK ^ -> Q ^                | DFFSR   | 0.095 | 0.301 |   1.885 |   -0.050 | 
     |                                       | \memif_crcf1.f0_raddr [3] ^ |         | 0.095 | 0.000 |   1.885 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.885
  Slack Time                    1.935
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.935 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.707 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -1.410 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -1.163 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.988 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.135 | 0.211 |   1.158 |   -0.777 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.110 | 0.207 |   1.365 |   -0.570 | 
     | FECTS_clks_clk___L7_I8                | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.219 |   1.584 |   -0.351 | 
     | tx_core/tx_crc/crcfifo2/\w_ptr_reg[3] | CLK ^ -> Q ^                | DFFSR   | 0.096 | 0.301 |   1.884 |   -0.050 | 
     |                                       | \memif_crcf2.f0_waddr [3] ^ |         | 0.096 | 0.000 |   1.885 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [1]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl0_fifo/\w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.885
  Slack Time                    1.935
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.935 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.707 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.489 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.251 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.985 | 
     | tx_core/axi_master/U244                        | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.204 |   1.154 |   -0.781 | 
     | tx_core/axi_master/n200__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.338 |   -0.597 | 
     | tx_core/axi_master/n200__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.130 | 0.204 |   1.542 |   -0.394 | 
     | tx_core/axi_master/pktctrl0_fifo/\w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.145 | 0.343 |   1.885 |   -0.050 | 
     |                                                | \memif_pcfifo0.f0_waddr [1] ^ |         | 0.145 | 0.000 |   1.885 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [20]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt1/\crc_reg[20] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.886
  Slack Time                    1.936
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.936 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.708 | 
     | FECTS_clks_clk___L2_I2              | A ^ -> Y ^                   | CLKBUF1 | 0.098 | 0.240 |   0.468 |   -1.468 | 
     | FECTS_clks_clk___L3_I7              | A ^ -> Y ^                   | CLKBUF1 | 0.200 | 0.238 |   0.705 |   -1.231 | 
     | FECTS_clks_clk___L4_I18             | A ^ -> Y ^                   | CLKBUF1 | 0.144 | 0.259 |   0.964 |   -0.972 | 
     | FECTS_clks_clk___L5_I27             | A ^ -> Y ^                   | CLKBUF1 | 0.022 | 0.144 |   1.108 |   -0.828 | 
     | tx_core/tx_crc/crcpkt1/U389         | A ^ -> Y ^                   | BUFX2   | 0.223 | 0.215 |   1.324 |   -0.612 | 
     | tx_core/tx_crc/crcpkt1/n318__L1_I2  | A ^ -> Y ^                   | CLKBUF1 | 0.187 | 0.255 |   1.578 |   -0.358 | 
     | tx_core/tx_crc/crcpkt1/\crc_reg[20] | CLK ^ -> Q ^                 | DFFSR   | 0.078 | 0.308 |   1.886 |   -0.050 | 
     |                                     | \memif_crcf1.f0_wdata [20] ^ |         | 0.078 | 0.000 |   1.886 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   \memif_swchdata.f0_raddr [1]                    (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_slave/wchdata_fifo/\r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.886
  Slack Time                    1.936
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.936 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.708 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^                     | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.469 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^                     | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -1.216 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^                     | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.994 | 
     | FECTS_clks_clk___L5_I22                      | A ^ -> Y ^                     | CLKBUF1 | 0.088 | 0.178 |   1.120 |   -0.816 | 
     | FECTS_clks_clk___L6_I10                      | A ^ -> Y ^                     | CLKBUF1 | 0.140 | 0.224 |   1.344 |   -0.592 | 
     | FECTS_clks_clk___L7_I15                      | A ^ -> Y ^                     | CLKBUF1 | 0.131 | 0.221 |   1.565 |   -0.371 | 
     | tx_core/axi_slave/wchdata_fifo/\r_ptr_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.126 | 0.320 |   1.886 |   -0.050 | 
     |                                              | \memif_swchdata.f0_raddr [1] ^ |         | 0.126 | 0.000 |   1.886 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [4]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.886
  Slack Time                    1.936
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.936 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.708 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.491 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.252 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.987 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.138 | 0.219 |   1.168 |   -0.768 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.359 |   -0.578 | 
     | tx_core/axi_master/n199__L2_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.120 | 0.194 |   1.552 |   -0.384 | 
     | tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[4] | CLK ^ -> Q ^                  | DFFSR   | 0.130 | 0.333 |   1.886 |   -0.051 | 
     |                                                | \memif_pcfifo2.f0_raddr [4] ^ |         | 0.130 | 0.001 |   1.886 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [23]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt1/\crc_reg[23] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.887
  Slack Time                    1.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.937 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.709 | 
     | FECTS_clks_clk___L2_I2              | A ^ -> Y ^                   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.469 | 
     | FECTS_clks_clk___L3_I7              | A ^ -> Y ^                   | CLKBUF1 | 0.200 | 0.238 |   0.705 |   -1.231 | 
     | FECTS_clks_clk___L4_I18             | A ^ -> Y ^                   | CLKBUF1 | 0.144 | 0.259 |   0.964 |   -0.972 | 
     | FECTS_clks_clk___L5_I27             | A ^ -> Y ^                   | CLKBUF1 | 0.022 | 0.144 |   1.108 |   -0.829 | 
     | tx_core/tx_crc/crcpkt1/U389         | A ^ -> Y ^                   | BUFX2   | 0.223 | 0.215 |   1.324 |   -0.613 | 
     | tx_core/tx_crc/crcpkt1/n318__L1_I2  | A ^ -> Y ^                   | CLKBUF1 | 0.187 | 0.255 |   1.578 |   -0.359 | 
     | tx_core/tx_crc/crcpkt1/\crc_reg[23] | CLK ^ -> Q ^                 | DFFSR   | 0.080 | 0.308 |   1.886 |   -0.050 | 
     |                                     | \memif_crcf1.f0_wdata [23] ^ |         | 0.080 | 0.000 |   1.887 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [2]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\w_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.887
  Slack Time                    1.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.937 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.709 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.491 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.252 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.987 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.138 | 0.219 |   1.168 |   -0.768 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.359 |   -0.578 | 
     | tx_core/axi_master/n199__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.197 |   1.555 |   -0.381 | 
     | tx_core/axi_master/pktctrl2_fifo/\w_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.130 | 0.331 |   1.887 |   -0.050 | 
     |                                                | \memif_pcfifo2.f0_waddr [2] ^ |         | 0.130 | 0.000 |   1.887 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [1]                    (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_slave/wchaddr_fifo/\r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.887
  Slack Time                    1.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.937 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.709 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^                     | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.469 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^                     | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -1.217 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^                     | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.995 | 
     | FECTS_clks_clk___L5_I22                      | A ^ -> Y ^                     | CLKBUF1 | 0.088 | 0.178 |   1.120 |   -0.817 | 
     | FECTS_clks_clk___L6_I10                      | A ^ -> Y ^                     | CLKBUF1 | 0.140 | 0.224 |   1.344 |   -0.593 | 
     | FECTS_clks_clk___L7_I17                      | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.219 |   1.563 |   -0.374 | 
     | tx_core/axi_slave/wchaddr_fifo/\r_ptr_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.130 | 0.323 |   1.887 |   -0.050 | 
     |                                              | \memif_swchaddr.f0_raddr [1] ^ |         | 0.130 | 0.000 |   1.887 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [26]             (v) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt0/\crc_reg[26] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.887
  Slack Time                    1.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.937 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.709 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.491 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.253 | 
     | FECTS_clks_clk___L4_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.198 | 0.248 |   0.932 |   -1.005 | 
     | tx_core/tx_crc/crcpkt0/U388         | A ^ -> Y ^                   | BUFX2   | 0.174 | 0.221 |   1.154 |   -0.783 | 
     | tx_core/tx_crc/crcpkt0/n324__L1_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.067 | 0.185 |   1.339 |   -0.598 | 
     | tx_core/tx_crc/crcpkt0/n324__L2_I2  | A ^ -> Y ^                   | CLKBUF1 | 0.109 | 0.191 |   1.530 |   -0.407 | 
     | tx_core/tx_crc/crcpkt0/\crc_reg[26] | CLK ^ -> Q v                 | DFFSR   | 0.149 | 0.354 |   1.884 |   -0.053 | 
     |                                     | \memif_crcf0.f0_wdata [26] v |         | 0.149 | 0.003 |   1.887 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [30]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt1/\crc_reg[30] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.888
  Slack Time                    1.938
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.938 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.710 | 
     | FECTS_clks_clk___L2_I2              | A ^ -> Y ^                   | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.470 | 
     | FECTS_clks_clk___L3_I7              | A ^ -> Y ^                   | CLKBUF1 | 0.200 | 0.238 |   0.705 |   -1.232 | 
     | FECTS_clks_clk___L4_I18             | A ^ -> Y ^                   | CLKBUF1 | 0.144 | 0.259 |   0.964 |   -0.973 | 
     | FECTS_clks_clk___L5_I28             | A ^ -> Y ^                   | CLKBUF1 | 0.030 | 0.147 |   1.111 |   -0.827 | 
     | tx_core/tx_crc/crcpkt1/U395         | A ^ -> Y ^                   | BUFX2   | 0.233 | 0.223 |   1.334 |   -0.604 | 
     | tx_core/tx_crc/crcpkt1/n321__L1_I2  | A ^ -> Y ^                   | CLKBUF1 | 0.151 | 0.231 |   1.565 |   -0.372 | 
     | tx_core/tx_crc/crcpkt1/\crc_reg[30] | CLK ^ -> Q ^                 | DFFSR   | 0.093 | 0.322 |   1.887 |   -0.050 | 
     |                                     | \memif_crcf1.f0_wdata [30] ^ |         | 0.093 | 0.000 |   1.888 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [4]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl1_fifo/\r_ptr_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.888
  Slack Time                    1.938
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.938 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.710 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.492 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.253 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.988 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.138 | 0.219 |   1.168 |   -0.769 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.359 |   -0.579 | 
     | tx_core/axi_master/n199__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.197 |   1.556 |   -0.382 | 
     | tx_core/axi_master/pktctrl1_fifo/\r_ptr_reg[4] | CLK ^ -> Q ^                  | DFFSR   | 0.136 | 0.332 |   1.887 |   -0.050 | 
     |                                                | \memif_pcfifo1.f0_raddr [4] ^ |         | 0.136 | 0.000 |   1.888 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   \memif_swchdata.f0_waddr [1]                    (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_slave/wchdata_fifo/\w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.888
  Slack Time                    1.938
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.938 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.710 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^                     | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.470 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^                     | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -1.218 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^                     | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.996 | 
     | FECTS_clks_clk___L5_I22                      | A ^ -> Y ^                     | CLKBUF1 | 0.088 | 0.178 |   1.120 |   -0.818 | 
     | FECTS_clks_clk___L6_I10                      | A ^ -> Y ^                     | CLKBUF1 | 0.140 | 0.224 |   1.344 |   -0.593 | 
     | FECTS_clks_clk___L7_I15                      | A ^ -> Y ^                     | CLKBUF1 | 0.131 | 0.221 |   1.565 |   -0.373 | 
     | tx_core/axi_slave/wchdata_fifo/\w_ptr_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.126 | 0.322 |   1.888 |   -0.050 | 
     |                                              | \memif_swchdata.f0_waddr [1] ^ |         | 0.126 | 0.000 |   1.888 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_raddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo2/\r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.888
  Slack Time                    1.938
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.938 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.710 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -1.413 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -1.166 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.991 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.135 | 0.211 |   1.158 |   -0.780 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.110 | 0.207 |   1.365 |   -0.573 | 
     | FECTS_clks_clk___L7_I8                | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.219 |   1.584 |   -0.354 | 
     | tx_core/tx_crc/crcfifo2/\r_ptr_reg[3] | CLK ^ -> Q ^                | DFFSR   | 0.099 | 0.303 |   1.887 |   -0.051 | 
     |                                       | \memif_crcf2.f0_raddr [3] ^ |         | 0.099 | 0.001 |   1.888 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [1]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.888
  Slack Time                    1.938
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.938 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.710 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.492 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.254 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.989 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.138 | 0.219 |   1.168 |   -0.770 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.359 |   -0.580 | 
     | tx_core/axi_master/n199__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.197 |   1.555 |   -0.383 | 
     | tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.132 | 0.332 |   1.888 |   -0.051 | 
     |                                                | \memif_pcfifo2.f0_raddr [1] ^ |         | 0.132 | 0.001 |   1.888 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo0/\w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.888
  Slack Time                    1.938
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.938 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.710 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -1.413 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -1.167 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.991 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.135 | 0.211 |   1.158 |   -0.780 | 
     | FECTS_clks_clk___L6_I6                | A ^ -> Y ^                  | CLKBUF1 | 0.109 | 0.206 |   1.363 |   -0.575 | 
     | FECTS_clks_clk___L7_I10               | A ^ -> Y ^                  | CLKBUF1 | 0.146 | 0.227 |   1.591 |   -0.348 | 
     | tx_core/tx_crc/crcfifo0/\w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.089 | 0.297 |   1.888 |   -0.050 | 
     |                                       | \memif_crcf0.f0_waddr [1] ^ |         | 0.089 | 0.000 |   1.888 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [2]                    (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_slave/wchaddr_fifo/\w_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.889
  Slack Time                    1.939
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.939 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.711 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^                     | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.471 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^                     | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -1.219 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^                     | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.997 | 
     | FECTS_clks_clk___L5_I22                      | A ^ -> Y ^                     | CLKBUF1 | 0.088 | 0.178 |   1.120 |   -0.819 | 
     | FECTS_clks_clk___L6_I10                      | A ^ -> Y ^                     | CLKBUF1 | 0.140 | 0.224 |   1.344 |   -0.594 | 
     | FECTS_clks_clk___L7_I17                      | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.219 |   1.563 |   -0.376 | 
     | tx_core/axi_slave/wchaddr_fifo/\w_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.135 | 0.324 |   1.888 |   -0.051 | 
     |                                              | \memif_swchaddr.f0_waddr [2] ^ |         | 0.135 | 0.001 |   1.889 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [2]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl0_fifo/\r_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.889
  Slack Time                    1.939
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.939 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.711 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.493 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.254 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.989 | 
     | tx_core/axi_master/U244                        | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.204 |   1.154 |   -0.785 | 
     | tx_core/axi_master/n200__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.338 |   -0.601 | 
     | tx_core/axi_master/n200__L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.132 | 0.204 |   1.542 |   -0.397 | 
     | tx_core/axi_master/pktctrl0_fifo/\r_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.142 | 0.347 |   1.889 |   -0.050 | 
     |                                                | \memif_pcfifo0.f0_raddr [2] ^ |         | 0.142 | 0.000 |   1.889 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [3]                    (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_slave/wchaddr_fifo/\w_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.889
  Slack Time                    1.939
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.939 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.711 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^                     | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.472 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^                     | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -1.219 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^                     | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.997 | 
     | FECTS_clks_clk___L5_I22                      | A ^ -> Y ^                     | CLKBUF1 | 0.088 | 0.178 |   1.120 |   -0.819 | 
     | FECTS_clks_clk___L6_I10                      | A ^ -> Y ^                     | CLKBUF1 | 0.140 | 0.224 |   1.344 |   -0.595 | 
     | FECTS_clks_clk___L7_I17                      | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.219 |   1.563 |   -0.376 | 
     | tx_core/axi_slave/wchaddr_fifo/\w_ptr_reg[3] | CLK ^ -> Q ^                   | DFFSR   | 0.139 | 0.325 |   1.888 |   -0.051 | 
     |                                              | \memif_swchaddr.f0_waddr [3] ^ |         | 0.139 | 0.001 |   1.889 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   \memif_swchdata.f0_raddr [2]                    (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_slave/wchdata_fifo/\r_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.891
  Slack Time                    1.941
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.941 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.713 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^                     | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.474 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^                     | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -1.221 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^                     | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -0.999 | 
     | FECTS_clks_clk___L5_I22                      | A ^ -> Y ^                     | CLKBUF1 | 0.088 | 0.178 |   1.120 |   -0.821 | 
     | FECTS_clks_clk___L6_I10                      | A ^ -> Y ^                     | CLKBUF1 | 0.140 | 0.224 |   1.344 |   -0.597 | 
     | FECTS_clks_clk___L7_I15                      | A ^ -> Y ^                     | CLKBUF1 | 0.131 | 0.221 |   1.565 |   -0.376 | 
     | tx_core/axi_slave/wchdata_fifo/\r_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.133 | 0.325 |   1.890 |   -0.051 | 
     |                                              | \memif_swchdata.f0_raddr [2] ^ |         | 0.133 | 0.001 |   1.891 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [22]             (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt1/\crc_reg[22] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.891
  Slack Time                    1.941
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.941 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.713 | 
     | FECTS_clks_clk___L2_I2              | A ^ -> Y ^                   | CLKBUF1 | 0.098 | 0.240 |   0.468 |   -1.474 | 
     | FECTS_clks_clk___L3_I7              | A ^ -> Y ^                   | CLKBUF1 | 0.200 | 0.238 |   0.705 |   -1.236 | 
     | FECTS_clks_clk___L4_I18             | A ^ -> Y ^                   | CLKBUF1 | 0.144 | 0.259 |   0.964 |   -0.977 | 
     | FECTS_clks_clk___L5_I27             | A ^ -> Y ^                   | CLKBUF1 | 0.022 | 0.144 |   1.108 |   -0.833 | 
     | tx_core/tx_crc/crcpkt1/U389         | A ^ -> Y ^                   | BUFX2   | 0.223 | 0.215 |   1.324 |   -0.618 | 
     | tx_core/tx_crc/crcpkt1/n318__L1_I2  | A ^ -> Y ^                   | CLKBUF1 | 0.187 | 0.255 |   1.578 |   -0.363 | 
     | tx_core/tx_crc/crcpkt1/\crc_reg[22] | CLK ^ -> Q ^                 | DFFSR   | 0.085 | 0.313 |   1.891 |   -0.050 | 
     |                                     | \memif_crcf1.f0_wdata [22] ^ |         | 0.085 | 0.000 |   1.891 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [1]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl0_fifo/\r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.891
  Slack Time                    1.941
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.941 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.713 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.495 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.257 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.992 | 
     | tx_core/axi_master/U244                        | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.204 |   1.154 |   -0.787 | 
     | tx_core/axi_master/n200__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.338 |   -0.603 | 
     | tx_core/axi_master/n200__L2_I1                 | A ^ -> Y ^                    | CLKBUF1 | 0.132 | 0.204 |   1.542 |   -0.399 | 
     | tx_core/axi_master/pktctrl0_fifo/\r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.145 | 0.349 |   1.891 |   -0.050 | 
     |                                                | \memif_pcfifo0.f0_raddr [1] ^ |         | 0.145 | 0.000 |   1.891 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [18]             (v) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcpkt0/\crc_reg[18] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.891
  Slack Time                    1.941
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.941 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.713 | 
     | FECTS_clks_clk___L2_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.496 | 
     | FECTS_clks_clk___L3_I0              | A ^ -> Y ^                   | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.257 | 
     | FECTS_clks_clk___L4_I1              | A ^ -> Y ^                   | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.992 | 
     | tx_core/tx_crc/crcpkt0/U384         | A ^ -> Y ^                   | BUFX2   | 0.152 | 0.207 |   1.157 |   -0.785 | 
     | tx_core/tx_crc/crcpkt0/n320__L1_I1  | A ^ -> Y ^                   | CLKBUF1 | 0.064 | 0.176 |   1.332 |   -0.609 | 
     | tx_core/tx_crc/crcpkt0/n320__L2_I2  | A ^ -> Y ^                   | CLKBUF1 | 0.131 | 0.194 |   1.527 |   -0.415 | 
     | tx_core/tx_crc/crcpkt0/\crc_reg[18] | CLK ^ -> Q v                 | DFFSR   | 0.139 | 0.363 |   1.890 |   -0.052 | 
     |                                     | \memif_crcf0.f0_wdata [18] v |         | 0.139 | 0.002 |   1.891 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [1]                    (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_slave/wchaddr_fifo/\w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.892
  Slack Time                    1.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.942 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.714 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^                     | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.474 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^                     | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -1.222 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^                     | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -1.000 | 
     | FECTS_clks_clk___L5_I22                      | A ^ -> Y ^                     | CLKBUF1 | 0.088 | 0.178 |   1.120 |   -0.822 | 
     | FECTS_clks_clk___L6_I10                      | A ^ -> Y ^                     | CLKBUF1 | 0.140 | 0.224 |   1.344 |   -0.598 | 
     | FECTS_clks_clk___L7_I17                      | A ^ -> Y ^                     | CLKBUF1 | 0.129 | 0.219 |   1.563 |   -0.379 | 
     | tx_core/axi_slave/wchaddr_fifo/\w_ptr_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.139 | 0.328 |   1.891 |   -0.051 | 
     |                                              | \memif_swchaddr.f0_waddr [1] ^ |         | 0.139 | 0.001 |   1.892 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [2]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl0_fifo/\w_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.892
  Slack Time                    1.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.942 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.714 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.496 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.257 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.992 | 
     | tx_core/axi_master/U244                        | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.204 |   1.154 |   -0.788 | 
     | tx_core/axi_master/n200__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.338 |   -0.604 | 
     | tx_core/axi_master/n200__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.130 | 0.204 |   1.542 |   -0.400 | 
     | tx_core/axi_master/pktctrl0_fifo/\w_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.154 | 0.349 |   1.891 |   -0.051 | 
     |                                                | \memif_pcfifo0.f0_waddr [2] ^ |         | 0.154 | 0.001 |   1.892 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   \memif_swchdata.f0_waddr [3]                    (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_slave/wchdata_fifo/\w_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.892
  Slack Time                    1.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.942 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.714 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^                     | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.475 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^                     | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -1.222 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^                     | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -1.000 | 
     | FECTS_clks_clk___L5_I22                      | A ^ -> Y ^                     | CLKBUF1 | 0.088 | 0.178 |   1.120 |   -0.822 | 
     | FECTS_clks_clk___L6_I10                      | A ^ -> Y ^                     | CLKBUF1 | 0.140 | 0.224 |   1.344 |   -0.598 | 
     | FECTS_clks_clk___L7_I15                      | A ^ -> Y ^                     | CLKBUF1 | 0.131 | 0.221 |   1.565 |   -0.377 | 
     | tx_core/axi_slave/wchdata_fifo/\w_ptr_reg[3] | CLK ^ -> Q ^                   | DFFSR   | 0.132 | 0.326 |   1.892 |   -0.050 | 
     |                                              | \memif_swchdata.f0_waddr [3] ^ |         | 0.132 | 0.000 |   1.892 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [2]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.892
  Slack Time                    1.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.942 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.714 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.496 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.258 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.993 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.138 | 0.219 |   1.168 |   -0.774 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.359 |   -0.584 | 
     | tx_core/axi_master/n199__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.197 |   1.555 |   -0.387 | 
     | tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.138 | 0.336 |   1.892 |   -0.051 | 
     |                                                | \memif_pcfifo2.f0_raddr [2] ^ |         | 0.138 | 0.001 |   1.892 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [1]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.892
  Slack Time                    1.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.942 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.714 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.497 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.258 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.993 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.138 | 0.219 |   1.168 |   -0.774 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.359 |   -0.584 | 
     | tx_core/axi_master/n199__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.197 |   1.556 |   -0.387 | 
     | tx_core/axi_master/pktctrl2_fifo/\w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.138 | 0.336 |   1.892 |   -0.051 | 
     |                                                | \memif_pcfifo2.f0_waddr [1] ^ |         | 0.138 | 0.001 |   1.892 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [4]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\w_ptr_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.892
  Slack Time                    1.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.942 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.714 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.497 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.258 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.993 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.138 | 0.219 |   1.168 |   -0.774 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.359 |   -0.584 | 
     | tx_core/axi_master/n199__L2_I2                 | A ^ -> Y ^                    | CLKBUF1 | 0.124 | 0.197 |   1.556 |   -0.387 | 
     | tx_core/axi_master/pktctrl2_fifo/\w_ptr_reg[4] | CLK ^ -> Q ^                  | DFFSR   | 0.139 | 0.336 |   1.891 |   -0.051 | 
     |                                                | \memif_pcfifo2.f0_waddr [4] ^ |         | 0.139 | 0.001 |   1.892 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [3]                       (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.892
  Slack Time                    1.942
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                               |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.942 | 
     | FECTS_clks_clk___L1_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.714 | 
     | FECTS_clks_clk___L2_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.497 | 
     | FECTS_clks_clk___L3_I0                         | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.258 | 
     | FECTS_clks_clk___L4_I1                         | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.993 | 
     | tx_core/axi_master/U243                        | A ^ -> Y ^                    | BUFX2   | 0.138 | 0.219 |   1.168 |   -0.774 | 
     | tx_core/axi_master/n199__L1_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.359 |   -0.584 | 
     | tx_core/axi_master/n199__L2_I0                 | A ^ -> Y ^                    | CLKBUF1 | 0.120 | 0.194 |   1.552 |   -0.390 | 
     | tx_core/axi_master/pktctrl2_fifo/\r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.137 | 0.339 |   1.891 |   -0.051 | 
     |                                                | \memif_pcfifo2.f0_raddr [3] ^ |         | 0.137 | 0.001 |   1.892 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   \memif_swchdata.f0_raddr [3]                    (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_slave/wchdata_fifo/\r_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.894
  Slack Time                    1.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.944 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.716 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^                     | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.476 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^                     | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -1.224 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^                     | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -1.002 | 
     | FECTS_clks_clk___L5_I22                      | A ^ -> Y ^                     | CLKBUF1 | 0.088 | 0.178 |   1.120 |   -0.824 | 
     | FECTS_clks_clk___L6_I10                      | A ^ -> Y ^                     | CLKBUF1 | 0.140 | 0.224 |   1.344 |   -0.599 | 
     | FECTS_clks_clk___L7_I15                      | A ^ -> Y ^                     | CLKBUF1 | 0.131 | 0.221 |   1.565 |   -0.378 | 
     | tx_core/axi_slave/wchdata_fifo/\r_ptr_reg[3] | CLK ^ -> Q ^                   | DFFSR   | 0.138 | 0.327 |   1.893 |   -0.051 | 
     |                                              | \memif_swchdata.f0_raddr [3] ^ |         | 0.138 | 0.001 |   1.894 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   \memif_swchdata.f0_waddr [2]                    (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_slave/wchdata_fifo/\w_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.894
  Slack Time                    1.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.944 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.716 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^                     | CLKBUF1 | 0.098 | 0.240 |   0.467 |   -1.476 | 
     | FECTS_clks_clk___L3_I6                       | A ^ -> Y ^                     | CLKBUF1 | 0.218 | 0.252 |   0.720 |   -1.224 | 
     | FECTS_clks_clk___L4_I16                      | A ^ -> Y ^                     | CLKBUF1 | 0.113 | 0.222 |   0.942 |   -1.002 | 
     | FECTS_clks_clk___L5_I22                      | A ^ -> Y ^                     | CLKBUF1 | 0.088 | 0.178 |   1.120 |   -0.824 | 
     | FECTS_clks_clk___L6_I10                      | A ^ -> Y ^                     | CLKBUF1 | 0.140 | 0.224 |   1.344 |   -0.599 | 
     | FECTS_clks_clk___L7_I15                      | A ^ -> Y ^                     | CLKBUF1 | 0.131 | 0.221 |   1.565 |   -0.378 | 
     | tx_core/axi_slave/wchdata_fifo/\w_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.132 | 0.327 |   1.893 |   -0.051 | 
     |                                              | \memif_swchdata.f0_waddr [2] ^ |         | 0.132 | 0.001 |   1.894 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [2]                   (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt2_fifo/\w_ptr_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.894
  Slack Time                    1.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.944 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.716 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.498 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.260 | 
     | FECTS_clks_clk___L4_I1                     | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.994 | 
     | tx_core/axi_master/U244                    | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.204 |   1.154 |   -0.790 | 
     | tx_core/axi_master/n200__L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.338 |   -0.606 | 
     | tx_core/axi_master/n200__L2_I2             | A ^ -> Y ^                    | CLKBUF1 | 0.130 | 0.204 |   1.542 |   -0.402 | 
     | tx_core/axi_master/pkt2_fifo/\w_ptr_reg[2] | CLK ^ -> Q v                  | DFFSR   | 0.131 | 0.352 |   1.893 |   -0.051 | 
     |                                            | \memif_pdfifo2.f0_waddr [2] v |         | 0.131 | 0.001 |   1.894 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [1]                   (v) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt2_fifo/\w_ptr_reg[1] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.894
  Slack Time                    1.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.944 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.716 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.498 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.260 | 
     | FECTS_clks_clk___L4_I1                     | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.995 | 
     | tx_core/axi_master/U244                    | A ^ -> Y ^                    | BUFX2   | 0.116 | 0.204 |   1.154 |   -0.790 | 
     | tx_core/axi_master/n200__L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.184 |   1.338 |   -0.606 | 
     | tx_core/axi_master/n200__L2_I2             | A ^ -> Y ^                    | CLKBUF1 | 0.130 | 0.204 |   1.542 |   -0.403 | 
     | tx_core/axi_master/pkt2_fifo/\w_ptr_reg[1] | CLK ^ -> Q v                  | DFFSR   | 0.131 | 0.352 |   1.894 |   -0.051 | 
     |                                            | \memif_pdfifo2.f0_waddr [1] v |         | 0.131 | 0.001 |   1.894 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_waddr [1]                   (^) checked with  
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt1_fifo/\w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.894
  Slack Time                    1.944
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.944 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.716 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.163 | 0.218 |   0.446 |   -1.498 | 
     | FECTS_clks_clk___L3_I0                     | A ^ -> Y ^                    | CLKBUF1 | 0.095 | 0.239 |   0.684 |   -1.260 | 
     | FECTS_clks_clk___L4_I1                     | A ^ -> Y ^                    | CLKBUF1 | 0.224 | 0.265 |   0.950 |   -0.995 | 
     | tx_core/axi_master/U243                    | A ^ -> Y ^                    | BUFX2   | 0.138 | 0.219 |   1.168 |   -0.776 | 
     | tx_core/axi_master/n199__L1_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.089 | 0.190 |   1.359 |   -0.586 | 
     | tx_core/axi_master/n199__L2_I0             | A ^ -> Y ^                    | CLKBUF1 | 0.120 | 0.194 |   1.552 |   -0.392 | 
     | tx_core/axi_master/pkt1_fifo/\w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.143 | 0.341 |   1.894 |   -0.050 | 
     |                                            | \memif_pdfifo1.f0_waddr [1] ^ |         | 0.143 | 0.000 |   1.894 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: tx_core/tx_crc/crcfifo1/\w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.895
  Slack Time                    1.945
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.945 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.205 | 0.228 |   0.228 |   -1.717 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.212 | 0.297 |   0.525 |   -1.420 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.145 | 0.247 |   0.772 |   -1.173 | 
     | FECTS_clks_clk___L4_I11               | A ^ -> Y ^                  | CLKBUF1 | 0.071 | 0.176 |   0.947 |   -0.998 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.135 | 0.211 |   1.158 |   -0.787 | 
     | FECTS_clks_clk___L6_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.110 | 0.207 |   1.365 |   -0.580 | 
     | FECTS_clks_clk___L7_I7                | A ^ -> Y ^                  | CLKBUF1 | 0.145 | 0.226 |   1.591 |   -0.355 | 
     | tx_core/tx_crc/crcfifo1/\w_ptr_reg[3] | CLK ^ -> Q ^                | DFFSR   | 0.100 | 0.305 |   1.895 |   -0.050 | 
     |                                       | \memif_crcf1.f0_waddr [3] ^ |         | 0.100 | 0.000 |   1.895 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 

