/* Generated by Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "./src/top1.sv:5.1-59.10" *)
module top1(clk, nrst, display);
  (* hdlname = "DUT clk" *)
  (* src = "./src/register_file.sv:34.17-34.20" *)
  (* unused_bits = "0" *)
  wire \DUT.clk ;
  (* hdlname = "DUT nRST" *)
  (* src = "./src/register_file.sv:34.22-34.26" *)
  (* unused_bits = "0" *)
  wire \DUT.nRST ;
  (* src = "./src/top1.sv:18.14-18.17" *)
  input clk;
  wire clk;
  (* src = "./src/top1.sv:20.23-20.30" *)
  output [31:0] display;
  wire [31:0] display;
  (* src = "./src/top1.sv:18.19-18.23" *)
  input nrst;
  wire nrst;
  (* hdlname = "rram clk" *)
  (* src = "./src/ru_ram.sv:2.17-2.20" *)
  (* unused_bits = "0" *)
  wire \rram.clk ;
  (* hdlname = "rram nRst" *)
  (* src = "./src/ru_ram.sv:2.22-2.26" *)
  (* unused_bits = "0" *)
  wire \rram.nRst ;
  (* hdlname = "ru CLK" *)
  (* src = "./src/request.sv:3.17-3.20" *)
  (* unused_bits = "0" *)
  wire \ru.CLK ;
  (* hdlname = "ru imemRen" *)
  (* src = "./src/request.sv:17.45-17.52" *)
  wire \ru.imemRen ;
  (* hdlname = "ru m1 CLK" *)
  (* src = "./src/memory_control.sv:3.17-3.20" *)
  (* unused_bits = "0" *)
  wire \ru.m1.CLK ;
  (* hdlname = "ru m1 imemRen" *)
  (* src = "./src/memory_control.sv:3.44-3.51" *)
  wire \ru.m1.imemRen ;
  (* hdlname = "ru m1 nRST" *)
  (* src = "./src/memory_control.sv:3.22-3.26" *)
  (* unused_bits = "0" *)
  wire \ru.m1.nRST ;
  (* hdlname = "ru nRST" *)
  (* src = "./src/request.sv:3.22-3.26" *)
  (* unused_bits = "0" *)
  wire \ru.nRST ;
  (* hdlname = "ru r1 CLK" *)
  (* src = "./src/request_unit.sv:4.17-4.20" *)
  (* unused_bits = "0" *)
  wire \ru.r1.CLK ;
  (* hdlname = "ru r1 imemRen" *)
  (* src = "./src/request_unit.sv:7.34-7.41" *)
  wire \ru.r1.imemRen ;
  (* hdlname = "ru r1 nRST" *)
  (* src = "./src/request_unit.sv:4.22-4.26" *)
  (* unused_bits = "0" *)
  wire \ru.r1.nRST ;
  (* hdlname = "testpc clk" *)
  (* src = "./src/pc.sv:8.35-8.38" *)
  (* unused_bits = "0" *)
  wire \testpc.clk ;
  (* hdlname = "testpc nRST" *)
  (* src = "./src/pc.sv:8.40-8.44" *)
  (* unused_bits = "0" *)
  wire \testpc.nRST ;
  assign \DUT.clk  = clk;
  assign \DUT.nRST  = nrst;
  assign display = 32'hxxxxxxxx;
  assign \rram.clk  = clk;
  assign \rram.nRst  = nrst;
  assign \ru.CLK  = clk;
  assign \ru.imemRen  = 1'h1;
  assign \ru.m1.CLK  = clk;
  assign \ru.m1.imemRen  = 1'h1;
  assign \ru.m1.nRST  = nrst;
  assign \ru.nRST  = nrst;
  assign \ru.r1.CLK  = clk;
  assign \ru.r1.imemRen  = 1'h1;
  assign \ru.r1.nRST  = nrst;
  assign \testpc.clk  = clk;
  assign \testpc.nRST  = nrst;
endmodule
