0.6
2019.2
Nov  6 2019
21:57:16
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sim_1/new/tb.v,1661935693,verilog,,,,tb,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sim_1/new/trace_gen_tb.v,1660551635,verilog,,,,tb_top,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/alu.v,1661771982,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/brUnit.v,,alu,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/brUnit.v,1661772121,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/bridge/bridge_1x2.v,,brUnit,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/cpu.v,1661934013,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/ctrl.v,,cpu,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/ctrl.v,1661935122,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/mux.v,,ctrl,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/mux.v,1661780810,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/pc.v,,mux32;mux5,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/pc.v,1661784800,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/regFile.v,,pc,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/regFile.v,1661772121,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/signExt.v,,regFile,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/signExt.v,1661772120,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/teach_soc_top.v,,signExt,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/clk_pll/clk_pll.v,1661934711,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/alu.v,,clk_pll,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v,1661934710,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/data_ram/sim/data_ram.v,1661934685,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,1661934572,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v,,inst_ram,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/bridge/bridge_1x2.v,1661932288,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/confreg/confeg.v,,bridge_1x2,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/confreg/confeg.v,1660551635,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/imports/new/cpu.v,,confreg,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sources_1/new/teach_soc_top.v,1661935660,verilog,,D:/Code/VivadoProject/vivado_projects/VGAControl/teach_trace_gen/teach_trace_gen.srcs/sim_1/new/tb.v,,teach_soc_top,,,../../../../teach_trace_gen.srcs/sources_1/ip/clk_pll,,,,,
