INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:47:59 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.972ns  (required time - arrival time)
  Source:                 buffer26/fifo/Memory_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            buffer12/dataReg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        5.917ns  (logic 1.301ns (21.988%)  route 4.616ns (78.012%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1519, unset)         0.508     0.508    buffer26/fifo/clk
    SLICE_X17Y131        FDRE                                         r  buffer26/fifo/Memory_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y131        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer26/fifo/Memory_reg[1][0]/Q
                         net (fo=2, routed)           0.429     1.135    buffer26/fifo/Memory_reg[1]_0
    SLICE_X15Y131        LUT5 (Prop_lut5_I2_O)        0.120     1.255 r  buffer26/fifo/dataReg[0]_i_2/O
                         net (fo=6, routed)           0.285     1.540    init0/control/buffer26_outs
    SLICE_X15Y129        LUT3 (Prop_lut3_I2_O)        0.043     1.583 r  init0/control/Memory[0][0]_i_2__11/O
                         net (fo=48, routed)          0.312     1.896    init0/control/dataReg_reg[0]
    SLICE_X14Y128        LUT6 (Prop_lut6_I0_O)        0.043     1.939 r  init0/control/Memory[0][31]_i_3/O
                         net (fo=38, routed)          0.423     2.361    init0/control/transmitValue_reg_0
    SLICE_X15Y125        LUT6 (Prop_lut6_I1_O)        0.043     2.404 r  init0/control/Memory[0][0]_i_34__0/O
                         net (fo=1, routed)           0.428     2.833    cmpi2/Memory_reg[0][0]_i_3_1
    SLICE_X16Y127        LUT6 (Prop_lut6_I2_O)        0.043     2.876 r  cmpi2/Memory[0][0]_i_11/O
                         net (fo=1, routed)           0.000     2.876    cmpi2/Memory[0][0]_i_11_n_0
    SLICE_X16Y127        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     3.114 r  cmpi2/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.114    cmpi2/Memory_reg[0][0]_i_3_n_0
    SLICE_X16Y128        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.221 f  cmpi2/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=10, routed)          0.309     3.529    buffer60/fifo/result[0]
    SLICE_X17Y130        LUT5 (Prop_lut5_I4_O)        0.122     3.651 f  buffer60/fifo/hist_loadEn_INST_0_i_16/O
                         net (fo=1, routed)           0.184     3.836    buffer60/fifo/buffer60_outs
    SLICE_X16Y132        LUT6 (Prop_lut6_I3_O)        0.043     3.879 r  buffer60/fifo/hist_loadEn_INST_0_i_8/O
                         net (fo=4, routed)           0.184     4.063    buffer4/transmitValue_reg_0
    SLICE_X15Y132        LUT6 (Prop_lut6_I2_O)        0.043     4.106 f  buffer4/Head[2]_i_2__1/O
                         net (fo=10, routed)          0.403     4.508    buffer60/fifo/buffer60_outs_ready
    SLICE_X15Y134        LUT4 (Prop_lut4_I2_O)        0.043     4.551 f  buffer60/fifo/transmitValue_i_6__11/O
                         net (fo=1, routed)           0.177     4.729    buffer13/control/cmpi2_result_ready
    SLICE_X15Y136        LUT6 (Prop_lut6_I0_O)        0.043     4.772 f  buffer13/control/transmitValue_i_4__18/O
                         net (fo=4, routed)           0.225     4.997    init0/control/transmitValue_reg_12
    SLICE_X12Y136        LUT5 (Prop_lut5_I2_O)        0.043     5.040 r  init0/control/transmitValue_i_13/O
                         net (fo=1, routed)           0.312     5.352    buffer13/control/transmitValue_reg_30
    SLICE_X11Y136        LUT6 (Prop_lut6_I0_O)        0.043     5.395 r  buffer13/control/transmitValue_i_5__7/O
                         net (fo=3, routed)           0.392     5.787    buffer13/control/transmitValue_i_5__7_n_0
    SLICE_X12Y135        LUT5 (Prop_lut5_I3_O)        0.043     5.830 f  buffer13/control/fullReg_i_4__4/O
                         net (fo=25, routed)          0.215     6.045    buffer13/control/outputValid_reg_1
    SLICE_X13Y135        LUT6 (Prop_lut6_I2_O)        0.043     6.088 r  buffer13/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.337     6.425    buffer12/E[0]
    SLICE_X13Y133        FDRE                                         r  buffer12/dataReg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1519, unset)         0.483     4.683    buffer12/clk
    SLICE_X13Y133        FDRE                                         r  buffer12/dataReg_reg[18]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X13Y133        FDRE (Setup_fdre_C_CE)      -0.194     4.453    buffer12/dataReg_reg[18]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -6.425    
  -------------------------------------------------------------------
                         slack                                 -1.972    




