INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/btn_command_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_command_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/new/fnd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-311] analyzing module fnd_digit_select
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-311] analyzing module fnd_display
INFO: [VRFC 10-311] analyzing module fnd_anim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/imports/new/my_btn_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_btn_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/imports/new/my_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/new/stopwatch_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stopwatch_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sources_1/imports/sources_1/imports/new/tick_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tick_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/05.minsec_stopwatch/05.minsec_stopwatch.srcs/sim_1/new/tb_minsec_stopwatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_my_top
