<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: include/group/epilogue/impl/streamK_op_xe.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.5</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('streamK__op__xe_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">streamK_op_xe.hpp</div></div>
</div><!--header-->
<div class="contents">
<a href="streamK__op__xe_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">* Copyright (c) 2022-2023 Intel Corporation</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">*</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">* Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">* you may not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">* You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">*     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">*</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">* Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">* distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">* See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">* limitations under the License.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">*******************************************************************************/</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="group_2epilogue_2api_8hpp.html">group/epilogue/api.hpp</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="group_2epilogue_2common_8hpp.html">group/epilogue/common.hpp</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="epilogue__policy_8hpp.html">group/epilogue/epilogue_policy.hpp</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a> {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> tile_shape_, <span class="keyword">typename</span> epilogue_t_, <span class="keyword">typename</span> mem_desc_d_t_,</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>        <span class="keyword">typename</span> mem_desc_atomic_sync_t_&gt;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html">   34</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html">epilogue_streamK_t</a> {</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a0ab602ed69e6466b56116d1686c58104">   36</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a0ab602ed69e6466b56116d1686c58104">arch_tag</a> = <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a8d32f889dc455ebf92f00546879b5e5e">   37</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a8d32f889dc455ebf92f00546879b5e5e">epilogue_t</a> = epilogue_t_;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a3ceff1e65cd9b0d86a9d3150934e6ed4">   38</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a3ceff1e65cd9b0d86a9d3150934e6ed4">mem_desc_d_t</a> = mem_desc_d_t_;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ade6b4c80df6a368dad4cd3ff2042141c">   39</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ade6b4c80df6a368dad4cd3ff2042141c">mem_desc_c_t</a> = <span class="keyword">typename</span> epilogue_t::mem_desc_c_t;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a9dc3b7d038078f558b7d4e9185659360">   40</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a9dc3b7d038078f558b7d4e9185659360">mem_desc_atomic_sync_t</a> = mem_desc_atomic_sync_t_;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a553ff02a6218337d9e7e0bc6e89f48b6">   41</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a553ff02a6218337d9e7e0bc6e89f48b6">tile_shape</a> = tile_shape_;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a186f61b52fbf6e8832a0fccc3aa7c97a">   42</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a186f61b52fbf6e8832a0fccc3aa7c97a">epilogue_args_t</a> = <span class="keyword">typename</span> epilogue_t::arguments_t;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a7b33fcd2c29ac96651eca8437bc605eb">   44</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a7b33fcd2c29ac96651eca8437bc605eb">work_group_t</a> = <span class="keyword">typename</span> tile_shape::work_group_t;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#aa7bfc669efb559f9910be16bd3ab5800">   45</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#aa7bfc669efb559f9910be16bd3ab5800">wg_tile_m</a> = tile_shape::wg_tile_size_y;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#aacb87698b629c5c2ff64533de4598bd2">   46</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#aacb87698b629c5c2ff64533de4598bd2">wg_tile_n</a> = tile_shape::wg_tile_size_x;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#af9b6abc07e0765dfde5d14811488d845">   47</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#af9b6abc07e0765dfde5d14811488d845">sg_tile_m</a> = tile_shape::sg_tile_size_y;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a08adc83c2c49b4780ab68bb05b7b00af">   48</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a08adc83c2c49b4780ab68bb05b7b00af">sg_tile_n</a> = tile_shape::sg_tile_size_x;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a3fd3749da7399f1a0bd65941baa06f15">   49</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a3fd3749da7399f1a0bd65941baa06f15">wg_size_x</a> = tile_shape::wg_size_x;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a885464818a6d752845420bc2fef811a4">   50</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a885464818a6d752845420bc2fef811a4">wg_size_y</a> = tile_shape::wg_size_y;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <span class="comment">//Barrier required to synchronize all threads in workgroup for atomic sync across xecores</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a24ebda5a25731534b718ba1d57c2d025">   53</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a24ebda5a25731534b718ba1d57c2d025">barrier_count</a> = 1;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#af771409be1fdfb93320d9a5fced205b8">   54</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#af771409be1fdfb93320d9a5fced205b8">N_SG</a> = <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a3fd3749da7399f1a0bd65941baa06f15">wg_size_x</a> * <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a885464818a6d752845420bc2fef811a4">wg_size_y</a>;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac7861372f546880e0d2f484542eb6a7d">   56</a></span>    <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t&lt;N_SG, N_SG&gt;</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac7861372f546880e0d2f484542eb6a7d">nbarrier</a>;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a8ef408f24398e97c59edc53f8ba95715">   58</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a8ef408f24398e97c59edc53f8ba95715">dtype_d</a> = <span class="keyword">typename</span> mem_desc_d_t::dtype;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac810a55b8584c20c11d5bdcc485142db">   59</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac810a55b8584c20c11d5bdcc485142db">dtype_flag</a> = <span class="keyword">typename</span> mem_desc_atomic_sync_t::dtype;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <span class="comment">//Use special residual op for finishing SK groups to read from scratchspace buffer and reduce in GRF; They also store zeros in scratchspace buffer</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a104fd4c179ce965c5faa8516ed369347">   62</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__streamK__t.html">residual_op_t</a></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__streamK__t.html">subgroup::elemwise_reduce_op_streamK_t&lt;reduce_op::sum, dtype_d&gt;</a>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a858c306432aeeb58c0a8b823199a7b7f">   64</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a858c306432aeeb58c0a8b823199a7b7f">residual_op_args_t</a> = <span class="keyword">typename</span> residual_op_t::arguments_t;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a8c97d2c198a9e22485681877bc3fe8a1">   66</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a8c97d2c198a9e22485681877bc3fe8a1">mem_layout_d</a> = mem_desc_d_t::layout;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a1cc3aae1142ae05b8e3993a4d4bd7307">   67</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a1cc3aae1142ae05b8e3993a4d4bd7307">mem_space_d</a> = mem_desc_d_t::space;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a5545b57bb63a9c60e1628f09ec701ed4">   68</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a5545b57bb63a9c60e1628f09ec701ed4">msg_type_d_block2d</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a66cdf451295f82a2e7237eba55af4351">   69</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a66cdf451295f82a2e7237eba55af4351">msg_type_d_atomic</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a>;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#acf29d5da220ab1b4bdeb389cb4932f13">   72</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#acf29d5da220ab1b4bdeb389cb4932f13">update_sg_tile_tdesc</a>(</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a7b33fcd2c29ac96651eca8437bc605eb">work_group_t</a> &amp;g, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a3ceff1e65cd9b0d86a9d3150934e6ed4">mem_desc_d_t</a> &amp;mem_desc_d) {</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>        int32_t sg_idx = g.get_id() % <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a3fd3749da7399f1a0bd65941baa06f15">wg_size_x</a>;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>        int32_t sg_idy = g.get_id() / <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a3fd3749da7399f1a0bd65941baa06f15">wg_size_x</a>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>        int32_t tile_offset_n = sg_idx * <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a08adc83c2c49b4780ab68bb05b7b00af">sg_tile_n</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>        int32_t tile_offset_m = sg_idy * <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#af9b6abc07e0765dfde5d14811488d845">sg_tile_m</a>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>        mem_desc_d.update_coord(tile_offset_n, tile_offset_m);</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    }</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <span class="keyword">template</span> &lt;<span class="keyword">typename</span> matAcc_t&gt;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a1198377b818fa3810fea3459466208cf">   92</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <a class="code hl_define" href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a1198377b818fa3810fea3459466208cf">operator()</a>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a7b33fcd2c29ac96651eca8437bc605eb">work_group_t</a> &amp;g, matAcc_t &amp;matAcc,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ade6b4c80df6a368dad4cd3ff2042141c">mem_desc_c_t</a> mem_desc_c, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a3ceff1e65cd9b0d86a9d3150934e6ed4">mem_desc_d_t</a> mem_desc_d,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a9dc3b7d038078f558b7d4e9185659360">mem_desc_atomic_sync_t</a> mem_desc_atomic_sync, <span class="keywordtype">int</span> group_idx,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>            <span class="keywordtype">int</span> first_group_idx, <span class="keywordtype">bool</span> tile_finished, <span class="keywordtype">bool</span> tile_started,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a186f61b52fbf6e8832a0fccc3aa7c97a">epilogue_args_t</a> epilogue_args, uint32_t slm_base = 0,</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>            uint32_t nbarrier_base = 0) {</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>        <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_x = matAcc_t::tile_size_x;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>        <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_size_y = matAcc_t::tile_size_y;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>        <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_x = matAcc_t::block_size_x;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>        <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_size_y = matAcc_t::block_size_y;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>        <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t tile_elems = matAcc_t::tile_elems;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>        <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t block_elems = matAcc_t::block_elems;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>        <span class="keyword">using </span>matD_tile_desc_t = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;tile_size_x, tile_size_y,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>                block_size_x, block_size_y, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>        <span class="keyword">using </span>matD_t = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_d, matD_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>        <span class="keyword">using </span>matD_atomic_payload_t</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>                = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a8ef408f24398e97c59edc53f8ba95715">dtype_d</a>, matD_tile_desc_t,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>                        <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a66cdf451295f82a2e7237eba55af4351">msg_type_d_atomic</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a8c97d2c198a9e22485681877bc3fe8a1">mem_layout_d</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a1cc3aae1142ae05b8e3993a4d4bd7307">mem_space_d</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a0ab602ed69e6466b56116d1686c58104">arch_tag</a>&gt;;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>        uint32_t nbarrier_id = nbarrier_base;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>        <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac7861372f546880e0d2f484542eb6a7d">nbarrier</a>.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">init_nbarrier</a>(nbarrier_id, <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>        <a class="code hl_function" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#acf29d5da220ab1b4bdeb389cb4932f13">update_sg_tile_tdesc</a>(g, mem_desc_d);</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>        <span class="comment">//Addressing for atomic signal</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask&lt;16&gt;</a> pred(0);</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>        pred[0] = 1;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, 16&gt;</a> flag_offsets</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>                = xetla_vector_gen&lt;uint32_t, 16&gt;(0, 1);</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>        flag_offsets</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>                += first_group_idx; <span class="comment">// first_group_idx indicates the first peer of the sliced tile</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>        flag_offsets = flag_offsets * <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac810a55b8584c20c11d5bdcc485142db">dtype_flag</a>);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>        int32_t sg_id = g.get_id();</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac810a55b8584c20c11d5bdcc485142db">dtype_flag</a> *flag_pointer = mem_desc_atomic_sync.base.base;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>        <span class="comment">//SK group , Sliced Tile - SK group handles starting slice or middle slice</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>        <span class="keywordflow">if</span> (!tile_finished) {</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>            <span class="comment">//Perform atomic writes and signal to atomic counter</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>            matD_atomic_payload_t matD_atomic_payload(mem_desc_d);</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>            <span class="comment">//Atomic store with OOB check</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(matAcc, matD_atomic_payload);</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>            <span class="comment">//Fence to guarantee write completion</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>            <a class="code hl_function" href="group__xetla__core__memory.html#ga405ebabe993e0ba91b46e34a2731665a">xetla_fence</a>&lt;<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a56a2620546cb08dd7d850ee1251220b9a1725ff8fe60fe83a4752dc8a770beabe">memory_kind::untyped_global</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a4e759570d78bb1d0797c4e3dac86fed8aeb9885e11bb255862e765a54558fd1ad">fence_op::evict</a>,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a52fa7b5d0cce636d18ddead7b3ef0072a13181d8cc01e390bf64c9e4b0d7a79f3">fence_scope::tile</a>&gt;();</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>            <span class="comment">//Group sync to make sure fence is sent</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac7861372f546880e0d2f484542eb6a7d">nbarrier</a>.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>();</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac7861372f546880e0d2f484542eb6a7d">nbarrier</a>.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>();</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>            <span class="comment">//Signal to other peers</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>            <span class="keywordflow">if</span> (sg_id == 0) {</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>                <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;dtype_flag, 16&gt;</a> signal_val(1);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>                <a class="code hl_function" href="group__xetla__util__tensor__load__store.html#ga8bd042e28e68f5e0bed3f378d57d4223">xetla_tatomic_store_global</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac810a55b8584c20c11d5bdcc485142db">dtype_flag</a>, 16, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30aaf9f686f9eb416162d298446a94cfafb">cache_hint::uncached</a>,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30aa9c64c25d98516dabbeaa44fa4b798fe">cache_hint::write_back</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66a26492ed3ca1d3e998caa8e1392d161db">atomic_op::iadd</a>&gt;(</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>                        flag_offsets + (uint64_t)flag_pointer, signal_val,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>                        pred);</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>            }</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>            <span class="comment">//last SK group of corresponding sliced tile</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>            <span class="keywordflow">if</span> (!tile_started) {</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                <span class="comment">//Number of previous peers that have contributed to this sliced tile</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                uint32_t num_peers = group_idx - first_group_idx;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                <span class="comment">//Group sync</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>                <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac7861372f546880e0d2f484542eb6a7d">nbarrier</a>.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>();</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>                <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac7861372f546880e0d2f484542eb6a7d">nbarrier</a>.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>();</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>                <span class="keywordflow">if</span> (sg_id == 0) {</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;dtype_flag, 16&gt;</a> ret_val(0);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>                    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;dtype_flag, 16&gt;</a> old_val = num_peers;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>                    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;dtype_flag, 16&gt;</a> zero_val(0);</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>                    <span class="comment">//Use atomic cmpxchg to test if previous peers have finished writing</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>                    <span class="comment">//Exchange with value zero to clear the flag</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>                    <span class="keywordflow">while</span> (ret_val[0] != num_peers) {</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>                        ret_val = <a class="code hl_function" href="group__xetla__core__memory.html#gad0c0e26e34fa6bbdca0de3a76ddb8f5c">xetla_atomic_global</a>&lt;<a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66a5314a49784395644281550cdf8e60c8d">atomic_op::cmpxchg</a>,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>                                <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac810a55b8584c20c11d5bdcc485142db">dtype_flag</a>, 16, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76a6bad67b5e8990b5f40b54dddd984ea08">data_size::default_size</a>,</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>                                <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30aaf9f686f9eb416162d298446a94cfafb">cache_hint::uncached</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30aa9c64c25d98516dabbeaa44fa4b798fe">cache_hint::write_back</a>&gt;(</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>                                flag_pointer, flag_offsets, old_val, zero_val,</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>                                pred);</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>                    }</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>                }</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>                <span class="comment">//Group sync</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>                <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac7861372f546880e0d2f484542eb6a7d">nbarrier</a>.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>();</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>                <a class="code hl_variable" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac7861372f546880e0d2f484542eb6a7d">nbarrier</a>.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>();</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>                <span class="comment">//Invoke streamK residual op</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__streamK__t.html">residual_op_t</a> residual_op;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a858c306432aeeb58c0a8b823199a7b7f">residual_op_args_t</a> residual_args(</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>                        mem_desc_d.base, mem_desc_d.shape);</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>                residual_op(matAcc, mem_desc_d.coord, residual_args);</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>            }</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>            <span class="comment">//Finishing SK groups and DP Groups perform normal epilogue operations - post_op fusion + output conversion and write to output buffer</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a8d32f889dc455ebf92f00546879b5e5e">epilogue_t</a> epilogue;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>            epilogue(g, matAcc, mem_desc_c, epilogue_args, slm_base,</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>                    nbarrier_base);</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>        }</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    }</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>};</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>} <span class="comment">// namespace gpu::xetla::group</span></div>
<div class="ttc" id="acommon_2core_2common_8hpp_html_a9ed53999886ec13b86a4fe2e0fc16765"><div class="ttname"><a href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a></div><div class="ttdeci">#define __XETLA_API</div><div class="ttdef"><b>Definition</b> common.hpp:43</div></div>
<div class="ttc" id="aepilogue__policy_8hpp_html"><div class="ttname"><a href="epilogue__policy_8hpp.html">epilogue_policy.hpp</a></div><div class="ttdoc">C++ API.</div></div>
<div class="ttc" id="agroup_2epilogue_2api_8hpp_html"><div class="ttname"><a href="group_2epilogue_2api_8hpp.html">api.hpp</a></div><div class="ttdoc">C++ API.</div></div>
<div class="ttc" id="agroup_2epilogue_2common_8hpp_html"><div class="ttname"><a href="group_2epilogue_2common_8hpp.html">common.hpp</a></div><div class="ttdoc">C++ API.</div></div>
<div class="ttc" id="agroup__xetla__core__arch__config_html_gaa5a2713edb27d6fed88a3c61673556f1"><div class="ttname"><a href="group__xetla__core__arch__config.html#gaa5a2713edb27d6fed88a3c61673556f1">gpu::xetla::gpu_arch</a></div><div class="ttdeci">gpu_arch</div><div class="ttdef"><b>Definition</b> arch_config.hpp:28</div></div>
<div class="ttc" id="agroup__xetla__core__arch__config_html_ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130"><div class="ttname"><a href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu::xetla::gpu_arch::Xe</a></div><div class="ttdeci">@ Xe</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_ga8cf5d016d24c8870706e20c376287e04"><div class="ttname"><a href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">gpu::xetla::xetla_vector</a></div><div class="ttdeci">__ESIMD_NS::simd&lt; native_type_t&lt; Ty &gt;, N &gt; xetla_vector</div><div class="ttdoc">wrapper for xetla_vector.</div><div class="ttdef"><b>Definition</b> base_types.hpp:124</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_gaf7f6ada235a6c3ab30aa12c97f5d7459"><div class="ttname"><a href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">gpu::xetla::xetla_mask</a></div><div class="ttdeci">__ESIMD_NS::simd_mask&lt; N &gt; xetla_mask</div><div class="ttdoc">wrapper for xetla_mask.</div><div class="ttdef"><b>Definition</b> base_types.hpp:140</div></div>
<div class="ttc" id="agroup__xetla__core__memory_html_ga405ebabe993e0ba91b46e34a2731665a"><div class="ttname"><a href="group__xetla__core__memory.html#ga405ebabe993e0ba91b46e34a2731665a">gpu::xetla::xetla_fence</a></div><div class="ttdeci">__XETLA_API void xetla_fence(xetla_mask&lt; N &gt; pred=1)</div><div class="ttdoc">Memory fence.</div><div class="ttdef"><b>Definition</b> memory.hpp:638</div></div>
<div class="ttc" id="agroup__xetla__core__memory_html_gad0c0e26e34fa6bbdca0de3a76ddb8f5c"><div class="ttname"><a href="group__xetla__core__memory.html#gad0c0e26e34fa6bbdca0de3a76ddb8f5c">gpu::xetla::xetla_atomic_global</a></div><div class="ttdeci">__XETLA_API xetla_vector&lt; T, N &gt; xetla_atomic_global(T *p, xetla_vector&lt; uint32_t, N &gt; offsets, xetla_mask&lt; N &gt; pred)</div><div class="ttdoc">Stateless scattered atomic (0 src).</div><div class="ttdef"><b>Definition</b> memory.hpp:371</div></div>
<div class="ttc" id="agroup__xetla__core_html_gafb2a0442e367d71b79a2f932d0d39c8b"><div class="ttname"><a href="group__xetla__core.html#gafb2a0442e367d71b79a2f932d0d39c8b">KERNEL_FUNC</a></div><div class="ttdeci">#define KERNEL_FUNC</div><div class="ttdoc">KERNEL_FUNC macro.</div><div class="ttdef"><b>Definition</b> common.hpp:39</div></div>
<div class="ttc" id="agroup__xetla__util__named__barrier_html_ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f"><div class="ttname"><a href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">gpu::xetla::nbarrier_role::producer_consumer</a></div><div class="ttdeci">@ producer_consumer</div></div>
<div class="ttc" id="agroup__xetla__util__tensor__load__store_html_ga8bd042e28e68f5e0bed3f378d57d4223"><div class="ttname"><a href="group__xetla__util__tensor__load__store.html#ga8bd042e28e68f5e0bed3f378d57d4223">gpu::xetla::xetla_tatomic_store_global</a></div><div class="ttdeci">__XETLA_API void xetla_tatomic_store_global(xetla_vector&lt; uint64_t, N &gt; address, xetla_vector&lt; Ty, N &gt; data, xetla_mask&lt; N &gt; pred=1)</div><div class="ttdoc">Tensor atomic store API.</div><div class="ttdef"><b>Definition</b> raw_send_load_store.hpp:287</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1group_html"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1group.html">gpu::xetla::group</a></div><div class="ttdef"><b>Definition</b> limitation.hpp:607</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1subgroup_html_aca86d85d16cd70ce167a4819af5d29ef"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">gpu::xetla::subgroup::tile_store</a></div><div class="ttdeci">__XETLA_API std::enable_if_t&lt; detail::check_store_type&lt; tile_t, payload_t &gt;::is_global_2d_xe &gt; tile_store(tile_t &amp;tile, payload_t &amp;payload)</div><div class="ttdoc">Is the func storing data from register file to global memory.</div><div class="ttdef"><b>Definition</b> store_xe.hpp:91</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a23ee6c8b836eb63360633951d75d7e30aa9c64c25d98516dabbeaa44fa4b798fe"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30aa9c64c25d98516dabbeaa44fa4b798fe">gpu::xetla::cache_hint::write_back</a></div><div class="ttdeci">@ write_back</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a23ee6c8b836eb63360633951d75d7e30aaf9f686f9eb416162d298446a94cfafb"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30aaf9f686f9eb416162d298446a94cfafb">gpu::xetla::cache_hint::uncached</a></div><div class="ttdeci">@ uncached</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a2cf716afc0eaf0c0a87c572193d7ca76a6bad67b5e8990b5f40b54dddd984ea08"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76a6bad67b5e8990b5f40b54dddd984ea08">gpu::xetla::data_size::default_size</a></div><div class="ttdeci">@ default_size</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a4e759570d78bb1d0797c4e3dac86fed8aeb9885e11bb255862e765a54558fd1ad"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a4e759570d78bb1d0797c4e3dac86fed8aeb9885e11bb255862e765a54558fd1ad">gpu::xetla::fence_op::evict</a></div><div class="ttdeci">@ evict</div><div class="ttdoc">no operation</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">gpu::xetla::reg_layout::tiled</a></div><div class="ttdeci">@ tiled</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a52fa7b5d0cce636d18ddead7b3ef0072a13181d8cc01e390bf64c9e4b0d7a79f3"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a52fa7b5d0cce636d18ddead7b3ef0072a13181d8cc01e390bf64c9e4b0d7a79f3">gpu::xetla::fence_scope::tile</a></div><div class="ttdeci">@ tile</div><div class="ttdoc">flush out to the local scope</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a56a2620546cb08dd7d850ee1251220b9a1725ff8fe60fe83a4752dc8a770beabe"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a56a2620546cb08dd7d850ee1251220b9a1725ff8fe60fe83a4752dc8a770beabe">gpu::xetla::memory_kind::untyped_global</a></div><div class="ttdeci">@ untyped_global</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59d"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">gpu::xetla::mem_space</a></div><div class="ttdeci">mem_space</div><div class="ttdef"><b>Definition</b> common.hpp:74</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a98afdf633baaa5ce76b93f0a2ffbba66a26492ed3ca1d3e998caa8e1392d161db"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66a26492ed3ca1d3e998caa8e1392d161db">gpu::xetla::atomic_op::iadd</a></div><div class="ttdeci">@ iadd</div><div class="ttdoc">Atomic signed int add of src1 from memory data and return the old value. see</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a98afdf633baaa5ce76b93f0a2ffbba66a5314a49784395644281550cdf8e60c8d"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a98afdf633baaa5ce76b93f0a2ffbba66a5314a49784395644281550cdf8e60c8d">gpu::xetla::atomic_op::cmpxchg</a></div><div class="ttdeci">@ cmpxchg</div><div class="ttdoc">Atomic bit-compare src1_X and memory data and replace if equal with src1_Y. Returns the old value....</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">gpu::xetla::msg_type</a></div><div class="ttdeci">msg_type</div><div class="ttdef"><b>Definition</b> common.hpp:75</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">gpu::xetla::msg_type::atomic_add</a></div><div class="ttdeci">@ atomic_add</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">gpu::xetla::msg_type::block_2d</a></div><div class="ttdeci">@ block_2d</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">gpu::xetla::mem_layout</a></div><div class="ttdeci">mem_layout</div><div class="ttdef"><b>Definition</b> common.hpp:73</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html">gpu::xetla::group::epilogue_streamK_t</a></div><div class="ttdoc">Is the epilogue functor specialized for streamK.</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:34</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a08adc83c2c49b4780ab68bb05b7b00af"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a08adc83c2c49b4780ab68bb05b7b00af">gpu::xetla::group::epilogue_streamK_t::sg_tile_n</a></div><div class="ttdeci">static constexpr uint32_t sg_tile_n</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:48</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a0ab602ed69e6466b56116d1686c58104"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a0ab602ed69e6466b56116d1686c58104">gpu::xetla::group::epilogue_streamK_t::arch_tag</a></div><div class="ttdeci">static constexpr gpu_arch arch_tag</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:36</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a1198377b818fa3810fea3459466208cf"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a1198377b818fa3810fea3459466208cf">gpu::xetla::group::epilogue_streamK_t::operator()</a></div><div class="ttdeci">__XETLA_API KERNEL_FUNC void operator()(work_group_t &amp;g, matAcc_t &amp;matAcc, mem_desc_c_t mem_desc_c, mem_desc_d_t mem_desc_d, mem_desc_atomic_sync_t mem_desc_atomic_sync, int group_idx, int first_group_idx, bool tile_finished, bool tile_started, epilogue_args_t epilogue_args, uint32_t slm_base=0, uint32_t nbarrier_base=0)</div><div class="ttdoc">Epilogue for streamK.</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:92</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a186f61b52fbf6e8832a0fccc3aa7c97a"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a186f61b52fbf6e8832a0fccc3aa7c97a">gpu::xetla::group::epilogue_streamK_t::epilogue_args_t</a></div><div class="ttdeci">typename epilogue_t::arguments_t epilogue_args_t</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:42</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a1cc3aae1142ae05b8e3993a4d4bd7307"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a1cc3aae1142ae05b8e3993a4d4bd7307">gpu::xetla::group::epilogue_streamK_t::mem_space_d</a></div><div class="ttdeci">static constexpr mem_space mem_space_d</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:67</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a24ebda5a25731534b718ba1d57c2d025"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a24ebda5a25731534b718ba1d57c2d025">gpu::xetla::group::epilogue_streamK_t::barrier_count</a></div><div class="ttdeci">static constexpr uint32_t barrier_count</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:53</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a3ceff1e65cd9b0d86a9d3150934e6ed4"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a3ceff1e65cd9b0d86a9d3150934e6ed4">gpu::xetla::group::epilogue_streamK_t::mem_desc_d_t</a></div><div class="ttdeci">mem_desc_d_t_ mem_desc_d_t</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:38</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a3fd3749da7399f1a0bd65941baa06f15"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a3fd3749da7399f1a0bd65941baa06f15">gpu::xetla::group::epilogue_streamK_t::wg_size_x</a></div><div class="ttdeci">static constexpr uint32_t wg_size_x</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:49</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a553ff02a6218337d9e7e0bc6e89f48b6"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a553ff02a6218337d9e7e0bc6e89f48b6">gpu::xetla::group::epilogue_streamK_t::tile_shape</a></div><div class="ttdeci">tile_shape_ tile_shape</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:41</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a5545b57bb63a9c60e1628f09ec701ed4"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a5545b57bb63a9c60e1628f09ec701ed4">gpu::xetla::group::epilogue_streamK_t::msg_type_d_block2d</a></div><div class="ttdeci">static constexpr msg_type msg_type_d_block2d</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:68</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a66cdf451295f82a2e7237eba55af4351"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a66cdf451295f82a2e7237eba55af4351">gpu::xetla::group::epilogue_streamK_t::msg_type_d_atomic</a></div><div class="ttdeci">static constexpr msg_type msg_type_d_atomic</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:69</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a7b33fcd2c29ac96651eca8437bc605eb"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a7b33fcd2c29ac96651eca8437bc605eb">gpu::xetla::group::epilogue_streamK_t::work_group_t</a></div><div class="ttdeci">typename tile_shape::work_group_t work_group_t</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:44</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a858c306432aeeb58c0a8b823199a7b7f"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a858c306432aeeb58c0a8b823199a7b7f">gpu::xetla::group::epilogue_streamK_t::residual_op_args_t</a></div><div class="ttdeci">typename residual_op_t::arguments_t residual_op_args_t</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:64</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a885464818a6d752845420bc2fef811a4"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a885464818a6d752845420bc2fef811a4">gpu::xetla::group::epilogue_streamK_t::wg_size_y</a></div><div class="ttdeci">static constexpr uint32_t wg_size_y</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:50</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a8c97d2c198a9e22485681877bc3fe8a1"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a8c97d2c198a9e22485681877bc3fe8a1">gpu::xetla::group::epilogue_streamK_t::mem_layout_d</a></div><div class="ttdeci">static constexpr mem_layout mem_layout_d</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:66</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a8d32f889dc455ebf92f00546879b5e5e"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a8d32f889dc455ebf92f00546879b5e5e">gpu::xetla::group::epilogue_streamK_t::epilogue_t</a></div><div class="ttdeci">epilogue_t_ epilogue_t</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:37</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a8ef408f24398e97c59edc53f8ba95715"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a8ef408f24398e97c59edc53f8ba95715">gpu::xetla::group::epilogue_streamK_t::dtype_d</a></div><div class="ttdeci">typename mem_desc_d_t::dtype dtype_d</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:58</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_a9dc3b7d038078f558b7d4e9185659360"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#a9dc3b7d038078f558b7d4e9185659360">gpu::xetla::group::epilogue_streamK_t::mem_desc_atomic_sync_t</a></div><div class="ttdeci">mem_desc_atomic_sync_t_ mem_desc_atomic_sync_t</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:40</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_aa7bfc669efb559f9910be16bd3ab5800"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#aa7bfc669efb559f9910be16bd3ab5800">gpu::xetla::group::epilogue_streamK_t::wg_tile_m</a></div><div class="ttdeci">static constexpr uint32_t wg_tile_m</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:45</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_aacb87698b629c5c2ff64533de4598bd2"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#aacb87698b629c5c2ff64533de4598bd2">gpu::xetla::group::epilogue_streamK_t::wg_tile_n</a></div><div class="ttdeci">static constexpr uint32_t wg_tile_n</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:46</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_ac7861372f546880e0d2f484542eb6a7d"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac7861372f546880e0d2f484542eb6a7d">gpu::xetla::group::epilogue_streamK_t::nbarrier</a></div><div class="ttdeci">xetla_nbarrier_t&lt; N_SG, N_SG &gt; nbarrier</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:56</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_ac810a55b8584c20c11d5bdcc485142db"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ac810a55b8584c20c11d5bdcc485142db">gpu::xetla::group::epilogue_streamK_t::dtype_flag</a></div><div class="ttdeci">typename mem_desc_atomic_sync_t::dtype dtype_flag</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:59</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_acf29d5da220ab1b4bdeb389cb4932f13"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#acf29d5da220ab1b4bdeb389cb4932f13">gpu::xetla::group::epilogue_streamK_t::update_sg_tile_tdesc</a></div><div class="ttdeci">static __XETLA_API void update_sg_tile_tdesc(work_group_t &amp;g, mem_desc_d_t &amp;mem_desc_d)</div><div class="ttdoc">Updates tile base descriptor based on the tid.</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:72</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_ade6b4c80df6a368dad4cd3ff2042141c"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#ade6b4c80df6a368dad4cd3ff2042141c">gpu::xetla::group::epilogue_streamK_t::mem_desc_c_t</a></div><div class="ttdeci">typename epilogue_t::mem_desc_c_t mem_desc_c_t</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:39</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_af771409be1fdfb93320d9a5fced205b8"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#af771409be1fdfb93320d9a5fced205b8">gpu::xetla::group::epilogue_streamK_t::N_SG</a></div><div class="ttdeci">static constexpr uint32_t N_SG</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:54</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1epilogue__streamK__t_html_af9b6abc07e0765dfde5d14811488d845"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1epilogue__streamK__t.html#af9b6abc07e0765dfde5d14811488d845">gpu::xetla::group::epilogue_streamK_t::sg_tile_m</a></div><div class="ttdeci">static constexpr uint32_t sg_tile_m</div><div class="ttdef"><b>Definition</b> streamK_op_xe.hpp:47</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__streamK__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1elemwise__reduce__op__streamK__t.html">gpu::xetla::subgroup::elemwise_reduce_op_streamK_t</a></div><div class="ttdoc">Is the element-wise reduce op functor, specialized for streamK dispatch Load partial sum from scratch...</div><div class="ttdef"><b>Definition</b> op_functor.hpp:595</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a></div><div class="ttdoc">Is to illustrate the memory information.</div><div class="ttdef"><b>Definition</b> api.hpp:47</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__desc__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a></div><div class="ttdoc">Is to illustrate the tile information about a sub matrix.</div><div class="ttdef"><b>Definition</b> api.hpp:70</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a></div><div class="ttdoc">Is a struct contains some register file.</div><div class="ttdef"><b>Definition</b> api.hpp:105</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">gpu::xetla::xetla_nbarrier_t</a></div><div class="ttdoc">xetla nbarrier definition API.</div><div class="ttdef"><b>Definition</b> raw_send_nbarrier.hpp:42</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_aadcb3c9fab48cd482e554357fdef4ae0"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">gpu::xetla::xetla_nbarrier_t::wait</a></div><div class="ttdeci">__XETLA_API void wait()</div><div class="ttdoc">named barrier wait within subgroup.</div><div class="ttdef"><b>Definition</b> raw_send_nbarrier.hpp:75</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_ae77b04d911300020ab3dff5f9d4f9d54"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">gpu::xetla::xetla_nbarrier_t::init_nbarrier</a></div><div class="ttdeci">__XETLA_API void init_nbarrier(uint8_t nbarrier_id, nbarrier_role role=nbarrier_role::producer_consumer)</div><div class="ttdef"><b>Definition</b> raw_send_nbarrier.hpp:54</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_af5d567e056aac620a2b7f0728ba5c490"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">gpu::xetla::xetla_nbarrier_t::arrive</a></div><div class="ttdeci">__XETLA_API void arrive()</div><div class="ttdoc">named barrier signal from subgroup.</div><div class="ttdef"><b>Definition</b> raw_send_nbarrier.hpp:64</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_a9a5b087e2fab9b66c5792b9867db3d8.html">group</a></li><li class="navelem"><a class="el" href="dir_d902e7c656aca9e503ce55ef0fa4f219.html">epilogue</a></li><li class="navelem"><a class="el" href="dir_88820375f20623ec316166d9b5daa7c7.html">impl</a></li><li class="navelem"><a class="el" href="streamK__op__xe_8hpp.html">streamK_op_xe.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
