# do gSensorReader_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /datadisk/Quartus/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {gSensorReader_6_1200mv_85c_slow.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:04 on Jul 03,2017
# vcom -reportprogress 300 -93 -work work gSensorReader_6_1200mv_85c_slow.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity g_reader
# -- Compiling architecture structure of g_reader
# End time: 20:09:04 on Jul 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/datadisk/Coding/uni-stuff/hwp/aufg-07/gSensorReader_restored/simulation/modelsim/g_reader.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:09:04 on Jul 03,2017
# vcom -reportprogress 300 -93 -work work /datadisk/Coding/uni-stuff/hwp/aufg-07/gSensorReader_restored/simulation/modelsim/g_reader.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity g_reader_vhd_tst
# -- Compiling architecture g_reader_arch of g_reader_vhd_tst
# End time: 20:09:04 on Jul 03,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /i1=gSensorReader_6_1200mv_85c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs="+acc"  g_reader_vhd_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /i1=gSensorReader_6_1200mv_85c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" g_reader_vhd_tst 
# Start time: 20:09:04 on Jul 03,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.g_reader_vhd_tst(g_reader_arch)
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.g_reader(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# Loading instances from gSensorReader_6_1200mv_85c_vhd_slow.sdo
# Loading timing data from gSensorReader_6_1200mv_85c_vhd_slow.sdo
# ** Warning: Design size of 35906 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /g_reader_vhd_tst File: /datadisk/Coding/uni-stuff/hwp/aufg-07/gSensorReader_restored/simulation/modelsim/g_reader.vht
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 sec
# End time: 20:16:54 on Jul 03,2017, Elapsed time: 0:07:50
# Errors: 0, Warnings: 1
