{"top":"global.ShiftRegister",
"namespaces":{
  "global":{
    "modules":{
      "ShiftRegister":{
        "type":["Record",[
          ["I",["Array",4,"BitIn"]],
          ["O",["Array",4,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",4]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",4],"4'h0"]}
          },
          "inst1":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",4]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",4],"4'h0"]}
          },
          "inst2":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",4]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",4],"4'h0"]}
          },
          "inst3":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",4]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",4],"4'h0"]}
          }
        },
        "connections":[
          ["self.CLK","inst0.clk"],
          ["self.I","inst0.in"],
          ["inst1.in","inst0.out"],
          ["self.CLK","inst1.clk"],
          ["inst2.in","inst1.out"],
          ["self.CLK","inst2.clk"],
          ["inst3.in","inst2.out"],
          ["self.CLK","inst3.clk"],
          ["self.O","inst3.out"]
        ]
      }
    }
  }
}
}
