#! /bin/sh -f
#\
exec tessent -shell -log logfiles/$0.log -replace -dofile "$0"
set PDK_ROOT ../../../tech

set_context patterns -scan 

# Set the location of the TSDB. Default is the current working directory.
set_tsdb_output_directory ../tsdb_outdir

# Read the cell library
read_cell_library ${PDK_ROOT}/tessent/ihp-sg13g2_stdcell.tcelllib
read_cell_library ${PDK_ROOT}/tessent/ihp-sg13g2_io.tcelllib

# Read the ATPG lib file for the memory
read_cell_library ${PDK_ROOT}/tessent/memories/RM_IHPSG13_1P_256x64_c2_bm_bist.atpglib

# Read in the post-layout netlist
read_design croc_soc_GpioCount32 -design_id post_layout -verbose

set_current_design croc_soc_GpioCount32

# Running multi-load ATPG patterns using the ATPG model for memories. The memories are used and not bypassed during ATPG
set_static_dft_signal_values memory_bypass_en 0
set_static_dft_signal_values tck_occ_en 1
report_static_dft_signal_settings

# OR If you want to bypass the memories and not generate multi-load ATPG patterns then can treat the memories as black box modules
#add_black_boxes -modules { \
#                    SYNC_1RW_8Kx16 \
#             }


# Specify the current mode using a different name than what was used during scan insertion with add_scan_mode command
set_current_mode edt_int_TDF -type internal

report_dft_signals

# Use the -design_id and -mode from pre-layout to read in the TCD of that mode
add_core_instance -current_design -design_id gate3 -mode edt_int_transition

report_dft_signals

set_system_mode analysis
report_clocks
report_core_instances
set_fault_type TRansition
set_external_capture_options -pll_cycles 5 [lindex [get_timeplate_list] 0]
set_xclock_handling x

report_statistics -detail
# Add more processors to run ATPG
add_processors localhost:4

# Generate Patterns
create_patterns
report_statistics -detail

# Store TCD, flat_model, fault list and patDB format files in the TSDB directory
write_tsdb_data -replace

# Write test bench for simulation
write_patterns patterns/croc_soc_GpioCount32_transition_parallel.v -verilog -parallel -replace -parameter_list {SIM_KEEP_PATH 1}
set_pattern_filtering -sample_per_type 2
write_patterns patterns/croc_soc_GpioCount32_transition_serial.v -verilog -serial -replace -parameter_list {SIM_KEEP_PATH 1}

# In order to understand the coverage of the faults testable by Internal mode it is necessary to
# eliminate the undetected faults that would otherwise be detected in External mode.  This is done
# by merging the fault list from running the graybox in External mode
#read_faults -mode ext_multi_TDF -fault_type transition -merge

# Final coverage of the core that includes both Internal and External modes
report_statistics -detail

exit

