/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* IR */
.set IR__0__DR, CYREG_GPIO_PRT0_DR
.set IR__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set IR__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set IR__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set IR__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set IR__0__HSIOM_MASK, 0x000000F0
.set IR__0__HSIOM_SHIFT, 4
.set IR__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set IR__0__INTR, CYREG_GPIO_PRT0_INTR
.set IR__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set IR__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set IR__0__MASK, 0x02
.set IR__0__PC, CYREG_GPIO_PRT0_PC
.set IR__0__PC2, CYREG_GPIO_PRT0_PC2
.set IR__0__PORT, 0
.set IR__0__PS, CYREG_GPIO_PRT0_PS
.set IR__0__SHIFT, 1
.set IR__DR, CYREG_GPIO_PRT0_DR
.set IR__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set IR__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set IR__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set IR__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set IR__INTR, CYREG_GPIO_PRT0_INTR
.set IR__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set IR__INTSTAT, CYREG_GPIO_PRT0_INTR
.set IR__MASK, 0x02
.set IR__PC, CYREG_GPIO_PRT0_PC
.set IR__PC2, CYREG_GPIO_PRT0_PC2
.set IR__PORT, 0
.set IR__PS, CYREG_GPIO_PRT0_PS
.set IR__SHIFT, 1

/* LED */
.set LED__0__DR, CYREG_GPIO_PRT1_DR
.set LED__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set LED__0__HSIOM_MASK, 0x00000F00
.set LED__0__HSIOM_SHIFT, 8
.set LED__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED__0__INTR, CYREG_GPIO_PRT1_INTR
.set LED__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED__0__MASK, 0x04
.set LED__0__PC, CYREG_GPIO_PRT1_PC
.set LED__0__PC2, CYREG_GPIO_PRT1_PC2
.set LED__0__PORT, 1
.set LED__0__PS, CYREG_GPIO_PRT1_PS
.set LED__0__SHIFT, 2
.set LED__DR, CYREG_GPIO_PRT1_DR
.set LED__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set LED__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set LED__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set LED__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED__INTR, CYREG_GPIO_PRT1_INTR
.set LED__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set LED__INTSTAT, CYREG_GPIO_PRT1_INTR
.set LED__MASK, 0x04
.set LED__PC, CYREG_GPIO_PRT1_PC
.set LED__PC2, CYREG_GPIO_PRT1_PC2
.set LED__PORT, 1
.set LED__PS, CYREG_GPIO_PRT1_PS
.set LED__SHIFT, 2

/* ISR1 */
.set ISR1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ISR1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ISR1__INTC_MASK, 0x100
.set ISR1__INTC_NUMBER, 8
.set ISR1__INTC_PRIOR_MASK, 0xC0
.set ISR1__INTC_PRIOR_NUM, 3
.set ISR1__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set ISR1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ISR1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* M_BL */
.set M_BL__0__DR, CYREG_GPIO_PRT0_DR
.set M_BL__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set M_BL__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set M_BL__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set M_BL__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set M_BL__0__HSIOM_MASK, 0x00F00000
.set M_BL__0__HSIOM_SHIFT, 20
.set M_BL__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set M_BL__0__INTR, CYREG_GPIO_PRT0_INTR
.set M_BL__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set M_BL__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set M_BL__0__MASK, 0x20
.set M_BL__0__PC, CYREG_GPIO_PRT0_PC
.set M_BL__0__PC2, CYREG_GPIO_PRT0_PC2
.set M_BL__0__PORT, 0
.set M_BL__0__PS, CYREG_GPIO_PRT0_PS
.set M_BL__0__SHIFT, 5
.set M_BL__DR, CYREG_GPIO_PRT0_DR
.set M_BL__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set M_BL__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set M_BL__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set M_BL__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set M_BL__INTR, CYREG_GPIO_PRT0_INTR
.set M_BL__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set M_BL__INTSTAT, CYREG_GPIO_PRT0_INTR
.set M_BL__MASK, 0x20
.set M_BL__PC, CYREG_GPIO_PRT0_PC
.set M_BL__PC2, CYREG_GPIO_PRT0_PC2
.set M_BL__PORT, 0
.set M_BL__PS, CYREG_GPIO_PRT0_PS
.set M_BL__SHIFT, 5

/* M_BR */
.set M_BR__0__DR, CYREG_GPIO_PRT1_DR
.set M_BR__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set M_BR__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set M_BR__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set M_BR__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set M_BR__0__HSIOM_MASK, 0x000000F0
.set M_BR__0__HSIOM_SHIFT, 4
.set M_BR__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set M_BR__0__INTR, CYREG_GPIO_PRT1_INTR
.set M_BR__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set M_BR__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set M_BR__0__MASK, 0x02
.set M_BR__0__PC, CYREG_GPIO_PRT1_PC
.set M_BR__0__PC2, CYREG_GPIO_PRT1_PC2
.set M_BR__0__PORT, 1
.set M_BR__0__PS, CYREG_GPIO_PRT1_PS
.set M_BR__0__SHIFT, 1
.set M_BR__DR, CYREG_GPIO_PRT1_DR
.set M_BR__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set M_BR__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set M_BR__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set M_BR__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set M_BR__INTR, CYREG_GPIO_PRT1_INTR
.set M_BR__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set M_BR__INTSTAT, CYREG_GPIO_PRT1_INTR
.set M_BR__MASK, 0x02
.set M_BR__PC, CYREG_GPIO_PRT1_PC
.set M_BR__PC2, CYREG_GPIO_PRT1_PC2
.set M_BR__PORT, 1
.set M_BR__PS, CYREG_GPIO_PRT1_PS
.set M_BR__SHIFT, 1

/* M_FL */
.set M_FL__0__DR, CYREG_GPIO_PRT0_DR
.set M_FL__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set M_FL__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set M_FL__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set M_FL__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set M_FL__0__HSIOM_MASK, 0x000F0000
.set M_FL__0__HSIOM_SHIFT, 16
.set M_FL__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set M_FL__0__INTR, CYREG_GPIO_PRT0_INTR
.set M_FL__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set M_FL__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set M_FL__0__MASK, 0x10
.set M_FL__0__PC, CYREG_GPIO_PRT0_PC
.set M_FL__0__PC2, CYREG_GPIO_PRT0_PC2
.set M_FL__0__PORT, 0
.set M_FL__0__PS, CYREG_GPIO_PRT0_PS
.set M_FL__0__SHIFT, 4
.set M_FL__DR, CYREG_GPIO_PRT0_DR
.set M_FL__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set M_FL__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set M_FL__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set M_FL__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set M_FL__INTR, CYREG_GPIO_PRT0_INTR
.set M_FL__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set M_FL__INTSTAT, CYREG_GPIO_PRT0_INTR
.set M_FL__MASK, 0x10
.set M_FL__PC, CYREG_GPIO_PRT0_PC
.set M_FL__PC2, CYREG_GPIO_PRT0_PC2
.set M_FL__PORT, 0
.set M_FL__PS, CYREG_GPIO_PRT0_PS
.set M_FL__SHIFT, 4

/* M_FR */
.set M_FR__0__DR, CYREG_GPIO_PRT0_DR
.set M_FR__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set M_FR__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set M_FR__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set M_FR__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set M_FR__0__HSIOM_MASK, 0x0F000000
.set M_FR__0__HSIOM_SHIFT, 24
.set M_FR__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set M_FR__0__INTR, CYREG_GPIO_PRT0_INTR
.set M_FR__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set M_FR__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set M_FR__0__MASK, 0x40
.set M_FR__0__PC, CYREG_GPIO_PRT0_PC
.set M_FR__0__PC2, CYREG_GPIO_PRT0_PC2
.set M_FR__0__PORT, 0
.set M_FR__0__PS, CYREG_GPIO_PRT0_PS
.set M_FR__0__SHIFT, 6
.set M_FR__DR, CYREG_GPIO_PRT0_DR
.set M_FR__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set M_FR__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set M_FR__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set M_FR__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set M_FR__INTR, CYREG_GPIO_PRT0_INTR
.set M_FR__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set M_FR__INTSTAT, CYREG_GPIO_PRT0_INTR
.set M_FR__MASK, 0x40
.set M_FR__PC, CYREG_GPIO_PRT0_PC
.set M_FR__PC2, CYREG_GPIO_PRT0_PC2
.set M_FR__PORT, 0
.set M_FR__PS, CYREG_GPIO_PRT0_PS
.set M_FR__SHIFT, 6

/* UART1 */
.set UART1_tx__0__DR, CYREG_GPIO_PRT0_DR
.set UART1_tx__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UART1_tx__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UART1_tx__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UART1_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set UART1_tx__0__HSIOM_MASK, 0x00000F00
.set UART1_tx__0__HSIOM_SHIFT, 8
.set UART1_tx__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART1_tx__0__INTR, CYREG_GPIO_PRT0_INTR
.set UART1_tx__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART1_tx__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UART1_tx__0__MASK, 0x04
.set UART1_tx__0__PC, CYREG_GPIO_PRT0_PC
.set UART1_tx__0__PC2, CYREG_GPIO_PRT0_PC2
.set UART1_tx__0__PORT, 0
.set UART1_tx__0__PS, CYREG_GPIO_PRT0_PS
.set UART1_tx__0__SHIFT, 2
.set UART1_tx__DR, CYREG_GPIO_PRT0_DR
.set UART1_tx__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set UART1_tx__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set UART1_tx__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set UART1_tx__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART1_tx__INTR, CYREG_GPIO_PRT0_INTR
.set UART1_tx__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set UART1_tx__INTSTAT, CYREG_GPIO_PRT0_INTR
.set UART1_tx__MASK, 0x04
.set UART1_tx__PC, CYREG_GPIO_PRT0_PC
.set UART1_tx__PC2, CYREG_GPIO_PRT0_PC2
.set UART1_tx__PORT, 0
.set UART1_tx__PS, CYREG_GPIO_PRT0_PS
.set UART1_tx__SHIFT, 2

/* Timer1 */
.set Timer1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT_CC
.set Timer1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT_CC_BUFF
.set Timer1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT_COUNTER
.set Timer1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT_CTRL
.set Timer1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT_INTR
.set Timer1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT_INTR_MASK
.set Timer1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT_INTR_MASKED
.set Timer1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT_INTR_SET
.set Timer1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT_PERIOD
.set Timer1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT_PERIOD_BUFF
.set Timer1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT_STATUS
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set Timer1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set Timer1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT_TR_CTRL0
.set Timer1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT_TR_CTRL1
.set Timer1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT_TR_CTRL2

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL3
.set Clock_1__DIV_ID, 0x00000040
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 16000000
.set CYDEV_BCLK__HFCLK__KHZ, 16000
.set CYDEV_BCLK__HFCLK__MHZ, 16
.set CYDEV_BCLK__SYSCLK__HZ, 16000000
.set CYDEV_BCLK__SYSCLK__KHZ, 16000
.set CYDEV_BCLK__SYSCLK__MHZ, 16
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 24
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0A44119A
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 24
.set CYDEV_CHIP_MEMBER_4AA, 23
.set CYDEV_CHIP_MEMBER_4AB, 28
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4D, 18
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 25
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 22
.set CYDEV_CHIP_MEMBER_4I, 30
.set CYDEV_CHIP_MEMBER_4J, 19
.set CYDEV_CHIP_MEMBER_4K, 20
.set CYDEV_CHIP_MEMBER_4L, 29
.set CYDEV_CHIP_MEMBER_4M, 27
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 26
.set CYDEV_CHIP_MEMBER_4Q, 15
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 21
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 16
.set CYDEV_CHIP_MEMBER_4Z, 17
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 31
.set CYDEV_CHIP_MEMBER_FM3, 35
.set CYDEV_CHIP_MEMBER_FM4, 36
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 32
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 33
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 34
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4D
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4D_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0200
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDD_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_s8srsslt_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
