{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733425141486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733425141489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 13:59:01 2024 " "Processing started: Thu Dec  5 13:59:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733425141489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733425141489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733425141489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1733425141992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-behavior " "Found design unit 1: latch1-behavior" {  } { { "latch1.vhd" "" { Text "/home/student2/ssurkhi/quartus/latch1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142772 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student2/ssurkhi/quartus/latch1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733425142772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg1-Behavior " "Found design unit 1: seg1-Behavior" {  } { { "seg1.vhd" "" { Text "/home/student2/ssurkhi/quartus/seg1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142796 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg1 " "Found entity 1: seg1" {  } { { "seg1.vhd" "" { Text "/home/student2/ssurkhi/quartus/seg1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733425142796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab6 " "Found entity 1: lab6" {  } { { "lab6.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/lab6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733425142811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsmFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsmFile-fsm " "Found design unit 1: fsmFile-fsm" {  } { { "fsmFile.vhd" "" { Text "/home/student2/ssurkhi/quartus/fsmFile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142826 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsmFile " "Found entity 1: fsmFile" {  } { { "fsmFile.vhd" "" { Text "/home/student2/ssurkhi/quartus/fsmFile.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733425142826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1-Behavior " "Found design unit 1: ALU1-Behavior" {  } { { "ALU1.vhd" "" { Text "/home/student2/ssurkhi/quartus/ALU1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142841 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "ALU1.vhd" "" { Text "/home/student2/ssurkhi/quartus/ALU1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733425142841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-Behavior " "Found design unit 1: decod-Behavior" {  } { { "decod.vhd" "" { Text "/home/student2/ssurkhi/quartus/decod.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142857 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "/home/student2/ssurkhi/quartus/decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733425142857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16new-Behavior " "Found design unit 1: dec4to16new-Behavior" {  } { { "dec4to16new.vhd" "" { Text "/home/student2/ssurkhi/quartus/dec4to16new.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142871 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16new " "Found entity 1: dec4to16new" {  } { { "dec4to16new.vhd" "" { Text "/home/student2/ssurkhi/quartus/dec4to16new.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733425142871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1Test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Block1Test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1Test " "Found entity 1: Block1Test" {  } { { "Block1Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/Block1Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733425142885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ALU2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ALU2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU2-Behavior " "Found design unit 1: ALU2-Behavior" {  } { { "output_files/ALU2.vhd" "" { Text "/home/student2/ssurkhi/quartus/output_files/ALU2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142901 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU2 " "Found entity 1: ALU2" {  } { { "output_files/ALU2.vhd" "" { Text "/home/student2/ssurkhi/quartus/output_files/ALU2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733425142901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block2Test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Block2Test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2Test " "Found entity 1: Block2Test" {  } { { "Block2Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/Block2Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733425142916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/seg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg2-Behavior " "Found design unit 1: seg2-Behavior" {  } { { "output_files/seg2.vhd" "" { Text "/home/student2/ssurkhi/quartus/output_files/seg2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142932 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg2 " "Found entity 1: seg2" {  } { { "output_files/seg2.vhd" "" { Text "/home/student2/ssurkhi/quartus/output_files/seg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733425142932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ALU3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/ALU3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU3-Behavior " "Found design unit 1: ALU3-Behavior" {  } { { "output_files/ALU3.vhd" "" { Text "/home/student2/ssurkhi/quartus/output_files/ALU3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142947 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU3 " "Found entity 1: ALU3" {  } { { "output_files/ALU3.vhd" "" { Text "/home/student2/ssurkhi/quartus/output_files/ALU3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733425142947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/Block3Test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/Block3Test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3Test " "Found entity 1: Block3Test" {  } { { "output_files/Block3Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733425142961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733425142961 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block3Test " "Elaborating entity \"Block3Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733425143142 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst11 " "Primitive \"GND\" of instance \"inst11\" not used" {  } { { "output_files/Block3Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 688 520 552 720 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1733425143144 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst12 " "Primitive \"GND\" of instance \"inst12\" not used" {  } { { "output_files/Block3Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 408 368 400 440 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1733425143144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg2 seg2:inst4 " "Elaborating entity \"seg2\" for hierarchy \"seg2:inst4\"" {  } { { "output_files/Block3Test.bdf" "inst4" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 312 912 1080 392 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733425143148 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledn seg2.vhd(12) " "VHDL Process Statement warning at seg2.vhd(12): inferring latch(es) for signal or variable \"ledn\", which holds its previous value in one or more paths through the process" {  } { { "output_files/seg2.vhd" "" { Text "/home/student2/ssurkhi/quartus/output_files/seg2.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1733425143149 "|seg2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU3 ALU3:inst " "Elaborating entity \"ALU3\" for hierarchy \"ALU3:inst\"" {  } { { "output_files/Block3Test.bdf" "inst" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 144 824 992 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733425143152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsmFile fsmFile:inst2 " "Elaborating entity \"fsmFile\" for hierarchy \"fsmFile:inst2\"" {  } { { "output_files/Block3Test.bdf" "inst2" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 344 152 352 456 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733425143156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg1 seg1:inst6 " "Elaborating entity \"seg1\" for hierarchy \"seg1:inst6\"" {  } { { "output_files/Block3Test.bdf" "inst6" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 408 480 560 576 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733425143159 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledn seg1.vhd(12) " "VHDL Process Statement warning at seg1.vhd(12): inferring latch(es) for signal or variable \"ledn\", which holds its previous value in one or more paths through the process" {  } { { "seg1.vhd" "" { Text "/home/student2/ssurkhi/quartus/seg1.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1733425143161 "|Block1Test|seg1:inst3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "R_first_four\[0\] GND " "Pin \"R_first_four\[0\]\" is stuck at GND" {  } { { "output_files/Block3Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 336 1160 1336 352 "R_first_four\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733425143802 "|Block3Test|R_first_four[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_first_four\[2\] VCC " "Pin \"R_first_four\[2\]\" is stuck at VCC" {  } { { "output_files/Block3Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 336 1160 1336 352 "R_first_four\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733425143802 "|Block3Test|R_first_four[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R_first_four\[5\] VCC " "Pin \"R_first_four\[5\]\" is stuck at VCC" {  } { { "output_files/Block3Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 336 1160 1336 352 "R_first_four\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733425143802 "|Block3Test|R_first_four[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign1\[0\] VCC " "Pin \"Sign1\[0\]\" is stuck at VCC" {  } { { "output_files/Block3Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 352 1160 1336 368 "Sign1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733425143802 "|Block3Test|Sign1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign1\[1\] VCC " "Pin \"Sign1\[1\]\" is stuck at VCC" {  } { { "output_files/Block3Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 352 1160 1336 368 "Sign1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733425143802 "|Block3Test|Sign1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign1\[2\] VCC " "Pin \"Sign1\[2\]\" is stuck at VCC" {  } { { "output_files/Block3Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 352 1160 1336 368 "Sign1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733425143802 "|Block3Test|Sign1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign1\[3\] VCC " "Pin \"Sign1\[3\]\" is stuck at VCC" {  } { { "output_files/Block3Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 352 1160 1336 368 "Sign1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733425143802 "|Block3Test|Sign1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign1\[4\] VCC " "Pin \"Sign1\[4\]\" is stuck at VCC" {  } { { "output_files/Block3Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 352 1160 1336 368 "Sign1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733425143802 "|Block3Test|Sign1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign1\[5\] VCC " "Pin \"Sign1\[5\]\" is stuck at VCC" {  } { { "output_files/Block3Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 352 1160 1336 368 "Sign1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733425143802 "|Block3Test|Sign1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sign1\[6\] VCC " "Pin \"Sign1\[6\]\" is stuck at VCC" {  } { { "output_files/Block3Test.bdf" "" { Schematic "/home/student2/ssurkhi/quartus/output_files/Block3Test.bdf" { { 352 1160 1336 368 "Sign1\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733425143802 "|Block3Test|Sign1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733425143802 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733425144196 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733425144196 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733425144420 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733425144420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733425144420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733425144420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733425144497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 13:59:04 2024 " "Processing ended: Thu Dec  5 13:59:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733425144497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733425144497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733425144497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733425144497 ""}
