

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc10'
================================================================
* Date:           Mon May 12 19:57:11 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.232 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    40564|    40564|  90.539 us|  90.539 us|  40564|  40564|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                        |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                Instance                |                Module               |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_VITIS_LOOP_220_2_1_U0  |dataflow_in_loop_VITIS_LOOP_220_2_1  |      340|      340|  0.759 us|  0.759 us|  338|  338|  dataflow|
        +----------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_220_2  |    40563|    40563|       342|          -|          -|   120|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|       87|      38|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|     2636|    3882|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      14|    -|
|Register         |        -|     -|       14|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|     2737|    3934|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                Instance                |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |dataflow_in_loop_VITIS_LOOP_220_2_1_U0  |dataflow_in_loop_VITIS_LOOP_220_2_1  |        0|   0|  2636|  3882|    0|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                     |        0|   0|  2636|  3882|    0|
    +----------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  32|  13|           7|           1|
    |loop_dataflow_output_count  |         +|   0|  32|  13|           7|           1|
    |bound_minus_1               |         -|   0|  23|  12|           5|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0|  87|  38|          19|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   7|          2|    7|         14|
    |loop_dataflow_output_count  |   7|          2|    7|         14|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  14|          4|   14|         28|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  7|   0|    7|          0|
    |loop_dataflow_output_count  |  7|   0|    7|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 14|   0|   14|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------+--------------+
|receive_fifo_0_din     |  out|  128|     ap_fifo|               receive_fifo_0|       pointer|
|receive_fifo_0_full_n  |   in|    1|     ap_fifo|               receive_fifo_0|       pointer|
|receive_fifo_0_write   |  out|    1|     ap_fifo|               receive_fifo_0|       pointer|
|sweep_rx0_0_TDATA      |   in|  128|        axis|         sweep_rx0_0_V_data_V|       pointer|
|sweep_rx0_0_TKEEP      |   in|   16|        axis|         sweep_rx0_0_V_keep_V|       pointer|
|sweep_rx0_0_TSTRB      |   in|   16|        axis|         sweep_rx0_0_V_strb_V|       pointer|
|sweep_rx0_0_TLAST      |   in|    1|        axis|         sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TVALID     |   in|    1|        axis|         sweep_rx0_0_V_last_V|       pointer|
|sweep_rx0_0_TREADY     |  out|    1|        axis|         sweep_rx0_0_V_last_V|       pointer|
|receive_fifo_1_din     |  out|  128|     ap_fifo|               receive_fifo_1|       pointer|
|receive_fifo_1_full_n  |   in|    1|     ap_fifo|               receive_fifo_1|       pointer|
|receive_fifo_1_write   |  out|    1|     ap_fifo|               receive_fifo_1|       pointer|
|sweep_rx0_1_TDATA      |   in|  128|        axis|         sweep_rx0_1_V_data_V|       pointer|
|sweep_rx0_1_TKEEP      |   in|   16|        axis|         sweep_rx0_1_V_keep_V|       pointer|
|sweep_rx0_1_TSTRB      |   in|   16|        axis|         sweep_rx0_1_V_strb_V|       pointer|
|sweep_rx0_1_TLAST      |   in|    1|        axis|         sweep_rx0_1_V_last_V|       pointer|
|sweep_rx0_1_TVALID     |   in|    1|        axis|         sweep_rx0_1_V_last_V|       pointer|
|sweep_rx0_1_TREADY     |  out|    1|        axis|         sweep_rx0_1_V_last_V|       pointer|
|convSet_0_din          |  out|   32|     ap_fifo|                    convSet_0|       pointer|
|convSet_0_full_n       |   in|    1|     ap_fifo|                    convSet_0|       pointer|
|convSet_0_write        |  out|    1|     ap_fifo|                    convSet_0|       pointer|
|convSet_1_din          |  out|   32|     ap_fifo|                    convSet_1|       pointer|
|convSet_1_full_n       |   in|    1|     ap_fifo|                    convSet_1|       pointer|
|convSet_1_write        |  out|    1|     ap_fifo|                    convSet_1|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc10|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc10|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc10|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc10|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc10|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc10|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc10|  return value|
+-----------------------+-----+-----+------------+-----------------------------+--------------+

