// Seed: 4068898815
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    input wand id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7
    , id_13,
    input tri id_8,
    input wor id_9,
    output supply0 id_10,
    input tri id_11
);
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri1 id_6
    , id_10,
    output wor id_7,
    input uwire id_8
);
  wire id_11;
  wire id_12;
  wire id_13;
  assign id_7 = 1;
  nand (id_3, id_2, id_5, id_11);
  module_0(
      id_0, id_4, id_1, id_4, id_1, id_8, id_6, id_8, id_5, id_4, id_3, id_0
  );
endmodule
