Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar 25 23:03:23 2023
| Host         : LAPTOP-J16L9AUJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.198        0.000                      0                  488        0.170        0.000                      0                  488        4.500        0.000                       0                   285  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.198        0.000                      0                  488        0.170        0.000                      0                  488        4.500        0.000                       0                   285  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 u1/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.823ns  (logic 2.085ns (23.632%)  route 6.738ns (76.368%))
  Logic Levels:           10  (LUT4=3 LUT6=7)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.557     5.078    u1/basys_clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  u1/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  u1/xpos_reg[4]/Q
                         net (fo=11, routed)          0.871     6.427    u1/xpos[4]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.295     6.722 r  u1/seg[6]_i_19/O
                         net (fo=5, routed)           0.646     7.368    u1/seg[6]_i_19_n_0
    SLICE_X55Y22         LUT4 (Prop_lut4_I1_O)        0.118     7.486 r  u1/seg[6]_i_17/O
                         net (fo=16, routed)          0.482     7.968    u1/seg[6]_i_17_n_0
    SLICE_X57Y22         LUT4 (Prop_lut4_I2_O)        0.326     8.294 f  u1/seg[1]_i_4/O
                         net (fo=1, routed)           0.806     9.100    u1/seg[1]_i_4_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.224 f  u1/seg[1]_i_2/O
                         net (fo=2, routed)           0.456     9.680    u1/seg[1]_i_2_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I3_O)        0.124     9.804 r  u1/seg[6]_i_4/O
                         net (fo=5, routed)           0.666    10.470    u1/seg[6]_i_4_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.594 f  u1/seg[2]_i_2/O
                         net (fo=7, routed)           0.741    11.335    func/left_reg_3
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.459 f  func/oled_data[15]_i_61/O
                         net (fo=1, routed)           0.667    12.126    func/oled_data[15]_i_61_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.250 r  func/oled_data[15]_i_28/O
                         net (fo=2, routed)           0.817    13.067    func/oled_data_reg[15]_4
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124    13.191 r  func/oled_data[15]_i_6/O
                         net (fo=2, routed)           0.586    13.777    func/oled_data[15]_i_6_n_0
    SLICE_X62Y24         LUT6 (Prop_lut6_I3_O)        0.124    13.901 r  func/oled_data[10]_i_1/O
                         net (fo=1, routed)           0.000    13.901    func_n_24
    SLICE_X62Y24         FDRE                                         r  oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.502    14.843    basys_clk_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  oled_data_reg[10]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.031    15.099    oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 u1/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 2.085ns (24.076%)  route 6.575ns (75.924%))
  Logic Levels:           10  (LUT4=3 LUT6=7)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.557     5.078    u1/basys_clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  u1/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  u1/xpos_reg[4]/Q
                         net (fo=11, routed)          0.871     6.427    u1/xpos[4]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.295     6.722 r  u1/seg[6]_i_19/O
                         net (fo=5, routed)           0.646     7.368    u1/seg[6]_i_19_n_0
    SLICE_X55Y22         LUT4 (Prop_lut4_I1_O)        0.118     7.486 r  u1/seg[6]_i_17/O
                         net (fo=16, routed)          0.482     7.968    u1/seg[6]_i_17_n_0
    SLICE_X57Y22         LUT4 (Prop_lut4_I2_O)        0.326     8.294 f  u1/seg[1]_i_4/O
                         net (fo=1, routed)           0.806     9.100    u1/seg[1]_i_4_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.224 f  u1/seg[1]_i_2/O
                         net (fo=2, routed)           0.456     9.680    u1/seg[1]_i_2_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I3_O)        0.124     9.804 r  u1/seg[6]_i_4/O
                         net (fo=5, routed)           0.666    10.470    u1/seg[6]_i_4_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.594 f  u1/seg[2]_i_2/O
                         net (fo=7, routed)           0.741    11.335    func/left_reg_3
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.459 f  func/oled_data[15]_i_61/O
                         net (fo=1, routed)           0.667    12.126    func/oled_data[15]_i_61_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.250 r  func/oled_data[15]_i_28/O
                         net (fo=2, routed)           0.817    13.067    func/oled_data_reg[15]_4
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.124    13.191 r  func/oled_data[15]_i_6/O
                         net (fo=2, routed)           0.423    13.614    func/oled_data[15]_i_6_n_0
    SLICE_X65Y24         LUT6 (Prop_lut6_I4_O)        0.124    13.738 r  func/oled_data[15]_i_1/O
                         net (fo=1, routed)           0.000    13.738    func_n_25
    SLICE_X65Y24         FDRE                                         r  oled_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.502    14.843    basys_clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  oled_data_reg[15]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.032    15.100    oled_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 u1/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 1.943ns (28.341%)  route 4.913ns (71.659%))
  Logic Levels:           7  (LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.557     5.078    u1/basys_clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  u1/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.478     5.556 f  u1/xpos_reg[4]/Q
                         net (fo=11, routed)          0.871     6.427    u1/xpos[4]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.295     6.722 f  u1/seg[6]_i_19/O
                         net (fo=5, routed)           0.646     7.368    u1/seg[6]_i_19_n_0
    SLICE_X55Y22         LUT4 (Prop_lut4_I1_O)        0.118     7.486 f  u1/seg[6]_i_17/O
                         net (fo=16, routed)          0.542     8.028    u1/seg[6]_i_17_n_0
    SLICE_X56Y22         LUT5 (Prop_lut5_I4_O)        0.326     8.354 r  u1/seg[5]_i_6/O
                         net (fo=3, routed)           0.831     9.185    u1/seg[5]_i_6_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124     9.309 r  u1/seg[6]_i_5/O
                         net (fo=2, routed)           0.302     9.611    u1/seg[6]_i_5_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.735 f  u1/seg[6]_i_3/O
                         net (fo=5, routed)           0.621    10.356    u1/seg[6]_i_3_n_0
    SLICE_X60Y22         LUT4 (Prop_lut4_I0_O)        0.150    10.506 r  u1/seg[3]_i_3/O
                         net (fo=1, routed)           0.452    10.958    u1/seg[3]_i_3_n_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I3_O)        0.328    11.286 r  u1/seg[3]_i_2/O
                         net (fo=4, routed)           0.648    11.934    u1_n_7
    SLICE_X60Y22         FDRE                                         r  seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.504    14.845    basys_clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  seg_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDRE (Setup_fdre_C_D)       -0.031    15.039    seg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 u1/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/y_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.362ns  (logic 2.618ns (41.154%)  route 3.744ns (58.846%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.553     5.074    u1/basys_clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  u1/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  u1/y_pos_reg[0]/Q
                         net (fo=6, routed)           1.342     6.872    u1/y_pos[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.996 r  u1/y_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     6.996    u1/y_pos[3]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.528 r  u1/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.537    u1/y_pos_reg[3]_i_3_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.850 r  u1/y_pos_reg[7]_i_3/O[3]
                         net (fo=3, routed)           1.168     9.018    u1/plusOp10[7]
    SLICE_X48Y27         LUT2 (Prop_lut2_I0_O)        0.306     9.324 r  u1/y_pos[11]_i_14/O
                         net (fo=1, routed)           0.000     9.324    u1/y_pos[11]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.725 r  u1/y_pos_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.725    u1/y_pos_reg[11]_i_4_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.882 f  u1/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.225    11.107    u1/y_pos_reg[11]_i_2_n_2
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.329    11.436 r  u1/y_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    11.436    u1/y_pos[4]_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  u1/y_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.437    14.778    u1/basys_clk_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  u1/y_pos_reg[4]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y26         FDRE (Setup_fdre_C_D)        0.077    15.094    u1/y_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -11.436    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.725ns  (required time - arrival time)
  Source:                 u1/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.187ns  (logic 1.589ns (25.684%)  route 4.598ns (74.316%))
  Logic Levels:           6  (LUT4=3 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.557     5.078    u1/basys_clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  u1/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  u1/xpos_reg[4]/Q
                         net (fo=11, routed)          0.871     6.427    u1/xpos[4]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.295     6.722 r  u1/seg[6]_i_19/O
                         net (fo=5, routed)           0.646     7.368    u1/seg[6]_i_19_n_0
    SLICE_X55Y22         LUT4 (Prop_lut4_I1_O)        0.118     7.486 r  u1/seg[6]_i_17/O
                         net (fo=16, routed)          0.482     7.968    u1/seg[6]_i_17_n_0
    SLICE_X57Y22         LUT4 (Prop_lut4_I2_O)        0.326     8.294 f  u1/seg[1]_i_4/O
                         net (fo=1, routed)           0.806     9.100    u1/seg[1]_i_4_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.224 f  u1/seg[1]_i_2/O
                         net (fo=2, routed)           0.456     9.680    u1/seg[1]_i_2_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I3_O)        0.124     9.804 r  u1/seg[6]_i_4/O
                         net (fo=5, routed)           0.666    10.470    u1/seg[6]_i_4_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.594 r  u1/seg[2]_i_2/O
                         net (fo=7, routed)           0.671    11.265    u1_n_8
    SLICE_X62Y22         FDRE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.505    14.846    basys_clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  seg_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)       -0.081    14.990    seg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  3.725    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 u1/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/y_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 2.618ns (42.169%)  route 3.590ns (57.831%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.553     5.074    u1/basys_clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  u1/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  u1/y_pos_reg[0]/Q
                         net (fo=6, routed)           1.342     6.872    u1/y_pos[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.996 r  u1/y_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     6.996    u1/y_pos[3]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.528 r  u1/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.537    u1/y_pos_reg[3]_i_3_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.850 r  u1/y_pos_reg[7]_i_3/O[3]
                         net (fo=3, routed)           1.168     9.018    u1/plusOp10[7]
    SLICE_X48Y27         LUT2 (Prop_lut2_I0_O)        0.306     9.324 r  u1/y_pos[11]_i_14/O
                         net (fo=1, routed)           0.000     9.324    u1/y_pos[11]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.725 r  u1/y_pos_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.725    u1/y_pos_reg[11]_i_4_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.882 f  u1/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.071    10.954    u1/y_pos_reg[11]_i_2_n_2
    SLICE_X51Y26         LUT5 (Prop_lut5_I4_O)        0.329    11.283 r  u1/y_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    11.283    u1/y_pos[2]_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  u1/y_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.437    14.778    u1/basys_clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  u1/y_pos_reg[2]/C
                         clock pessimism              0.296    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X51Y26         FDRE (Setup_fdre_C_D)        0.031    15.070    u1/y_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  3.787    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 u1/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/y_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 2.618ns (42.148%)  route 3.593ns (57.852%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.553     5.074    u1/basys_clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  u1/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  u1/y_pos_reg[0]/Q
                         net (fo=6, routed)           1.342     6.872    u1/y_pos[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.996 r  u1/y_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     6.996    u1/y_pos[3]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.528 r  u1/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.537    u1/y_pos_reg[3]_i_3_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.850 r  u1/y_pos_reg[7]_i_3/O[3]
                         net (fo=3, routed)           1.168     9.018    u1/plusOp10[7]
    SLICE_X48Y27         LUT2 (Prop_lut2_I0_O)        0.306     9.324 r  u1/y_pos[11]_i_14/O
                         net (fo=1, routed)           0.000     9.324    u1/y_pos[11]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.725 r  u1/y_pos_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.725    u1/y_pos_reg[11]_i_4_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.882 f  u1/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.074    10.957    u1/y_pos_reg[11]_i_2_n_2
    SLICE_X50Y26         LUT5 (Prop_lut5_I4_O)        0.329    11.286 r  u1/y_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    11.286    u1/y_pos[5]_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  u1/y_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.437    14.778    u1/basys_clk_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  u1/y_pos_reg[5]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y26         FDRE (Setup_fdre_C_D)        0.081    15.098    u1/y_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 u1/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.080ns  (logic 1.589ns (26.136%)  route 4.491ns (73.864%))
  Logic Levels:           6  (LUT4=3 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.557     5.078    u1/basys_clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  u1/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  u1/xpos_reg[4]/Q
                         net (fo=11, routed)          0.871     6.427    u1/xpos[4]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.295     6.722 r  u1/seg[6]_i_19/O
                         net (fo=5, routed)           0.646     7.368    u1/seg[6]_i_19_n_0
    SLICE_X55Y22         LUT4 (Prop_lut4_I1_O)        0.118     7.486 r  u1/seg[6]_i_17/O
                         net (fo=16, routed)          0.482     7.968    u1/seg[6]_i_17_n_0
    SLICE_X57Y22         LUT4 (Prop_lut4_I2_O)        0.326     8.294 f  u1/seg[1]_i_4/O
                         net (fo=1, routed)           0.806     9.100    u1/seg[1]_i_4_n_0
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.224 f  u1/seg[1]_i_2/O
                         net (fo=2, routed)           0.456     9.680    u1/seg[1]_i_2_n_0
    SLICE_X58Y21         LUT4 (Prop_lut4_I3_O)        0.124     9.804 r  u1/seg[6]_i_4/O
                         net (fo=5, routed)           0.671    10.475    u1/seg[6]_i_4_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I0_O)        0.124    10.599 r  u1/seg[4]_i_2/O
                         net (fo=5, routed)           0.559    11.158    u1_n_6
    SLICE_X60Y22         FDRE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.504    14.845    basys_clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  seg_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDRE (Setup_fdre_C_D)       -0.045    15.025    seg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -11.158    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 u1/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/y_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.618ns (43.334%)  route 3.423ns (56.666%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.553     5.074    u1/basys_clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  u1/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  u1/y_pos_reg[0]/Q
                         net (fo=6, routed)           1.342     6.872    u1/y_pos[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.996 r  u1/y_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     6.996    u1/y_pos[3]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.528 r  u1/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.537    u1/y_pos_reg[3]_i_3_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.850 r  u1/y_pos_reg[7]_i_3/O[3]
                         net (fo=3, routed)           1.168     9.018    u1/plusOp10[7]
    SLICE_X48Y27         LUT2 (Prop_lut2_I0_O)        0.306     9.324 r  u1/y_pos[11]_i_14/O
                         net (fo=1, routed)           0.000     9.324    u1/y_pos[11]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.725 r  u1/y_pos_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.725    u1/y_pos_reg[11]_i_4_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.882 f  u1/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.904    10.787    u1/y_pos_reg[11]_i_2_n_2
    SLICE_X51Y26         LUT5 (Prop_lut5_I4_O)        0.329    11.116 r  u1/y_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    11.116    u1/y_pos[3]_i_1_n_0
    SLICE_X51Y26         FDRE                                         r  u1/y_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.437    14.778    u1/basys_clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  u1/y_pos_reg[3]/C
                         clock pessimism              0.296    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X51Y26         FDRE (Setup_fdre_C_D)        0.031    15.070    u1/y_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 u1/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/y_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 2.618ns (43.149%)  route 3.449ns (56.852%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.553     5.074    u1/basys_clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  u1/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  u1/y_pos_reg[0]/Q
                         net (fo=6, routed)           1.342     6.872    u1/y_pos[0]
    SLICE_X48Y24         LUT3 (Prop_lut3_I0_O)        0.124     6.996 r  u1/y_pos[3]_i_11/O
                         net (fo=1, routed)           0.000     6.996    u1/y_pos[3]_i_11_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.528 r  u1/y_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.009     7.537    u1/y_pos_reg[3]_i_3_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.850 r  u1/y_pos_reg[7]_i_3/O[3]
                         net (fo=3, routed)           1.168     9.018    u1/plusOp10[7]
    SLICE_X48Y27         LUT2 (Prop_lut2_I0_O)        0.306     9.324 r  u1/y_pos[11]_i_14/O
                         net (fo=1, routed)           0.000     9.324    u1/y_pos[11]_i_14_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.725 r  u1/y_pos_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.725    u1/y_pos_reg[11]_i_4_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.882 r  u1/y_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.930    10.813    u1/y_pos_reg[11]_i_2_n_2
    SLICE_X50Y26         LUT5 (Prop_lut5_I3_O)        0.329    11.142 r  u1/y_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    11.142    u1/y_pos[7]_i_1_n_0
    SLICE_X50Y26         FDRE                                         r  u1/y_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clk (IN)
                         net (fo=0)                   0.000    10.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         1.437    14.778    u1/basys_clk_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  u1/y_pos_reg[7]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X50Y26         FDRE (Setup_fdre_C_D)        0.079    15.096    u1/y_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  3.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.861%)  route 0.088ns (32.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.551     1.434    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[9]/Q
                         net (fo=5, routed)           0.088     1.663    u1/Inst_Ps2Interface/delay_63clk_counter_enable
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.708 r  u1/Inst_Ps2Interface/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.708    u1/Inst_Ps2Interface/ps2_clk_h_inv_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  u1/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.817     1.944    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  u1/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.497     1.447    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.091     1.538    u1/Inst_Ps2Interface/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/delay_63clk_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.209ns (39.818%)  route 0.316ns (60.182%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.552     1.435    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  u1/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  u1/Inst_Ps2Interface/delay_63clk_count_reg[5]/Q
                         net (fo=4, routed)           0.316     1.915    u1/Inst_Ps2Interface/delay_63clk_count_reg__0[5]
    SLICE_X36Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.960 r  u1/Inst_Ps2Interface/delay_63clk_done_i_1/O
                         net (fo=1, routed)           0.000     1.960    u1/Inst_Ps2Interface/delay_63clk_done_i_1_n_0
    SLICE_X36Y22         FDRE                                         r  u1/Inst_Ps2Interface/delay_63clk_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.819     1.946    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X36Y22         FDRE                                         r  u1/Inst_Ps2Interface/delay_63clk_done_reg/C
                         clock pessimism             -0.249     1.697    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.091     1.788    u1/Inst_Ps2Interface/delay_63clk_done_reg
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.368%)  route 0.123ns (46.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.551     1.434    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  u1/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  u1/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.123     1.698    u1/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X42Y23         FDRE                                         r  u1/Inst_Ps2Interface/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.818     1.945    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  u1/Inst_Ps2Interface/rx_data_reg[1]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.076     1.523    u1/Inst_Ps2Interface/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/delay_20us_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.701%)  route 0.126ns (40.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.554     1.437    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  u1/Inst_Ps2Interface/delay_20us_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  u1/Inst_Ps2Interface/delay_20us_count_reg[5]/Q
                         net (fo=7, routed)           0.126     1.704    u1/Inst_Ps2Interface/delay_20us_count_reg__0[5]
    SLICE_X42Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.749 r  u1/Inst_Ps2Interface/delay_20us_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.749    u1/Inst_Ps2Interface/plusOp__0[9]
    SLICE_X42Y20         FDRE                                         r  u1/Inst_Ps2Interface/delay_20us_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.822     1.949    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  u1/Inst_Ps2Interface/delay_20us_count_reg[9]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.121     1.571    u1/Inst_Ps2Interface/delay_20us_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/delay_20us_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.190ns (58.542%)  route 0.135ns (41.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.554     1.437    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  u1/Inst_Ps2Interface/delay_20us_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  u1/Inst_Ps2Interface/delay_20us_count_reg[5]/Q
                         net (fo=7, routed)           0.135     1.713    u1/Inst_Ps2Interface/delay_20us_count_reg__0[5]
    SLICE_X42Y20         LUT5 (Prop_lut5_I3_O)        0.049     1.762 r  u1/Inst_Ps2Interface/delay_20us_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.762    u1/Inst_Ps2Interface/plusOp__0[8]
    SLICE_X42Y20         FDRE                                         r  u1/Inst_Ps2Interface/delay_20us_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.822     1.949    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  u1/Inst_Ps2Interface/delay_20us_count_reg[8]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.131     1.581    u1/Inst_Ps2Interface/delay_20us_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/delay_20us_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.025%)  route 0.135ns (41.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.554     1.437    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X43Y20         FDRE                                         r  u1/Inst_Ps2Interface/delay_20us_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  u1/Inst_Ps2Interface/delay_20us_count_reg[5]/Q
                         net (fo=7, routed)           0.135     1.713    u1/Inst_Ps2Interface/delay_20us_count_reg__0[5]
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.045     1.758 r  u1/Inst_Ps2Interface/delay_20us_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.758    u1/Inst_Ps2Interface/plusOp__0[7]
    SLICE_X42Y20         FDRE                                         r  u1/Inst_Ps2Interface/delay_20us_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.822     1.949    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  u1/Inst_Ps2Interface/delay_20us_count_reg[7]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.121     1.571    u1/Inst_Ps2Interface/delay_20us_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u1/FSM_onehot_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_onehot_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.001%)  route 0.140ns (42.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.551     1.434    u1/basys_clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  u1/FSM_onehot_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  u1/FSM_onehot_state_reg[17]/Q
                         net (fo=3, routed)           0.140     1.715    u1/Inst_Ps2Interface/out[17]
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.760 r  u1/Inst_Ps2Interface/FSM_onehot_state[18]_i_1/O
                         net (fo=1, routed)           0.000     1.760    u1/Inst_Ps2Interface_n_39
    SLICE_X44Y23         FDRE                                         r  u1/FSM_onehot_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.819     1.946    u1/basys_clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  u1/FSM_onehot_state_reg[18]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X44Y23         FDRE (Hold_fdre_C_D)         0.092     1.560    u1/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u1/write_data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.551     1.434    u1/basys_clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  u1/write_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  u1/write_data_reg/Q
                         net (fo=2, routed)           0.069     1.631    u1/Inst_Ps2Interface/write_data_reg
    SLICE_X39Y23         LUT5 (Prop_lut5_I4_O)        0.099     1.730 r  u1/Inst_Ps2Interface/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.730    u1/Inst_Ps2Interface/FSM_onehot_state[6]_i_1_n_0
    SLICE_X39Y23         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.817     1.944    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  u1/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.091     1.525    u1/Inst_Ps2Interface/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/data_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.551     1.434    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  u1/Inst_Ps2Interface/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  u1/Inst_Ps2Interface/data_inter_reg/Q
                         net (fo=2, routed)           0.069     1.631    u1/Inst_Ps2Interface/data_inter
    SLICE_X33Y26         LUT4 (Prop_lut4_I1_O)        0.099     1.730 r  u1/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.730    u1/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X33Y26         FDRE                                         r  u1/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.817     1.944    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  u1/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.091     1.525    u1/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u1/Inst_Ps2Interface/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.557     1.440    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  u1/Inst_Ps2Interface/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  u1/Inst_Ps2Interface/clk_inter_reg/Q
                         net (fo=2, routed)           0.069     1.637    u1/Inst_Ps2Interface/clk_inter
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.099     1.736 r  u1/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.736    u1/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X41Y32         FDRE                                         r  u1/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clk (IN)
                         net (fo=0)                   0.000     0.000    basys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clk_IBUF_BUFG_inst/O
                         net (fo=284, routed)         0.825     1.952    u1/Inst_Ps2Interface/basys_clk_IBUF_BUFG
    SLICE_X41Y32         FDRE                                         r  u1/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.091     1.531    u1/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  basys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35   COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35   COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35   COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y35   COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y34   clk6p25m_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y23   u1/FSM_onehot_state_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y22   u1/FSM_onehot_state_reg[34]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y22   u1/FSM_onehot_state_reg[35]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y22   u1/FSM_onehot_state_reg[36]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   u1/periodic_check_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   u1/periodic_check_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   u1/periodic_check_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   u1/periodic_check_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   u1/periodic_check_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   u1/FSM_onehot_state_reg[33]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23   u1/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23   u1/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   u1/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y24   u1/FSM_onehot_state_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y35   COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y35   COUNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y35   COUNT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y35   COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   clk6p25m_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   u1/FSM_onehot_state_reg[33]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y22   u1/FSM_onehot_state_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   u1/FSM_onehot_state_reg[35]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y22   u1/FSM_onehot_state_reg[36]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y23   u1/FSM_onehot_state_reg[3]/C



