# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1070 3.2e-05 4096 0.067 10040 607232 1294.05 462.521 27283.3 13496.2 42537.8 42539.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1070 3.2e-05 4096 0.067 10040 608256 1295.48 453.757 32524.9 13500.9 47776.9 47778.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1070 3.2e-05 4096 0.067 10040 608000 1291.42 453.141 33847 13463.6 49057 49058.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1070 3.2e-05 4096 0.067 10040 606720 1296.57 454.278 31408.7 13501.2 46662.6 46664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1070 3.2e-05 4096 0.067 10040 608000 1296.75 453.915 31922.9 13464.7 47140.1 47141.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1070 3.2e-05 4096 0.067 10040 605696 1300.14 455.038 32422.2 13525.4 47704.5 47706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1070 3.2e-05 4096 0.067 10040 606720 1295.8 453.71 32789 13472.1 48012.5 48014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1070 3.2e-05 4096 0.067 10040 606208 1301.68 455.498 31693.2 13533.2 46985.4 46986.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1070 3.2e-05 4096 0.067 10040 605184 1311.24 458.628 31982 13625.4 47379.1 47380.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1070 3.2e-05 4096 0.067 10040 608000 1295.13 454.752 34318.7 13501.9 49572.4 49573.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1070 3.2e-05 4096 0.067 10040 602112 1426.08 492.136 39445.8 14613.4 55979.4 55981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1070 3.2e-05 4096 0.067 10050 607744 1292.91 453.165 27822.6 13490.4 43060.8 43062.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1070 3.2e-05 4096 0.067 10050 608000 1295.64 453.448 28068.8 13493.6 43313.3 43314.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1070 3.2e-05 4096 0.067 10050 608256 1292.66 453.284 28024.5 13462.6 43234.9 43236.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1070 3.2e-05 4096 0.067 10050 607488 1296.75 453.747 28499.8 13486.2 43738.3 43739.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1070 3.2e-05 4096 0.067 10050 607232 1293.46 453.383 28103.3 13505.4 43357.3 43358.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1070 3.2e-05 4096 0.067 10050 608256 1294.97 453.75 32927.6 13475.7 48153.8 48155.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1070 3.2e-05 4096 0.067 10050 608000 1291.36 453.172 32079.9 13473.1 47299.3 47300.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1070 3.2e-05 4096 0.067 10050 606720 1295.46 454.326 34031 13685.5 49468.2 49469.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1070 3.2e-05 4096 0.067 10050 608000 1295.61 453.911 33924.9 13473.8 49149.9 49151.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1070 3.2e-05 4096 0.067 10050 605696 1299.58 455.053 34043 13513.4 49312.9 49314.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1070 3.2e-05 4096 0.067 10050 606720 1295.26 453.674 33755.1 13459.1 48965 48966.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1070 3.2e-05 4096 0.067 10050 606208 1301.24 455.493 32281.7 13543.7 47584 47585.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1070 3.2e-05 4096 0.067 10050 605184 1310.37 458.57 37201.6 13600.6 52573 52574.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1070 3.2e-05 4096 0.067 10050 608000 1294.73 454.763 37926.3 13502.8 53180.4 53181.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1070 3.2e-05 4096 0.067 10050 602112 1426.24 492.11 34169.3 14585.2 50674.8 50676.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1070 3.2e-05 4096 0.067 10040 607232 1297.19 454.19 26155.7 13521.7 41430.5 41431.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1070 3.2e-05 4096 0.067 10040 607360 1300.81 454.696 29413.2 13491.9 44662.4 44663.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1070 3.2e-05 4096 0.067 10040 607488 1299.33 454.805 27367.6 13535.1 42658.6 42660.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1070 3.2e-05 4096 0.067 10040 606592 1304.16 455.495 27731.4 13527.9 43020.8 43022.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1070 3.2e-05 4096 0.067 10040 606208 1301.22 455.48 27056 13560.8 42375.3 42376.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1070 3.2e-05 4096 0.067 10040 607104 1303.85 456.19 34352.6 13652.2 49766.7 49768.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1070 3.2e-05 4096 0.067 10040 605952 1310.14 457.695 23772 13605.3 39146.9 39148.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1070 3.2e-05 4096 0.067 10040 606720 1301.21 455.835 33280.9 13694.3 48734.2 48735.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1070 3.2e-05 4096 0.067 10040 606720 1299.72 455.607 23126.5 13666.2 38549.9 38551.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1070 3.2e-05 4096 0.067 10040 606720 1295.77 454.343 31266.4 13503.7 46522.1 46523.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1070 3.2e-05 4096 0.067 10040 605184 1310.4 458.698 22116.4 13612.5 37499.8 37501.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1070 3.2e-05 4096 0.067 10040 606400 1306.49 456.829 32423.9 13567 47756.1 47757.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1070 3.2e-05 4096 0.067 10040 604800 1425.89 492.533 22688.9 14599.9 39209.2 39210.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1070 3.2e-05 4096 0.067 10040 605696 1299.22 454.947 40997.9 13513 56266.9 56268.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1070 3.2e-05 4096 0.067 10040 602112 1313.7 457.642 26908.9 13649.4 42331.5 42333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1070 3.2e-05 4096 0.067 10040 604800 1310.09 464.472 39437.4 13575.9 54789.6 54791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1070 3.2e-05 4096 0.067 10040 602880 1432.11 493.221 26599.2 14675.8 43202.3 43204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1070 3.2e-05 4096 0.067 10040 606208 1300.71 455.494 38528 13544.3 53830.4 53831.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1070 3.2e-05 4096 0.067 10040 602112 1426.11 492.103 25688.4 14668.4 42276.9 42278.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1070 3.2e-05 4096 0.067 10040 605184 1310.35 458.64 33670 13609.1 49049.9 49051.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1070 3.2e-05 4096 0.067 10040 602112 1546.73 528.892 23325.3 15699.3 41102.4 41104.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1070 3.2e-05 4096 0.067 10040 604800 1429.46 492.445 34580.2 14684 51188.2 51189.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1070 3.2e-05 4096 0.067 10040 601600 1444.38 498.762 24864 14793.4 41602.6 41604.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1070 3.2e-05 4096 0.067 10056 608256 1289.21 452.426 25974.6 13446.3 41164.3 41165.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1070 3.2e-05 4096 0.067 10056 608000 1294.89 453.533 27340.4 13484.6 42575.2 42576.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1070 3.2e-05 4096 0.067 10056 608256 1292.02 453.365 26958 13485.7 42190.9 42192.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1070 3.2e-05 4096 0.067 10056 606720 1295.99 454.35 17367.3 13515.9 32635.4 32636.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1070 3.2e-05 4096 0.067 10056 607488 1295.09 453.729 31214.3 13510.8 46475.8 46477.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1070 3.2e-05 4096 0.067 10056 605696 1299.56 455.038 19610.3 13532.8 34899.6 34901.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1070 3.2e-05 4096 0.067 10056 607232 1292.54 453.447 29069.7 13470.4 44287.8 44289.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1070 3.2e-05 4096 0.067 10056 606208 1300.87 455.502 18614.6 13537.6 33910.3 33911.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1070 3.2e-05 4096 0.067 10056 608256 1294.38 453.764 33136 13475.1 48361.1 48362.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1070 3.2e-05 4096 0.067 10056 608256 1291.5 453.556 23160.3 13489.1 38396.3 38397.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1070 3.2e-05 4096 0.067 10056 608000 1290.8 453.246 31514.5 13462.7 46723 46724.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1070 3.2e-05 4096 0.067 10056 606720 1300.49 456.373 22381.3 13566.1 37706 37707.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1070 3.2e-05 4096 0.067 10056 606720 1295.29 454.241 39831.8 13531.3 55114.4 55115.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1070 3.2e-05 4096 0.067 10056 605184 1310.29 458.601 25762.8 13601.1 41134.7 41136.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1070 3.2e-05 4096 0.067 10056 608000 1295.23 453.982 39442.2 13482.2 54675.4 54676.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1070 3.2e-05 4096 0.067 10056 608000 1294.68 454.72 26765.9 13469.5 41986.6 41988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1070 3.2e-05 4096 0.067 10056 605696 1299.22 454.991 38649.5 13524 53929.4 53930.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1070 3.2e-05 4096 0.067 10056 602112 1419.31 490.689 25293.9 14567.9 41773.8 41775.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1070 3.2e-05 4096 0.067 10056 606720 1296.98 457.308 37267 13490.3 52532.4 52534.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1070 3.2e-05 4096 0.067 10056 606720 1292.33 454.26 24046.1 13478.1 39272.7 39274.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1070 3.2e-05 4096 0.067 10056 606208 1300.66 455.481 35634.6 13543.3 50935.8 50937.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1070 3.2e-05 4096 0.067 10056 602112 1426.09 492.153 24121.2 14603.6 40645 40646.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1070 3.2e-05 4096 0.067 10050 607232 1296.52 454.178 29237 13502 44491.4 44492.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1070 3.2e-05 4096 0.067 10050 606720 1305.18 456.133 26213.9 13542.1 41519.1 41520.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1070 3.2e-05 4096 0.067 10050 606720 1301.8 455.789 16911.3 13619.7 32290.4 32292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1070 3.2e-05 4096 0.067 10050 607488 1299.2 454.903 28022 13623.6 43401.5 43403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1070 3.2e-05 4096 0.067 10050 606720 1295.89 454.314 18089.4 13531.8 33373.1 33374.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1070 3.2e-05 4096 0.067 10050 606592 1302.77 455.52 29943.4 13544.9 45248.4 45249.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1070 3.2e-05 4096 0.067 10050 605696 1299.36 454.958 18843.4 13637.7 34237.3 34238.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1070 3.2e-05 4096 0.067 10050 606208 1300.14 455.442 30295.3 13561 45613.8 45615.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1070 3.2e-05 4096 0.067 10050 606208 1300.94 455.528 19454.2 13563.3 34775.8 34777.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1070 3.2e-05 4096 0.067 10050 607104 1303.74 456.167 33185.4 13526.5 48473.6 48475.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1070 3.2e-05 4096 0.067 10050 605952 1310.28 457.771 23631.8 13631.8 39033.4 39034.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1070 3.2e-05 4096 0.067 10050 606720 1301.11 455.843 32092.1 13530 47380.9 47382.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1070 3.2e-05 4096 0.067 10050 606720 1299.61 455.574 22441.8 13535.2 37733.9 37735.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1070 3.2e-05 4096 0.067 10050 606720 1295.3 454.326 38866.3 13502.5 54120.3 54121.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1070 3.2e-05 4096 0.067 10050 605184 1310.25 458.666 26075.1 13605.6 41451.5 41452.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1070 3.2e-05 4096 0.067 10050 606400 1306.23 456.835 39095.7 13551.8 54412.4 54413.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1070 3.2e-05 4096 0.067 10050 604800 1425.96 492.628 26121.7 14608.3 42650.6 42652.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1070 3.2e-05 4096 0.067 10050 605696 1299.21 454.973 37636.4 13543.1 52935.4 52936.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1070 3.2e-05 4096 0.067 10050 602112 1313.43 457.635 24482.5 13603.3 39858.8 39860.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1070 3.2e-05 4096 0.067 10050 604800 1309.87 457.332 36300.4 13574.7 51644.2 51645.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1070 3.2e-05 4096 0.067 10050 602880 1428.33 493.262 24170.3 14622.3 40716.2 40717.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1070 3.2e-05 4096 0.067 10050 606208 1300.61 455.458 34925.8 13566.7 50250.4 50251.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1070 3.2e-05 4096 0.067 10050 602112 1426.21 492.111 24831.8 14595.4 41347.5 41349.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1070 3.2e-05 4096 0.067 10048 607232 1296.84 454.15 25561.1 13517.7 40831.7 40833.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1070 3.2e-05 4096 0.067 10048 606208 1300.7 455.489 16425.6 13529.9 31713.5 31715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1070 3.2e-05 4096 0.067 10048 607360 1300.85 454.67 26187.7 13521 41466 41467.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1070 3.2e-05 4096 0.067 10048 606720 1315.43 455.913 16845.3 13594.1 32212.6 32214.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1070 3.2e-05 4096 0.067 10048 607488 1298.33 454.932 28341.6 13522 43618.8 43620.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1070 3.2e-05 4096 0.067 10048 606720 1295.52 454.365 18038.2 13526.7 33316.6 33318.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1070 3.2e-05 4096 0.067 10048 606592 1305.04 461.315 27699.6 13858 43329 43356.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1070 3.2e-05 4096 0.067 10048 605696 1299.39 454.981 17770.2 13533.7 33060 33061.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1070 3.2e-05 4096 0.067 10048 604800 1308.12 457.57 14589.7 13595.7 29952.9 29954.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1070 3.2e-05 4096 0.067 10048 606208 1300.45 455.45 27242.6 13547.6 42547.9 42549.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1070 3.2e-05 4096 0.067 10048 606208 1301.12 455.517 17763.1 13552.5 33074.1 33075.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1070 3.2e-05 4096 0.067 10048 605184 1310.4 458.637 14704.9 13608.5 30084.2 30085.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1070 3.2e-05 4096 0.067 10048 607104 1303.41 456.149 39900.8 13544.5 55206.7 55208.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1070 3.2e-05 4096 0.067 10048 605952 1310.18 457.767 25766.6 13623.1 41159.5 41160.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1070 3.2e-05 4096 0.067 10048 601344 1322.77 460.398 20938.7 13681 36404.6 36406.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1070 3.2e-05 4096 0.067 10048 606720 1301.08 455.899 37516.5 13562.8 52838.1 52839.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1070 3.2e-05 4096 0.067 10048 606720 1299.72 455.596 25258.1 13553.6 40568.8 40570.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1070 3.2e-05 4096 0.067 10048 602880 1428.08 493.243 21130.8 14653.2 37707.3 37708.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1070 3.2e-05 4096 0.067 10048 606720 1295.35 454.34 35309.8 13503.5 50564.9 50566.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1070 3.2e-05 4096 0.067 10048 605184 1310.29 458.54 22984.5 13589.5 38344.7 38346.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1070 3.2e-05 4096 0.067 10048 603648 1309.44 458.185 19845.6 13614.2 35229.2 35230.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1070 3.2e-05 4096 0.067 10048 606400 1306.32 456.743 34869.2 13599.1 50233.2 50234.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1070 3.2e-05 4096 0.067 10048 604800 1425.92 492.507 24518.6 14635.5 41074.5 41076.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1070 3.2e-05 4096 0.067 10048 600000 1438.83 495.761 20095 14747.9 36779.5 36781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1070 3.2e-05 4096 0.067 10048 605696 1299.26 454.938 34081.6 13509.9 49347.5 49349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1070 3.2e-05 4096 0.067 10048 602112 1313.59 457.651 23702.1 13624.1 39099.3 39100.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1070 3.2e-05 4096 0.067 10048 602112 1431.98 494.384 19455.8 14693.1 36077.3 36078.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1070 3.2e-05 4096 0.067 10048 604800 1309.97 457.32 33553.3 13594.9 48917.4 48918.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1070 3.2e-05 4096 0.067 10048 602880 1428.26 493.288 23641.2 14708.8 40273.5 40275.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1070 3.2e-05 4096 0.067 10048 599040 1444.92 497.328 19749.8 14752.3 36446.3 36447.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1070 3.2e-05 4096 0.067 10048 606208 1300.84 455.512 33416.1 13553.3 48727.6 48729.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1070 3.2e-05 4096 0.067 10048 602112 1426.17 492.089 22515.2 14587.6 39023 39024.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1070 3.2e-05 4096 0.067 10048 602112 1546.51 528.867 20672.9 15716.1 38466.5 38468.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1070 3.2e-05 4096 0.067 10040 607232 1296.41 454.174 25986.1 13524.3 41262.8 41264.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1070 3.2e-05 4096 0.067 10040 606208 1300.32 455.453 16691.5 13547.6 31996.6 31998.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1070 3.2e-05 4096 0.067 10040 607360 1299.69 454.664 29707.5 13513.5 44977.2 44978.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1070 3.2e-05 4096 0.067 10040 606720 1301.15 455.945 18770.6 13571.3 34100.8 34102.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1070 3.2e-05 4096 0.067 10040 604800 1310.11 457.264 15260.6 13573.1 30602.9 30604.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1070 3.2e-05 4096 0.067 10040 607488 1298.37 454.9 27233.7 13521.1 42509.9 42511.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1070 3.2e-05 4096 0.067 10040 606720 1295.56 454.371 17737 13519.3 33008.1 33009.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1070 3.2e-05 4096 0.067 10040 605952 1310.37 457.813 14577.3 13635.8 29983 29984.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1070 3.2e-05 4096 0.067 10040 606592 1302.42 455.533 38543.2 13539.5 53842.5 53843.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1070 3.2e-05 4096 0.067 10040 605696 1299.14 455.012 24304.8 13549.9 39610.7 39612.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1070 3.2e-05 4096 0.067 10040 604800 1307.91 457.535 19777.7 13572 35117.1 35118.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1070 3.2e-05 4096 0.067 10040 606208 1299.64 455.436 35587.2 13567.8 50915.4 50916.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1070 3.2e-05 4096 0.067 10040 606208 1300.73 455.511 21960 13533.7 37251.7 37253.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1070 3.2e-05 4096 0.067 10040 605184 1310.26 458.645 18023.1 13601.7 33395.6 33397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1070 3.2e-05 4096 0.067 10040 607104 1303.36 456.137 36922.1 13527.8 52211.2 52212.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1070 3.2e-05 4096 0.067 10040 605952 1310.32 457.717 23914.5 13644.2 39328.5 39330
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1070 3.2e-05 4096 0.067 10040 601344 1322.72 460.387 21015.1 13652.4 36452.3 36453.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1070 3.2e-05 4096 0.067 10040 603648 1309.49 458.198 18891.2 13587.3 34248 34249.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1070 3.2e-05 4096 0.067 10040 606720 1301.17 455.825 34657.2 13531.8 49947.8 49949.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1070 3.2e-05 4096 0.067 10040 606720 1299.71 455.617 23770.4 13536.5 39064.1 39065.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1070 3.2e-05 4096 0.067 10040 602880 1428.21 493.238 19767.6 14644.3 36335.3 36336.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1070 3.2e-05 4096 0.067 10040 604160 1302.14 455.943 19894.7 13562.7 35217.3 35218.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1070 3.2e-05 4096 0.067 10040 606720 1295.05 454.329 33035.4 13533 48319.6 48321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1070 3.2e-05 4096 0.067 10040 605184 1310.32 458.586 23295.1 13588.3 38654.2 38655.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1070 3.2e-05 4096 0.067 10040 603648 1309.61 458.167 19147.7 13589.6 34506.9 34508.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1070 3.2e-05 4096 0.067 10040 602112 1546.54 528.841 17886.4 15678.7 35642.6 35644.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1070 3.2e-05 4096 0.067 10040 606400 1306.35 456.743 33957.6 13569.7 49292.3 49293.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1070 3.2e-05 4096 0.067 10040 604800 1425.76 492.485 23008.7 14600.6 39529.5 39531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1070 3.2e-05 4096 0.067 10040 600000 1438.69 495.775 20463.4 14689.9 37089.7 37091.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1070 3.2e-05 4096 0.067 10040 601600 1444.2 498.715 18291.7 14802.4 35038.9 35040.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1070 3.2e-05 4096 0.067 10080 607744 1291.23 453.374 28184.1 13504.2 43434.7 43436.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1070 3.2e-05 4096 0.067 10080 607232 1292.01 453.413 17982 13505.9 33235.1 33236.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1070 3.2e-05 4096 0.067 10080 606720 1295.19 454.326 14865 13522.3 30138.6 30140
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1070 3.2e-05 4096 0.067 10080 608000 1295.36 453.848 27312.9 13476.6 42540.6 42542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1070 3.2e-05 4096 0.067 10080 608000 1291.45 453.895 17814.2 13461.8 33023.2 33024.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1070 3.2e-05 4096 0.067 10080 606720 1294.72 453.717 14512.5 13475.3 29737.9 29739.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1070 3.2e-05 4096 0.067 10080 608256 1290.75 453.452 37678.9 13458.4 52883.4 52885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1070 3.2e-05 4096 0.067 10080 606720 1295.08 454.318 23712.3 13499.4 38963 38964.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1070 3.2e-05 4096 0.067 10080 608256 1292.03 454.346 19251.3 13474.7 34474.1 34475.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1070 3.2e-05 4096 0.067 10080 605184 1310.29 458.597 16182.4 13620.9 31574 31575.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1070 3.2e-05 4096 0.067 10080 607488 1294.72 453.708 34711.5 13498 49959.7 49961.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1070 3.2e-05 4096 0.067 10080 605696 1298.93 455.351 22017.4 13545.5 37319 37320.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1070 3.2e-05 4096 0.067 10080 604800 1307.93 457.539 18094.5 13589 33450.7 33452.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1070 3.2e-05 4096 0.067 10080 602112 1419.48 490.643 16280.8 14561.2 32754.2 32755.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1070 3.2e-05 4096 0.067 10080 607232 1291.79 453.452 33007.3 13482.6 48237 48238.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1070 3.2e-05 4096 0.067 10080 606208 1300.62 455.442 21121.7 13530.7 36410.2 36411.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1070 3.2e-05 4096 0.067 10080 605184 1310.26 458.609 17410.2 13590.2 32771.1 32772.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1070 3.2e-05 4096 0.067 10080 602112 1425.92 492.138 15248.5 14603.4 31771.8 31773.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1070 3.2e-05 4096 0.067 10080 608256 1293.42 454.199 33697.3 13581.1 49027.8 49029.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1070 3.2e-05 4096 0.067 10080 608256 1292.07 454.347 23251.7 13511.6 38511.6 38513.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1070 3.2e-05 4096 0.067 10080 604800 1294.42 453.767 19607.3 13461.9 34819.2 34820.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1070 3.2e-05 4096 0.067 10080 603648 1309.58 458.161 19619.2 13617.8 35006.5 35007.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1070 3.2e-05 4096 0.067 10080 608000 1291.52 453.848 33354.2 13476.5 48577.9 48579.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1070 3.2e-05 4096 0.067 10080 606720 1300.47 456.322 23619.9 13549.1 38927.6 38929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1070 3.2e-05 4096 0.067 10080 606720 1292.24 454.194 19537.5 13497.4 34783.3 34784.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1070 3.2e-05 4096 0.067 10080 604160 1302.04 455.877 18022.9 13552.7 33335.4 33336.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1070 3.2e-05 4096 0.067 10050 605696 1306.93 456.927 29328.3 13603.1 44697.1 44698.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1070 3.2e-05 4096 0.067 10050 605184 1309.7 457.185 18606.6 13580.2 33955.5 33956.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1070 3.2e-05 4096 0.067 10050 605184 1306.7 457.073 15212.9 13587.1 30565.5 30567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1070 3.2e-05 4096 0.067 10050 605440 1316.08 458.218 27217.1 13611.6 42604.8 42606.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1070 3.2e-05 4096 0.067 10050 605440 1312.64 457.935 17477.9 13613 32863.4 32864.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1070 3.2e-05 4096 0.067 10050 602880 1326.56 461.169 14480.6 13695.8 29966 29967.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1070 3.2e-05 4096 0.067 10050 604160 1320.2 460.076 12545.7 13723.6 28051.4 28052.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1070 3.2e-05 4096 0.067 10050 605952 1309.7 457.498 36867.3 13595 52231.4 52232.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1070 3.2e-05 4096 0.067 10050 605184 1306.73 456.976 22938 13622.7 38326.3 38327.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1070 3.2e-05 4096 0.067 10050 605952 1310.39 457.764 18806.7 13603.8 34180.5 34182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1070 3.2e-05 4096 0.067 10050 605184 1310.39 458.649 15993.7 13607.2 31371.8 31373.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1070 3.2e-05 4096 0.067 10050 604800 1318.39 458.695 33727.1 13622.3 49128.4 49129.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1070 3.2e-05 4096 0.067 10050 603904 1314.98 458.188 21501.5 13609.9 36886.5 36887.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1070 3.2e-05 4096 0.067 10050 602112 1432.94 494.508 17576.3 14667.8 34173.4 34175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1070 3.2e-05 4096 0.067 10050 602112 1313.63 457.596 15881.5 13628.6 31283.2 31284.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1070 3.2e-05 4096 0.067 10050 605184 1309.59 457.184 32859.2 13657.7 48285.4 48286.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1070 3.2e-05 4096 0.067 10050 604160 1318.45 459.831 21350.2 13641.7 36772.1 36773.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1070 3.2e-05 4096 0.067 10050 605184 1310.33 458.6 17816.9 13608 33195.5 33196.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1070 3.2e-05 4096 0.067 10050 602112 1426.04 492.107 15487.8 14617.5 32025.3 32026.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1070 3.2e-05 4096 0.067 10050 605952 1312.68 457.909 34669.2 13605.9 50047.4 50048.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1070 3.2e-05 4096 0.067 10050 605952 1310.26 457.78 24676.2 13612.3 40058.3 40059.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1070 3.2e-05 4096 0.067 10050 601344 1322.74 460.362 20209.4 13668.1 35662.4 35663.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1070 3.2e-05 4096 0.067 10050 603648 1309.62 458.156 19087.4 13606.5 34463.5 34464.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1070 3.2e-05 4096 0.067 10050 599040 1444.78 497.3 17417.6 14762.2 34124 34125.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1070 3.2e-05 4096 0.067 10050 605440 1312.41 457.889 33474.5 13633 48879.7 48881.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1070 3.2e-05 4096 0.067 10050 604160 1320.08 460.083 22909.6 13733.3 38425 38426.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1070 3.2e-05 4096 0.067 10050 602880 1428.36 493.3 19790.7 14634 36348.4 36350
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1070 3.2e-05 4096 0.067 10050 599040 1442.56 497.661 17909.2 14816.7 34668.2 34669.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1070 3.2e-05 4096 0.067 10050 601600 1444.14 498.757 17362.1 14826 34132.9 34134.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1070 3.2e-05 4096 0.067 10080 605696 1308.75 457.164 27088.6 13628.1 42484.5 42486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1070 3.2e-05 4096 0.067 10080 605184 1309.39 457.187 17636.1 13596 33000.5 33001.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1070 3.2e-05 4096 0.067 10080 605184 1306.76 456.983 14286 13616.4 29667.9 29669.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1070 3.2e-05 4096 0.067 10080 604160 1318.71 459.776 12380.3 13674 27834.6 27836.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1070 3.2e-05 4096 0.067 10080 606080 1309.92 457.353 36988.1 13575.7 52333 52334.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1070 3.2e-05 4096 0.067 10080 605440 1311.15 458.353 23025.8 13613.3 38410.5 38412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1070 3.2e-05 4096 0.067 10080 604800 1310 457.24 18819.5 13589.5 34178.1 34179.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1070 3.2e-05 4096 0.067 10080 604160 1425.81 492.97 15912.5 14623.6 32456.8 32458.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1070 3.2e-05 4096 0.067 10080 605952 1308.53 457.488 33972.7 13588 49328.5 49329.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1070 3.2e-05 4096 0.067 10080 605184 1306.8 457.056 21311.9 13595.5 36673.1 36674.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1070 3.2e-05 4096 0.067 10080 605952 1311.52 459.201 17605.6 13593.4 32971.6 32973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1070 3.2e-05 4096 0.067 10080 605184 1310.27 458.643 15880.4 13615.9 31267.1 31268.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1070 3.2e-05 4096 0.067 10080 602880 1428.2 493.282 13663 14654.6 30241 30242.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1070 3.2e-05 4096 0.067 10080 605696 1309.37 456.987 32463.5 13588.8 47820.5 47822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1070 3.2e-05 4096 0.067 10080 603904 1312.72 459.195 20547.9 13608.4 35930 35931.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1070 3.2e-05 4096 0.067 10080 604800 1307.9 457.476 17356.9 13593.3 32717.3 32718.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1070 3.2e-05 4096 0.067 10080 602112 1419.49 490.715 15133.3 14580.9 31626.3 31627.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1070 3.2e-05 4096 0.067 10080 604800 1416.28 490.263 13446.5 14511.5 29866.6 29868.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1070 3.2e-05 4096 0.067 10080 605184 1309.42 457.211 29919 13596.3 45283.7 45285.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1070 3.2e-05 4096 0.067 10080 604160 1318.36 459.795 20086.2 13642.2 35508.4 35509.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1070 3.2e-05 4096 0.067 10080 605184 1310.26 458.634 16711.5 13607.2 32089.4 32090.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1070 3.2e-05 4096 0.067 10080 602112 1426.04 492.081 14991.6 14615.6 31527.2 31528.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1070 3.2e-05 4096 0.067 10080 599040 1442.65 497.626 13620 14783 30345.2 30346.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1070 3.2e-05 4096 0.067 10048 604160 1320.75 459.802 26534.5 13663.6 41980.5 41981.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1070 3.2e-05 4096 0.067 10048 603136 1325.33 461.478 17003.1 13712.6 32504.4 32505.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1070 3.2e-05 4096 0.067 10048 603648 1319.32 460.327 14023.9 13698.4 29503.8 29505.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1070 3.2e-05 4096 0.067 10048 602112 1435.48 495.362 12100 14722.4 28755.2 28756.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1070 3.2e-05 4096 0.067 10048 604160 1324.82 460.603 35522.5 13675.5 50985.2 50986.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1070 3.2e-05 4096 0.067 10048 604160 1322.46 460.305 21593.4 13679.8 37057.7 37059.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1070 3.2e-05 4096 0.067 10048 602880 1326.43 461.186 17885.5 13676.8 33351.7 33353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1070 3.2e-05 4096 0.067 10048 604160 1319.95 460.008 15375.4 13692.9 30850.1 30851.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1070 3.2e-05 4096 0.067 10048 601600 1448.16 499.03 14035.6 14794.6 30779.4 30781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1070 3.2e-05 4096 0.067 10048 604416 1322.76 460.765 32706.8 13698.3 48190.4 48191.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1070 3.2e-05 4096 0.067 10048 603648 1319.31 460.361 20440.6 13680.8 35902.9 35904.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1070 3.2e-05 4096 0.067 10048 603648 1326.91 462.62 16865.9 13727.7 32384.9 32386.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1070 3.2e-05 4096 0.067 10048 602112 1436.81 495.818 14884.8 14733.2 31552.6 31554.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1070 3.2e-05 4096 0.067 10048 602880 1428.11 493.241 13121.8 14635.6 29680.7 29682.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1070 3.2e-05 4096 0.067 10048 603904 1324.51 460.352 30729.7 13677.9 46194.3 46195.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1070 3.2e-05 4096 0.067 10048 602112 1326.4 461.931 19542.4 13746.4 35078.9 35080.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1070 3.2e-05 4096 0.067 10048 602112 1433.15 494.567 16553.2 14686.9 33169.8 33171.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1070 3.2e-05 4096 0.067 10048 598528 1439.45 496.493 14370.8 14793.6 31102.3 31103.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1070 3.2e-05 4096 0.067 10048 600320 1445.51 497.761 12817.2 14788.1 29550.5 29552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1070 3.2e-05 4096 0.067 10048 603136 1325.11 461.476 29634.1 13695.6 45118.1 45119.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1070 3.2e-05 4096 0.067 10048 602112 1435.19 495.293 19479.8 14708.4 36120.6 36122.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1070 3.2e-05 4096 0.067 10048 602112 1436.75 495.879 16077.1 14714.2 32725.9 32727.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1070 3.2e-05 4096 0.067 10048 598016 1558.2 532.769 14464.3 15813.1 32370.6 32372.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1070 3.2e-05 4096 0.067 10048 599040 1442.65 497.619 13261.4 14789 29992.8 29994.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1070 3.2e-05 4096 0.067 10048 602112 1546.65 528.897 12407.5 15701.3 30186.5 30188.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1070 3.2e-05 4096 0.067 10112 604672 1319.54 460.187 26536.3 13663.3 41981.2 41982.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1070 3.2e-05 4096 0.067 10112 604160 1319.71 460.573 29550.9 13678.8 45011.8 45013.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1070 3.2e-05 4096 0.067 10112 603136 1427.82 492.883 19116.2 14669.7 35708.6 35710.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1070 3.2e-05 4096 0.067 10112 603648 1319.38 460.387 15618.6 13696.8 31097 31098.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1070 3.2e-05 4096 0.067 10112 602112 1435.51 495.385 13931.1 14721.7 30585.7 30587.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1070 3.2e-05 4096 0.067 10112 604160 1426.08 492.986 12809.4 14647.5 29377.9 29379.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1070 3.2e-05 4096 0.067 10112 602112 1436.92 495.881 11818.2 14745 28498 28499.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1070 3.2e-05 4096 0.067 10112 598528 1443.53 498.366 11006.7 14771.3 27721.8 27723.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1070 3.2e-05 4096 0.067 10112 598016 1558.36 532.781 10487.1 15790.1 28370.4 28372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1070 3.2e-05 4096 0.067 10080 602112 1419.54 490.662 10251.8 14575.6 26739.6 26741.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1070 3.2e-05 4096 0.067 10048 598528 1439.3 496.453 9959.41 14823.1 26720.2 26721.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1070 3.2e-05 4096 0.067 10050 600320 1556.88 531.817 10254.7 15756.8 28102.4 28104.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1070 3.2e-05 4096 0.067 10080 604800 1416.19 490.256 10302.4 14521.9 26732.8 26734.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1070 3.2e-05 4096 0.067 10048 606208 1301.36 455.508 11855 13543.9 27157.6 27159.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1070 3.2e-05 4096 0.067 10048 599040 1425.03 492.302 17714.2 14643.5 34277 34278.5
