\hypertarget{struct_t_p_i_u___mem_map}{}\section{T\+P\+I\+U\+\_\+\+Mem\+Map Struct Reference}
\label{struct_t_p_i_u___mem_map}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a3570cf26e2ddc1d5700776743b0506e3}{S\+S\+P\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a9f8c3b9dcdcb9d2677b661fe2f8a5489}{C\+S\+P\+S\+R}
\item 
\hypertarget{struct_t_p_i_u___mem_map_a7f1e970de71aa3def6bdd4ff5ca6e0fc}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}\label{struct_t_p_i_u___mem_map_a7f1e970de71aa3def6bdd4ff5ca6e0fc}

\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a007e503f472f605b40c6f7425e4bdf77}{A\+C\+P\+R}
\item 
\hypertarget{struct_t_p_i_u___mem_map_a1f32f0c1a3bb1f5b84aab2aebb0f8c8c}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}220\mbox{]}\label{struct_t_p_i_u___mem_map_a1f32f0c1a3bb1f5b84aab2aebb0f8c8c}

\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a1b821d4f74563499ff569877ae672742}{S\+P\+P\+R}
\item 
\hypertarget{struct_t_p_i_u___mem_map_ae71bb17bd9d36839896cdc4132574344}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}524\mbox{]}\label{struct_t_p_i_u___mem_map_ae71bb17bd9d36839896cdc4132574344}

\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_ada0d6c32bb6a91e5edfcbbe7f37e6fd6}{F\+F\+S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a34d81bddad51a7dcdbf76548b3809d82}{F\+F\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a86904c5ac326d4cca551c4fb45a9f9ba}{F\+S\+C\+R}
\item 
\hypertarget{struct_t_p_i_u___mem_map_ad18d4a1b7a55cd48c435ffab34425cd2}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+3} \mbox{[}3036\mbox{]}\label{struct_t_p_i_u___mem_map_ad18d4a1b7a55cd48c435ffab34425cd2}

\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a267271b4e2d7ad48cba1614440c741fb}{T\+R\+I\+G\+G\+E\+R}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_abb1cb9e6415fb7a020856a400197b7bf}{F\+I\+F\+O\+D\+A\+T\+A0}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a1f6d13a29acd05c39533ebb6616cc67a}{I\+T\+A\+T\+B\+C\+T\+R2}
\item 
\hypertarget{struct_t_p_i_u___mem_map_a65a20e11a4607dc2dea6225c53dcabfd}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+4} \mbox{[}4\mbox{]}\label{struct_t_p_i_u___mem_map_a65a20e11a4607dc2dea6225c53dcabfd}

\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a1b09ee3aba38ca90fb73747e55d0f775}{I\+T\+A\+T\+B\+C\+T\+R0}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a49b8e093cff84e13fc33a98587395a39}{F\+I\+F\+O\+D\+A\+T\+A1}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_ac4619f833066fb015a2ff4679fd50fb5}{I\+T\+C\+T\+R\+L}
\item 
\hypertarget{struct_t_p_i_u___mem_map_a0aa85a9c5ed85a0099e24d99526186b3}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+5} \mbox{[}156\mbox{]}\label{struct_t_p_i_u___mem_map_a0aa85a9c5ed85a0099e24d99526186b3}

\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a70bd66aa2144dae3d99cda444fe4110d}{C\+L\+A\+I\+M\+S\+E\+T}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a01f1e255c3a45165fab0992c2db91029}{C\+L\+A\+I\+M\+C\+L\+R}
\item 
\hypertarget{struct_t_p_i_u___mem_map_a594cc6c2774df8a9d4575d7cb3657dd3}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+6} \mbox{[}32\mbox{]}\label{struct_t_p_i_u___mem_map_a594cc6c2774df8a9d4575d7cb3657dd3}

\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a31752201ff5297f2a82d228387b252c1}{D\+E\+V\+I\+D}
\item 
\hypertarget{struct_t_p_i_u___mem_map_a76b3719cc3c928e534a794be0a0351a1}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+7} \mbox{[}4\mbox{]}\label{struct_t_p_i_u___mem_map_a76b3719cc3c928e534a794be0a0351a1}

\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_ad70cfe6551cef4070f3f838a9a66c821}{P\+I\+D4}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a538891793ff7ccfae685d49a0603dc77}{P\+I\+D5}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a185d2c4d405ba5af792d84b79491b64c}{P\+I\+D6}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a1b71c0dea2679488ce2ba937ed68597a}{P\+I\+D7}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a8cf104c851fc40c954ff97ddff1d8d3b}{P\+I\+D0}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a2f7285e167ba972adc7d760671b6cd94}{P\+I\+D1}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a9c86b62f691869178b490b1641d83afe}{P\+I\+D2}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_abf0fc2738afe793c35be489ddee5c0e0}{P\+I\+D3}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a396bb8a0f5c7a9494f0cd0973e8a141d}{C\+I\+D0}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_afa92c6c4b400339e646d717e30b505b7}{C\+I\+D1}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_a3b613f265bf4b8c679e4da5f002eb4cd}{C\+I\+D2}
\item 
uint32\+\_\+t \hyperlink{struct_t_p_i_u___mem_map_ae113185bb92abeaaa996a345b28d33a8}{C\+I\+D4}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\+P\+I\+U -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_t_p_i_u___mem_map_a007e503f472f605b40c6f7425e4bdf77}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!A\+C\+P\+R@{A\+C\+P\+R}}
\index{A\+C\+P\+R@{A\+C\+P\+R}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{A\+C\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+A\+C\+P\+R}\label{struct_t_p_i_u___mem_map_a007e503f472f605b40c6f7425e4bdf77}
Asynchronous Clock Prescaler Register, offset\+: 0x10 \hypertarget{struct_t_p_i_u___mem_map_a396bb8a0f5c7a9494f0cd0973e8a141d}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!C\+I\+D0@{C\+I\+D0}}
\index{C\+I\+D0@{C\+I\+D0}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+C\+I\+D0}\label{struct_t_p_i_u___mem_map_a396bb8a0f5c7a9494f0cd0973e8a141d}
Component Identification Register 0., offset\+: 0x\+F\+F0 \hypertarget{struct_t_p_i_u___mem_map_afa92c6c4b400339e646d717e30b505b7}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!C\+I\+D1@{C\+I\+D1}}
\index{C\+I\+D1@{C\+I\+D1}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+C\+I\+D1}\label{struct_t_p_i_u___mem_map_afa92c6c4b400339e646d717e30b505b7}
Component Identification Register 1., offset\+: 0x\+F\+F4 \hypertarget{struct_t_p_i_u___mem_map_a3b613f265bf4b8c679e4da5f002eb4cd}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!C\+I\+D2@{C\+I\+D2}}
\index{C\+I\+D2@{C\+I\+D2}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+C\+I\+D2}\label{struct_t_p_i_u___mem_map_a3b613f265bf4b8c679e4da5f002eb4cd}
Component Identification Register 2., offset\+: 0x\+F\+F8 \hypertarget{struct_t_p_i_u___mem_map_ae113185bb92abeaaa996a345b28d33a8}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!C\+I\+D4@{C\+I\+D4}}
\index{C\+I\+D4@{C\+I\+D4}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+C\+I\+D4}\label{struct_t_p_i_u___mem_map_ae113185bb92abeaaa996a345b28d33a8}
Component Identification Register 3., offset\+: 0x\+F\+F\+C \hypertarget{struct_t_p_i_u___mem_map_a01f1e255c3a45165fab0992c2db91029}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!C\+L\+A\+I\+M\+C\+L\+R@{C\+L\+A\+I\+M\+C\+L\+R}}
\index{C\+L\+A\+I\+M\+C\+L\+R@{C\+L\+A\+I\+M\+C\+L\+R}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+A\+I\+M\+C\+L\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+C\+L\+A\+I\+M\+C\+L\+R}\label{struct_t_p_i_u___mem_map_a01f1e255c3a45165fab0992c2db91029}
Claim Tag Clear Register, offset\+: 0x\+F\+A4 \hypertarget{struct_t_p_i_u___mem_map_a70bd66aa2144dae3d99cda444fe4110d}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!C\+L\+A\+I\+M\+S\+E\+T@{C\+L\+A\+I\+M\+S\+E\+T}}
\index{C\+L\+A\+I\+M\+S\+E\+T@{C\+L\+A\+I\+M\+S\+E\+T}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+A\+I\+M\+S\+E\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+C\+L\+A\+I\+M\+S\+E\+T}\label{struct_t_p_i_u___mem_map_a70bd66aa2144dae3d99cda444fe4110d}
Claim Tag Set Register, offset\+: 0x\+F\+A0 \hypertarget{struct_t_p_i_u___mem_map_a9f8c3b9dcdcb9d2677b661fe2f8a5489}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!C\+S\+P\+S\+R@{C\+S\+P\+S\+R}}
\index{C\+S\+P\+S\+R@{C\+S\+P\+S\+R}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{C\+S\+P\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+C\+S\+P\+S\+R}\label{struct_t_p_i_u___mem_map_a9f8c3b9dcdcb9d2677b661fe2f8a5489}
Current Parallel Port Size Register, offset\+: 0x4 \hypertarget{struct_t_p_i_u___mem_map_a31752201ff5297f2a82d228387b252c1}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!D\+E\+V\+I\+D@{D\+E\+V\+I\+D}}
\index{D\+E\+V\+I\+D@{D\+E\+V\+I\+D}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{D\+E\+V\+I\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+D\+E\+V\+I\+D}\label{struct_t_p_i_u___mem_map_a31752201ff5297f2a82d228387b252c1}
T\+P\+I\+U\+\_\+\+D\+E\+V\+I\+D Register, offset\+: 0x\+F\+C8 \hypertarget{struct_t_p_i_u___mem_map_a34d81bddad51a7dcdbf76548b3809d82}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!F\+F\+C\+R@{F\+F\+C\+R}}
\index{F\+F\+C\+R@{F\+F\+C\+R}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F\+F\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+F\+F\+C\+R}\label{struct_t_p_i_u___mem_map_a34d81bddad51a7dcdbf76548b3809d82}
Formatter and Flush Control Register, offset\+: 0x304 \hypertarget{struct_t_p_i_u___mem_map_ada0d6c32bb6a91e5edfcbbe7f37e6fd6}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!F\+F\+S\+R@{F\+F\+S\+R}}
\index{F\+F\+S\+R@{F\+F\+S\+R}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F\+F\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+F\+F\+S\+R}\label{struct_t_p_i_u___mem_map_ada0d6c32bb6a91e5edfcbbe7f37e6fd6}
Formatter and Flush Status Register, offset\+: 0x300 \hypertarget{struct_t_p_i_u___mem_map_abb1cb9e6415fb7a020856a400197b7bf}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!F\+I\+F\+O\+D\+A\+T\+A0@{F\+I\+F\+O\+D\+A\+T\+A0}}
\index{F\+I\+F\+O\+D\+A\+T\+A0@{F\+I\+F\+O\+D\+A\+T\+A0}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F\+I\+F\+O\+D\+A\+T\+A0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+F\+I\+F\+O\+D\+A\+T\+A0}\label{struct_t_p_i_u___mem_map_abb1cb9e6415fb7a020856a400197b7bf}
F\+I\+F\+O\+D\+A\+T\+A0 Register, offset\+: 0x\+E\+E\+C \hypertarget{struct_t_p_i_u___mem_map_a49b8e093cff84e13fc33a98587395a39}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!F\+I\+F\+O\+D\+A\+T\+A1@{F\+I\+F\+O\+D\+A\+T\+A1}}
\index{F\+I\+F\+O\+D\+A\+T\+A1@{F\+I\+F\+O\+D\+A\+T\+A1}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F\+I\+F\+O\+D\+A\+T\+A1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+F\+I\+F\+O\+D\+A\+T\+A1}\label{struct_t_p_i_u___mem_map_a49b8e093cff84e13fc33a98587395a39}
F\+I\+F\+O\+D\+A\+T\+A1 Register, offset\+: 0x\+E\+F\+C \hypertarget{struct_t_p_i_u___mem_map_a86904c5ac326d4cca551c4fb45a9f9ba}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!F\+S\+C\+R@{F\+S\+C\+R}}
\index{F\+S\+C\+R@{F\+S\+C\+R}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{F\+S\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+F\+S\+C\+R}\label{struct_t_p_i_u___mem_map_a86904c5ac326d4cca551c4fb45a9f9ba}
Formatter Synchronization Counter Register, offset\+: 0x308 \hypertarget{struct_t_p_i_u___mem_map_a1b09ee3aba38ca90fb73747e55d0f775}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}}
\index{I\+T\+A\+T\+B\+C\+T\+R0@{I\+T\+A\+T\+B\+C\+T\+R0}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+A\+T\+B\+C\+T\+R0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+I\+T\+A\+T\+B\+C\+T\+R0}\label{struct_t_p_i_u___mem_map_a1b09ee3aba38ca90fb73747e55d0f775}
Integration Test A\+T\+B Control 0 Register, offset\+: 0x\+E\+F8 \hypertarget{struct_t_p_i_u___mem_map_a1f6d13a29acd05c39533ebb6616cc67a}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}}
\index{I\+T\+A\+T\+B\+C\+T\+R2@{I\+T\+A\+T\+B\+C\+T\+R2}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+A\+T\+B\+C\+T\+R2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+I\+T\+A\+T\+B\+C\+T\+R2}\label{struct_t_p_i_u___mem_map_a1f6d13a29acd05c39533ebb6616cc67a}
Integration Test A\+T\+B Control 2 Register, offset\+: 0x\+E\+F0 \hypertarget{struct_t_p_i_u___mem_map_ac4619f833066fb015a2ff4679fd50fb5}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!I\+T\+C\+T\+R\+L@{I\+T\+C\+T\+R\+L}}
\index{I\+T\+C\+T\+R\+L@{I\+T\+C\+T\+R\+L}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{I\+T\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+I\+T\+C\+T\+R\+L}\label{struct_t_p_i_u___mem_map_ac4619f833066fb015a2ff4679fd50fb5}
Integration Mode Control Register, offset\+: 0x\+F00 \hypertarget{struct_t_p_i_u___mem_map_a8cf104c851fc40c954ff97ddff1d8d3b}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!P\+I\+D0@{P\+I\+D0}}
\index{P\+I\+D0@{P\+I\+D0}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+P\+I\+D0}\label{struct_t_p_i_u___mem_map_a8cf104c851fc40c954ff97ddff1d8d3b}
Peripheral Identification Register 0., offset\+: 0x\+F\+E0 \hypertarget{struct_t_p_i_u___mem_map_a2f7285e167ba972adc7d760671b6cd94}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!P\+I\+D1@{P\+I\+D1}}
\index{P\+I\+D1@{P\+I\+D1}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+P\+I\+D1}\label{struct_t_p_i_u___mem_map_a2f7285e167ba972adc7d760671b6cd94}
Peripheral Identification Register 1., offset\+: 0x\+F\+E4 \hypertarget{struct_t_p_i_u___mem_map_a9c86b62f691869178b490b1641d83afe}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!P\+I\+D2@{P\+I\+D2}}
\index{P\+I\+D2@{P\+I\+D2}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+P\+I\+D2}\label{struct_t_p_i_u___mem_map_a9c86b62f691869178b490b1641d83afe}
Peripheral Identification Register 2., offset\+: 0x\+F\+E8 \hypertarget{struct_t_p_i_u___mem_map_abf0fc2738afe793c35be489ddee5c0e0}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!P\+I\+D3@{P\+I\+D3}}
\index{P\+I\+D3@{P\+I\+D3}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+P\+I\+D3}\label{struct_t_p_i_u___mem_map_abf0fc2738afe793c35be489ddee5c0e0}
Peripheral Identification Register 3., offset\+: 0x\+F\+E\+C \hypertarget{struct_t_p_i_u___mem_map_ad70cfe6551cef4070f3f838a9a66c821}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!P\+I\+D4@{P\+I\+D4}}
\index{P\+I\+D4@{P\+I\+D4}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+P\+I\+D4}\label{struct_t_p_i_u___mem_map_ad70cfe6551cef4070f3f838a9a66c821}
Peripheral Identification Register 4., offset\+: 0x\+F\+D0 \hypertarget{struct_t_p_i_u___mem_map_a538891793ff7ccfae685d49a0603dc77}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!P\+I\+D5@{P\+I\+D5}}
\index{P\+I\+D5@{P\+I\+D5}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+P\+I\+D5}\label{struct_t_p_i_u___mem_map_a538891793ff7ccfae685d49a0603dc77}
Peripheral Identification Register 5., offset\+: 0x\+F\+D4 \hypertarget{struct_t_p_i_u___mem_map_a185d2c4d405ba5af792d84b79491b64c}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!P\+I\+D6@{P\+I\+D6}}
\index{P\+I\+D6@{P\+I\+D6}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D6}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+P\+I\+D6}\label{struct_t_p_i_u___mem_map_a185d2c4d405ba5af792d84b79491b64c}
Peripheral Identification Register 6., offset\+: 0x\+F\+D8 \hypertarget{struct_t_p_i_u___mem_map_a1b71c0dea2679488ce2ba937ed68597a}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!P\+I\+D7@{P\+I\+D7}}
\index{P\+I\+D7@{P\+I\+D7}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D7}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+P\+I\+D7}\label{struct_t_p_i_u___mem_map_a1b71c0dea2679488ce2ba937ed68597a}
Peripheral Identification Register 7., offset\+: 0x\+F\+D\+C \hypertarget{struct_t_p_i_u___mem_map_a1b821d4f74563499ff569877ae672742}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!S\+P\+P\+R@{S\+P\+P\+R}}
\index{S\+P\+P\+R@{S\+P\+P\+R}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{S\+P\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+S\+P\+P\+R}\label{struct_t_p_i_u___mem_map_a1b821d4f74563499ff569877ae672742}
Selected Pin Protocol Register, offset\+: 0x\+F0 \hypertarget{struct_t_p_i_u___mem_map_a3570cf26e2ddc1d5700776743b0506e3}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!S\+S\+P\+S\+R@{S\+S\+P\+S\+R}}
\index{S\+S\+P\+S\+R@{S\+S\+P\+S\+R}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{S\+S\+P\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+S\+S\+P\+S\+R}\label{struct_t_p_i_u___mem_map_a3570cf26e2ddc1d5700776743b0506e3}
Supported Parallel Port Size Register, offset\+: 0x0 \hypertarget{struct_t_p_i_u___mem_map_a267271b4e2d7ad48cba1614440c741fb}{}\index{T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}!T\+R\+I\+G\+G\+E\+R@{T\+R\+I\+G\+G\+E\+R}}
\index{T\+R\+I\+G\+G\+E\+R@{T\+R\+I\+G\+G\+E\+R}!T\+P\+I\+U\+\_\+\+Mem\+Map@{T\+P\+I\+U\+\_\+\+Mem\+Map}}
\subsubsection[{T\+R\+I\+G\+G\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t T\+P\+I\+U\+\_\+\+Mem\+Map\+::\+T\+R\+I\+G\+G\+E\+R}\label{struct_t_p_i_u___mem_map_a267271b4e2d7ad48cba1614440c741fb}
Trigger Register, offset\+: 0x\+E\+E8 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
