<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3846" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3846{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3846{left:117px;bottom:68px;letter-spacing:0.1px;}
#t3_3846{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3846{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t5_3846{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_3846{left:69px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_3846{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t8_3846{left:69px;bottom:1013px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t9_3846{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3846{left:69px;bottom:972px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tb_3846{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tc_3846{left:69px;bottom:938px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#td_3846{left:185px;bottom:945px;letter-spacing:-0.03px;}
#te_3846{left:203px;bottom:938px;}
#tf_3846{left:215px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_3846{left:69px;bottom:921px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_3846{left:69px;bottom:897px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#ti_3846{left:69px;bottom:880px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tj_3846{left:69px;bottom:855px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#tk_3846{left:69px;bottom:839px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tl_3846{left:69px;bottom:822px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_3846{left:69px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3846{left:69px;bottom:755px;letter-spacing:-0.09px;}
#to_3846{left:155px;bottom:755px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tp_3846{left:69px;bottom:731px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tq_3846{left:69px;bottom:714px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tr_3846{left:69px;bottom:688px;}
#ts_3846{left:95px;bottom:691px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tt_3846{left:242px;bottom:691px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_3846{left:95px;bottom:674px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tv_3846{left:95px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_3846{left:69px;bottom:631px;}
#tx_3846{left:95px;bottom:635px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ty_3846{left:222px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_3846{left:95px;bottom:618px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t10_3846{left:69px;bottom:550px;letter-spacing:0.15px;}
#t11_3846{left:150px;bottom:550px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t12_3846{left:69px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#t13_3846{left:69px;bottom:508px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t14_3846{left:69px;bottom:491px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_3846{left:69px;bottom:465px;}
#t16_3846{left:95px;bottom:468px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_3846{left:95px;bottom:451px;letter-spacing:-0.17px;word-spacing:-1.11px;}
#t18_3846{left:95px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t19_3846{left:69px;bottom:408px;}
#t1a_3846{left:95px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_3846{left:95px;bottom:395px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1c_3846{left:69px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_3846{left:69px;bottom:354px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_3846{left:69px;bottom:327px;}
#t1f_3846{left:95px;bottom:331px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1g_3846{left:69px;bottom:304px;}
#t1h_3846{left:95px;bottom:308px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t1i_3846{left:69px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1j_3846{left:69px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_3846{left:69px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_3846{left:69px;bottom:225px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1m_3846{left:69px;bottom:199px;}
#t1n_3846{left:95px;bottom:202px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#t1o_3846{left:181px;bottom:202px;}
#t1p_3846{left:199px;bottom:202px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t1q_3846{left:95px;bottom:185px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1r_3846{left:69px;bottom:159px;}
#t1s_3846{left:95px;bottom:163px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1t_3846{left:238px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1u_3846{left:69px;bottom:136px;}
#t1v_3846{left:95px;bottom:140px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1w_3846{left:173px;bottom:140px;}
#t1x_3846{left:191px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_3846{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3846{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3846{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3846{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3846{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s6_3846{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3846{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_3846{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s9_3846{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3846" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3846Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3846" style="-webkit-user-select: none;"><object width="935" height="1210" data="3846/3846.svg" type="image/svg+xml" id="pdf3846" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3846" class="t s1_3846">20-138 </span><span id="t2_3846" class="t s1_3846">Vol. 3B </span>
<span id="t3_3846" class="t s2_3846">PERFORMANCE MONITORING </span>
<span id="t4_3846" class="t s3_3846">entire duration of the event. When the performance-monitor pins are configured to indicate when the counter has </span>
<span id="t5_3846" class="t s3_3846">overflowed, the associated PM pin is asserted when the counter has overflowed. </span>
<span id="t6_3846" class="t s3_3846">When the PM0/BP0 and/or PM1/BP1 pins are configured to signal that a counter has incremented, it should be </span>
<span id="t7_3846" class="t s3_3846">noted that although the counters may increment by 1 or 2 in a single clock, the pins can only indicate that the event </span>
<span id="t8_3846" class="t s3_3846">occurred. Moreover, since the internal clock frequency may be higher than the external clock frequency, a single </span>
<span id="t9_3846" class="t s3_3846">external clock may correspond to multiple internal clocks. </span>
<span id="ta_3846" class="t s3_3846">A “count up to” function may be provided when the event pin is programmed to signal an overflow of the counter. </span>
<span id="tb_3846" class="t s3_3846">Because the counters are 40 bits, a carry out of bit 39 indicates an overflow. A counter may be preset to a specific </span>
<span id="tc_3846" class="t s3_3846">value less then 2 </span>
<span id="td_3846" class="t s4_3846">40 </span>
<span id="te_3846" class="t s5_3846">− </span><span id="tf_3846" class="t s3_3846">1. After the counter has been enabled and the prescribed number of events has transpired, </span>
<span id="tg_3846" class="t s3_3846">the counter will overflow. </span>
<span id="th_3846" class="t s3_3846">Approximately 5 clocks later, the overflow is indicated externally and appropriate action, such as signaling an inter- </span>
<span id="ti_3846" class="t s3_3846">rupt, may then be taken. </span>
<span id="tj_3846" class="t s3_3846">The PM0/BP0 and PM1/BP1 pins also serve to indicate breakpoint matches during in-circuit emulation, during which </span>
<span id="tk_3846" class="t s3_3846">time the counter increment or overflow function of these pins is not available. After RESET, the PM0/BP0 and </span>
<span id="tl_3846" class="t s3_3846">PM1/BP1 pins are configured for performance monitoring, however a hardware debugger may reconfigure these </span>
<span id="tm_3846" class="t s3_3846">pins to indicate breakpoint matches. </span>
<span id="tn_3846" class="t s6_3846">20.6.9.3 </span><span id="to_3846" class="t s6_3846">Events Counted </span>
<span id="tp_3846" class="t s3_3846">Events that performance-monitoring counters can be set to count and record (using CTR0 and CTR1) are divided in </span>
<span id="tq_3846" class="t s3_3846">two categories: occurrence and duration: </span>
<span id="tr_3846" class="t s7_3846">• </span><span id="ts_3846" class="t s8_3846">Occurrence events </span><span id="tt_3846" class="t s3_3846">— Counts are incremented each time an event takes place. If PM0/BP0 or PM1/BP1 pins </span>
<span id="tu_3846" class="t s3_3846">are used to indicate when a counter increments, the pins are asserted each clock counters increment. But if an </span>
<span id="tv_3846" class="t s3_3846">event happens twice in one clock, the counter increments by 2 (the pins are asserted only once). </span>
<span id="tw_3846" class="t s7_3846">• </span><span id="tx_3846" class="t s8_3846">Duration events </span><span id="ty_3846" class="t s3_3846">— Counters increment the total number of clocks that the condition is true. When used to </span>
<span id="tz_3846" class="t s3_3846">indicate when counters increment, PM0/BP0 and/or PM1/BP1 pins are asserted for the duration. </span>
<span id="t10_3846" class="t s9_3846">20.7 </span><span id="t11_3846" class="t s9_3846">COUNTING CLOCKS </span>
<span id="t12_3846" class="t s3_3846">The count of cycles, also known as clockticks, forms the basis for measuring how long a program takes to execute. </span>
<span id="t13_3846" class="t s3_3846">Clockticks are also used as part of efficiency ratios like cycles per instruction (CPI). Processor clocks may stop </span>
<span id="t14_3846" class="t s3_3846">ticking under circumstances like the following: </span>
<span id="t15_3846" class="t s7_3846">• </span><span id="t16_3846" class="t s3_3846">The processor is halted when there is nothing for the CPU to do. For example, the processor may halt to save </span>
<span id="t17_3846" class="t s3_3846">power while the computer is servicing an I/O request. When Intel Hyper-Threading Technology is enabled, both </span>
<span id="t18_3846" class="t s3_3846">logical processors must be halted for performance-monitoring counters to be powered down. </span>
<span id="t19_3846" class="t s7_3846">• </span><span id="t1a_3846" class="t s3_3846">The processor is asleep as a result of being halted or because of a power-management scheme. There are </span>
<span id="t1b_3846" class="t s3_3846">different levels of sleep. In the some deep sleep levels, the time-stamp counter stops counting. </span>
<span id="t1c_3846" class="t s3_3846">In addition, processor core clocks may undergo transitions at different ratios relative to the processor’s bus clock </span>
<span id="t1d_3846" class="t s3_3846">frequency. Some of the situations that can cause processor core clock to undergo frequency transitions include: </span>
<span id="t1e_3846" class="t s7_3846">• </span><span id="t1f_3846" class="t s3_3846">TM2 transitions. </span>
<span id="t1g_3846" class="t s7_3846">• </span><span id="t1h_3846" class="t s3_3846">Enhanced Intel SpeedStep Technology transitions (P-state transitions). </span>
<span id="t1i_3846" class="t s3_3846">For Intel processors that support TM2, the processor core clocks may operate at a frequency that differs from the </span>
<span id="t1j_3846" class="t s3_3846">Processor Base frequency (as indicated by processor frequency information reported by CPUID instruction). See </span>
<span id="t1k_3846" class="t s3_3846">Section 20.7.2 for more detail. </span>
<span id="t1l_3846" class="t s3_3846">Due to the above considerations there are several important clocks referenced in this manual: </span>
<span id="t1m_3846" class="t s7_3846">• </span><span id="t1n_3846" class="t s8_3846">Base Clock </span><span id="t1o_3846" class="t s8_3846">— </span><span id="t1p_3846" class="t s3_3846">The frequency of this clock is the frequency of the processor when the processor is not in turbo </span>
<span id="t1q_3846" class="t s3_3846">mode, and not being throttled via Intel SpeedStep. </span>
<span id="t1r_3846" class="t s7_3846">• </span><span id="t1s_3846" class="t s8_3846">Maximum Clock — </span><span id="t1t_3846" class="t s3_3846">This is the maximum frequency of the processor when turbo mode is at the highest point. </span>
<span id="t1u_3846" class="t s7_3846">• </span><span id="t1v_3846" class="t s8_3846">Bus Clock </span><span id="t1w_3846" class="t s8_3846">— </span><span id="t1x_3846" class="t s3_3846">These clockticks increment at a fixed frequency and help coordinate the bus on some systems. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
