BANERJI, D.K. A novel implementation method for addition and subtraction in residue number systems. IEEE Trans. Comput. 23, l (Jan. 1974), 106-109.
BUTLER, J.T. On the number of locations required in the content-addressable memory implementation of multiple-valued function. In Proceedings of the 13th international Symposium on Multiple-Valued Logic. IEEE, New York, May, 1983, pp. 94-102.
COLLINS, S.A. Numerical optical data processor. In Proceedings of the Society for Photo-Optical Instrumentation Engineering, vol. 128. SPIE, Bellingham, Wash. 1977, pp. 313-317.
DEMICHELI, G., AND SANGIOVANNI-VICENTELLI, A. L. Multiple constrained folding of PLAs: Theory and applications. IEEE Trans. CAD oflnteg. Circuits and Syst. 2, 3 (July 1983), 151-180.
Caxton C. Foster, Content Addressable Parallel Processors, John Wiley & Sons, Inc., New York, NY, 1976
GARDNER, P. L. Functional memory and its microprogramming implications. IEEE Trans. Comput. 20, 7 (July 1971), 767-775.
GARNER, H.L. The residue number systems. IRE Trans. Electron. Comput. 8, 2 (June 1959), 140-147.
GARNER, H. L. Number systems and arithmetic. In Advances in Computers, voi. 6. Academic Press, Orlando, Fla., 1965, pp. 13 I- 194.
GUEST, C. C., AND GAYLORD, T.K. Truth-table look-up optical processing utilizing binary and residue arithmetic. Appl. Optics 19, 7 (Apr. 1980), 1201-1207.
GUEST, C. C., MIRSALEHI, M. M., AND GAYLOR, T.K. Residue number system truth-table lookup processing: Moduli selection and logical minimization. IEEE Trans. Comput. 33, l0 (Oct. 1984), 927-93 I.
HACHTEL, G. D., NEWTON, A. R., AND SANGIOVANNI-VINCENTELLI, A. L. An algorithm for optimal PLA folding. IEEE Trans. CAD oflnteg. Circuits and Syst. 1, 2 (Apr. 1982), 63-77.
HUANG, A. The implementation of a residue arithmetic unit via optical and other phenomena. In Proceedings of the International Optical Computing Conference, IEEE Catalog No. 75, CHO 941-5C. IEEE, New York, 1975, pp. 14-18.
HUANG, C.H. A fully parallel mixed-radix conversion algorithm for residue number applications. IEEE Trans. Comput. 32, 4 (Apr. 1983), 398--402.
JENKINS, W.j. A highly efficient residue combinatorial architecture for digital filters. Proc. IEEE 66, 6 (June 1978), 700-702.
JULLIEN, G.A. Residue number scaling and other operations using ROM arrays. IEEE Trans. Comput. 27, 4 (Apr. 1978), 325-336.
T. Kohonen, Contentaddressable Memories, Springer-Verlag New York, Inc., Secaucus, NJ, 1987
Carver Mead , Lynn Conway, Introduction to VLSI Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1979
MILLER, D. D., AND POLKY, J.N. A residue number system implementation of the LMS algorithm using optical waveguide circuits. IEEE Trans. Comput. 32, 11 (Nov. 1983), 1013-1028.
John M Birkner, PAL, programmable array logic, handbook, Monolithic Memories, 1983
PAPACHRISTOU, C.A. Direct implementation of discrete and residue-based functions via optimal encoding: a programmable array logic approach. IEEE Trans. Comput. 32, 10 (Oct. 1983), 961-968.
PARHAMI, B. Associative memories and processors: an overview and selected bibliography. Proc. IEEE 61, 6 (June 1973), 722-730.
RAO, T. R. N., AND TREHAN, A.K. Binary logic for residue arithmetic using magnitude index. IEEE Trans. Comput. 19, 8 (Aug. 1970), 752-757.
SASAKI, A. The basis for implementation of additive operations in the residue number system. IEEE Trans. Comput. 17, 11 (Nov. 1968), 1066-1073.
S~GNET~CS CORPORATION. Integrated Fuse Logic. Signetics Corporation, Sunnyvale, Calif., Dec. 1980.
SVOBODA, A., AND VALACH, M. Rational system of residue classes. In Stroje na Zpraccorani Informaci, Sbornik, Nakl. CSZV, Prague, 1957, pp. 9-37 (in English).
SZAaO, N. S., AND TANAKA, R.I. Residue Arithmetic and Its Applications in Computer Technology. McGraw-Hill, New York, 1967.
TAI, A. I., CINDRICH, I., FINEUP, J. R., AND ALEKSOFF, C.C. Optical residue arithmetic computer with programmable computation modules. Appl. Optics 18, 16 (Aug. 1979), 2812-2823.
TAYLOR, F.J. A VLSI residue arithmetic multiplier. IEEE Trans. Comput. 31, 6 (June 1982), 540-546.
