$comment
	File created using the following command:
		vcd file LogicalStep_Lab1.msim.vcd -direction
$end
$date
	Fri Jan 12 22:23:06 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module LogicalStep_Lab1_top_vlg_vec_tst $end
$var reg 1 ! clkin_50 $end
$var reg 2 " PB [1:0] $end
$var reg 2 # sw [1:0] $end
$var wire 1 $ leds [7] $end
$var wire 1 % leds [6] $end
$var wire 1 & leds [5] $end
$var wire 1 ' leds [4] $end
$var wire 1 ( leds [3] $end
$var wire 1 ) leds [2] $end
$var wire 1 * leds [1] $end
$var wire 1 + leds [0] $end
$var wire 1 , seg7_char1 $end
$var wire 1 - seg7_char2 $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var tri1 1 1 devclrn $end
$var tri1 1 2 devpor $end
$var tri1 1 3 devoe $end
$var wire 1 4 clkin_50~input_o $end
$var wire 1 5 sw[1]~input_o $end
$var wire 1 6 sw[0]~input_o $end
$var wire 1 7 seg7_char1~output_o $end
$var wire 1 8 seg7_char2~output_o $end
$var wire 1 9 leds[7]~output_o $end
$var wire 1 : leds[6]~output_o $end
$var wire 1 ; leds[5]~output_o $end
$var wire 1 < leds[4]~output_o $end
$var wire 1 = leds[3]~output_o $end
$var wire 1 > leds[2]~output_o $end
$var wire 1 ? leds[1]~output_o $end
$var wire 1 @ leds[0]~output_o $end
$var wire 1 A PB[1]~input_o $end
$var wire 1 B PB[0]~input_o $end
$var wire 1 C inst|inst3~combout $end
$var wire 1 D inst|inst2~combout $end
$var wire 1 E inst|inst1~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
b0 "
bx #
0+
1*
0)
0(
0'
0&
0%
0$
0,
0-
0.
1/
x0
11
12
13
x4
x5
x6
07
08
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
$end
#250000
b1 "
1B
1D
1C
1=
1>
1)
1(
#500000
b11 "
b10 "
1A
0B
#750000
b11 "
1B
1E
0C
0?
0=
1@
1+
0(
0*
#1000000
