{
  "path": "$PRJ/examples/sv/instances_example.sv",
  "modules": [
    {
      "name": "top1",
      "ports": [
        {
          "direction": "input",
          "name": "clk"
        },
        {
          "direction": "input",
          "name": "rst_n"
        },
        {
          "direction": "input",
          "name": "enable"
        },
        {
          "direction": "input",
          "name": "data_rx_1",
          "dim": "[9:0]"
        },
        {
          "direction": "input",
          "name": "data_rx_2",
          "dim": "[9:0]"
        },
        {
          "direction": "output",
          "name": "data_tx_2",
          "dim": "[9:0]"
        }
      ],
      "insts": [
        {
          "name": "subcomponent_instance_name",
          "module": "subcomponent",
          "connections": [
            {
              "port": "clk",
              "con": "clk"
            },
            {
              "port": "rst_n",
              "con": "rst_n"
            },
            {
              "port": "data_rx",
              "con": "data_rx_1"
            },
            {
              "port": "data_tx",
              "con": "data_tx"
            }
          ]
        }
      ]
    },
    {
      "name": "top2",
      "ports": [
        {
          "direction": "input",
          "name": "clk"
        },
        {
          "direction": "input",
          "name": "rst_n"
        },
        {
          "direction": "input",
          "name": "enable"
        },
        {
          "direction": "input",
          "name": "data_rx_1",
          "dim": "[9:0]"
        },
        {
          "direction": "input",
          "name": "data_rx_2",
          "dim": "[9:0]"
        },
        {
          "direction": "output",
          "name": "data_tx_2",
          "dim": "[9:0]"
        }
      ],
      "insts": [
        {
          "name": "subcomponent_instance_name",
          "module": "subcomponent",
          "connections": [
            {
              "port": "clk",
              "con": "clk",
              "comment": [
                "input"
              ]
            },
            {
              "port": "rst_n",
              "con": "rst_n_bar",
              "comment": [
                "input"
              ],
              "ifdefs": [
                "BAR"
              ]
            },
            {
              "port": "rst_n",
              "con": "rst_n_else",
              "comment": [
                "input"
              ],
              "ifdefs": [
                "!BAR"
              ]
            },
            {
              "port": "data_rx",
              "con": "data_rx_1",
              "comment": [
                "input  [9:0]"
              ]
            },
            {
              "port": "data_tx",
              "con": "data_tx",
              "comment": [
                "output [9:0]"
              ]
            }
          ]
        }
      ]
    },
    {
      "name": "top3",
      "ports": [
        {
          "direction": "input",
          "name": "clk"
        },
        {
          "direction": "input",
          "name": "rst_n"
        },
        {
          "direction": "input",
          "name": "enable"
        },
        {
          "direction": "input",
          "name": "data_rx_1",
          "dim": "[9:0]"
        },
        {
          "direction": "input",
          "name": "data_rx_2",
          "dim": "[9:0]"
        },
        {
          "direction": "output",
          "name": "data_tx_2",
          "dim": "[9:0]"
        }
      ],
      "insts": [
        {
          "name": "subcomponent_instance_name",
          "module": "subcomponent",
          "connections": [
            {
              "port": "clk",
              "con": "clk",
              "comment": [
                "input **Auto connect**"
              ]
            },
            {
              "port": "rst_n",
              "con": "rst_n",
              "comment": [
                "input **Auto connect**"
              ]
            },
            {
              "port": "data_rx",
              "con": "data_rx_1",
              "comment": [
                "input  [9:0]"
              ]
            },
            {
              "port": "data_tx",
              "con": "data_tx",
              "comment": [
                "output [9:0]"
              ]
            }
          ]
        },
        {
          "name": "unconnected_instance",
          "module": "subcomponent"
        }
      ]
    },
    {
      "name": "top4",
      "ports": [
        {
          "direction": "input",
          "name": "clk"
        },
        {
          "direction": "input",
          "name": "rst_n"
        },
        {
          "direction": "input",
          "name": "enable"
        },
        {
          "direction": "input",
          "name": "data_rx_1",
          "dim": "[9:0]"
        },
        {
          "direction": "input",
          "name": "data_rx_2",
          "dim": "[9:0]"
        },
        {
          "direction": "output",
          "name": "data_tx_2",
          "dim": "[9:0]"
        }
      ],
      "insts": [
        {
          "name": "subcomponent_instance_name",
          "module": "subcomponent",
          "connections": [
            {
              "port": "data_rx",
              "con": "data_rx_1",
              "comment": [
                "input  [9:0]"
              ]
            },
            {
              "port": "data_tx",
              "con": "data_tx",
              "comment": [
                "output [9:0]"
              ]
            }
          ]
        }
      ]
    },
    {
      "name": "top0",
      "ports": [
        {
          "direction": "input",
          "name": "clk"
        },
        {
          "direction": "input",
          "name": "rst_n"
        },
        {
          "direction": "input",
          "name": "enable"
        },
        {
          "direction": "input",
          "name": "data_rx_1",
          "dim": "[9:0]"
        },
        {
          "direction": "input",
          "name": "data_rx_2",
          "dim": "[9:0]"
        },
        {
          "direction": "output",
          "name": "data_tx_2",
          "dim": "[9:0]"
        }
      ],
      "insts": [
        {
          "name": "subcomponent_instance_name",
          "module": "subcomponent",
          "connections": [
            {
              "con": "clk,",
              "ifdefs": [
                "SYNTHESIS"
              ]
            },
            {
              "con": "rst_n,",
              "ifdefs": [
                "SYNTHESIS"
              ]
            },
            {
              "con": "data_rx_1,",
              "ifdefs": [
                "SYNTHESIS"
              ]
            },
            {
              "con": "data_tx ",
              "ifdefs": [
                "SYNTHESIS"
              ]
            }
          ],
          "ifdefs": [
            "SYNTHESIS"
          ]
        }
      ]
    }
  ]
}