#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5584d0c52580 .scope module, "tb_ram_mem" "tb_ram_mem" 2 4;
 .timescale -9 -12;
v0x5584d0c66a60_0 .var "ADDR", 3 0;
v0x5584d0c66b40_0 .var "CE", 0 0;
v0x5584d0c66c10_0 .var "CLK", 0 0;
v0x5584d0c66d10_0 .var "DATA_IN", 7 0;
v0x5584d0c66de0_0 .net "DATA_OUT", 7 0, v0x5584d0c667d0_0;  1 drivers
S_0x5584d0c52700 .scope module, "RAM" "ram_mem" 2 12, 3 1 0, S_0x5584d0c52580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "CE"
    .port_info 2 /INPUT 4 "ADDR"
    .port_info 3 /INPUT 8 "DATA_IN"
    .port_info 4 /OUTPUT 8 "DATA_OUT"
P_0x5584d0c1a5d0 .param/l "ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x5584d0c1a610 .param/l "WIDTH" 0 3 10, +C4<00000000000000000000000000001000>;
v0x5584d0c1b230_0 .net "ADDR", 3 0, v0x5584d0c66a60_0;  1 drivers
v0x5584d0c66560_0 .net "CE", 0 0, v0x5584d0c66b40_0;  1 drivers
v0x5584d0c66620_0 .net "CLK", 0 0, v0x5584d0c66c10_0;  1 drivers
v0x5584d0c666f0_0 .net "DATA_IN", 7 0, v0x5584d0c66d10_0;  1 drivers
v0x5584d0c667d0_0 .var "DATA_OUT", 7 0;
v0x5584d0c66900 .array "MEM", 15 0, 7 0;
E_0x5584d0c1b8f0 .event posedge, v0x5584d0c66620_0;
    .scope S_0x5584d0c52700;
T_0 ;
    %wait E_0x5584d0c1b8f0;
    %load/vec4 v0x5584d0c66560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5584d0c666f0_0;
    %load/vec4 v0x5584d0c1b230_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5584d0c66900, 0, 4;
T_0.0 ;
    %load/vec4 v0x5584d0c1b230_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5584d0c66900, 4;
    %assign/vec4 v0x5584d0c667d0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5584d0c52580;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584d0c66c10_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5584d0c66c10_0;
    %inv;
    %store/vec4 v0x5584d0c66c10_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x5584d0c52580;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5584d0c66d10_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5584d0c66a60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584d0c66b40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 43, 0, 8;
    %store/vec4 v0x5584d0c66d10_0, 0, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5584d0c66a60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5584d0c66b40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584d0c66b40_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5584d0c66a60_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 218, 0, 8;
    %store/vec4 v0x5584d0c66d10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5584d0c66b40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5584d0c66b40_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5584d0c66a60_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5584d0c66a60_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5584d0c52580;
T_3 ;
    %vpi_call 2 49 "$dumpfile", "tb_ram_mem.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5584d0c52580 {0 0 0};
    %vpi_call 2 51 "$dumpon" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_ram_mem.v";
    "./ram_mem.v";
