
main_board_code_2223.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ec50  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000910  0800ee20  0800ee20  0001ee20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f730  0800f730  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f730  0800f730  0001f730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f738  0800f738  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f738  0800f738  0001f738  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f73c  0800f73c  0001f73c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800f740  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000018bc  200001e8  0800f928  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001aa4  0800f928  00021aa4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 13 .debug_info   000159af  00000000  00000000  0002025b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003be2  00000000  00000000  00035c0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001240  00000000  00000000  000397f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000df5  00000000  00000000  0003aa30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025efc  00000000  00000000  0003b825  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001af9d  00000000  00000000  00061721  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4159  00000000  00000000  0007c6be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005f74  00000000  00000000  00150818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0015678c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ee08 	.word	0x0800ee08

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	0800ee08 	.word	0x0800ee08

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b970 	b.w	8000f80 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	460d      	mov	r5, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	460f      	mov	r7, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4694      	mov	ip, r2
 8000ccc:	d965      	bls.n	8000d9a <__udivmoddi4+0xe2>
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	b143      	cbz	r3, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cd8:	f1c3 0220 	rsb	r2, r3, #32
 8000cdc:	409f      	lsls	r7, r3
 8000cde:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce2:	4317      	orrs	r7, r2
 8000ce4:	409c      	lsls	r4, r3
 8000ce6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cea:	fa1f f58c 	uxth.w	r5, ip
 8000cee:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cf2:	0c22      	lsrs	r2, r4, #16
 8000cf4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cf8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cfc:	fb01 f005 	mul.w	r0, r1, r5
 8000d00:	4290      	cmp	r0, r2
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d04:	eb1c 0202 	adds.w	r2, ip, r2
 8000d08:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d0c:	f080 811c 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d10:	4290      	cmp	r0, r2
 8000d12:	f240 8119 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d16:	3902      	subs	r1, #2
 8000d18:	4462      	add	r2, ip
 8000d1a:	1a12      	subs	r2, r2, r0
 8000d1c:	b2a4      	uxth	r4, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2a:	fb00 f505 	mul.w	r5, r0, r5
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x90>
 8000d32:	eb1c 0404 	adds.w	r4, ip, r4
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3a:	f080 8107 	bcs.w	8000f4c <__udivmoddi4+0x294>
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	f240 8104 	bls.w	8000f4c <__udivmoddi4+0x294>
 8000d44:	4464      	add	r4, ip
 8000d46:	3802      	subs	r0, #2
 8000d48:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4c:	1b64      	subs	r4, r4, r5
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11e      	cbz	r6, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40dc      	lsrs	r4, r3
 8000d54:	2300      	movs	r3, #0
 8000d56:	e9c6 4300 	strd	r4, r3, [r6]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0xbc>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80ed 	beq.w	8000f42 <__udivmoddi4+0x28a>
 8000d68:	2100      	movs	r1, #0
 8000d6a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	fab3 f183 	clz	r1, r3
 8000d78:	2900      	cmp	r1, #0
 8000d7a:	d149      	bne.n	8000e10 <__udivmoddi4+0x158>
 8000d7c:	42ab      	cmp	r3, r5
 8000d7e:	d302      	bcc.n	8000d86 <__udivmoddi4+0xce>
 8000d80:	4282      	cmp	r2, r0
 8000d82:	f200 80f8 	bhi.w	8000f76 <__udivmoddi4+0x2be>
 8000d86:	1a84      	subs	r4, r0, r2
 8000d88:	eb65 0203 	sbc.w	r2, r5, r3
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	4617      	mov	r7, r2
 8000d90:	2e00      	cmp	r6, #0
 8000d92:	d0e2      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	e9c6 4700 	strd	r4, r7, [r6]
 8000d98:	e7df      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d9a:	b902      	cbnz	r2, 8000d9e <__udivmoddi4+0xe6>
 8000d9c:	deff      	udf	#255	; 0xff
 8000d9e:	fab2 f382 	clz	r3, r2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f040 8090 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000da8:	1a8a      	subs	r2, r1, r2
 8000daa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dae:	fa1f fe8c 	uxth.w	lr, ip
 8000db2:	2101      	movs	r1, #1
 8000db4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000db8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dbc:	0c22      	lsrs	r2, r4, #16
 8000dbe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dc2:	fb0e f005 	mul.w	r0, lr, r5
 8000dc6:	4290      	cmp	r0, r2
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dca:	eb1c 0202 	adds.w	r2, ip, r2
 8000dce:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4290      	cmp	r0, r2
 8000dd6:	f200 80cb 	bhi.w	8000f70 <__udivmoddi4+0x2b8>
 8000dda:	4645      	mov	r5, r8
 8000ddc:	1a12      	subs	r2, r2, r0
 8000dde:	b2a4      	uxth	r4, r4
 8000de0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000de4:	fb07 2210 	mls	r2, r7, r0, r2
 8000de8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dec:	fb0e fe00 	mul.w	lr, lr, r0
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x14e>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x14c>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f200 80bb 	bhi.w	8000f7a <__udivmoddi4+0x2c2>
 8000e04:	4610      	mov	r0, r2
 8000e06:	eba4 040e 	sub.w	r4, r4, lr
 8000e0a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e0e:	e79f      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e10:	f1c1 0720 	rsb	r7, r1, #32
 8000e14:	408b      	lsls	r3, r1
 8000e16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e1e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e22:	fa20 f307 	lsr.w	r3, r0, r7
 8000e26:	40fd      	lsrs	r5, r7
 8000e28:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e2c:	4323      	orrs	r3, r4
 8000e2e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	fb09 5518 	mls	r5, r9, r8, r5
 8000e3a:	0c1c      	lsrs	r4, r3, #16
 8000e3c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e40:	fb08 f50e 	mul.w	r5, r8, lr
 8000e44:	42a5      	cmp	r5, r4
 8000e46:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e58:	f080 8088 	bcs.w	8000f6c <__udivmoddi4+0x2b4>
 8000e5c:	42a5      	cmp	r5, r4
 8000e5e:	f240 8085 	bls.w	8000f6c <__udivmoddi4+0x2b4>
 8000e62:	f1a8 0802 	sub.w	r8, r8, #2
 8000e66:	4464      	add	r4, ip
 8000e68:	1b64      	subs	r4, r4, r5
 8000e6a:	b29d      	uxth	r5, r3
 8000e6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e70:	fb09 4413 	mls	r4, r9, r3, r4
 8000e74:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e78:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e88:	d26c      	bcs.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	d96a      	bls.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8e:	3b02      	subs	r3, #2
 8000e90:	4464      	add	r4, ip
 8000e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e96:	fba3 9502 	umull	r9, r5, r3, r2
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	42ac      	cmp	r4, r5
 8000ea0:	46c8      	mov	r8, r9
 8000ea2:	46ae      	mov	lr, r5
 8000ea4:	d356      	bcc.n	8000f54 <__udivmoddi4+0x29c>
 8000ea6:	d053      	beq.n	8000f50 <__udivmoddi4+0x298>
 8000ea8:	b156      	cbz	r6, 8000ec0 <__udivmoddi4+0x208>
 8000eaa:	ebb0 0208 	subs.w	r2, r0, r8
 8000eae:	eb64 040e 	sbc.w	r4, r4, lr
 8000eb2:	fa04 f707 	lsl.w	r7, r4, r7
 8000eb6:	40ca      	lsrs	r2, r1
 8000eb8:	40cc      	lsrs	r4, r1
 8000eba:	4317      	orrs	r7, r2
 8000ebc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec8:	f1c3 0120 	rsb	r1, r3, #32
 8000ecc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ed0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ed4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ed8:	409d      	lsls	r5, r3
 8000eda:	432a      	orrs	r2, r5
 8000edc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ee8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ef2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ef6:	428d      	cmp	r5, r1
 8000ef8:	fa04 f403 	lsl.w	r4, r4, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x258>
 8000efe:	eb1c 0101 	adds.w	r1, ip, r1
 8000f02:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f06:	d22f      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f08:	428d      	cmp	r5, r1
 8000f0a:	d92d      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1b49      	subs	r1, r1, r5
 8000f12:	b292      	uxth	r2, r2
 8000f14:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f18:	fb07 1115 	mls	r1, r7, r5, r1
 8000f1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f20:	fb05 f10e 	mul.w	r1, r5, lr
 8000f24:	4291      	cmp	r1, r2
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x282>
 8000f28:	eb1c 0202 	adds.w	r2, ip, r2
 8000f2c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f30:	d216      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000f32:	4291      	cmp	r1, r2
 8000f34:	d914      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000f36:	3d02      	subs	r5, #2
 8000f38:	4462      	add	r2, ip
 8000f3a:	1a52      	subs	r2, r2, r1
 8000f3c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f40:	e738      	b.n	8000db4 <__udivmoddi4+0xfc>
 8000f42:	4631      	mov	r1, r6
 8000f44:	4630      	mov	r0, r6
 8000f46:	e708      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000f48:	4639      	mov	r1, r7
 8000f4a:	e6e6      	b.n	8000d1a <__udivmoddi4+0x62>
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	e6fb      	b.n	8000d48 <__udivmoddi4+0x90>
 8000f50:	4548      	cmp	r0, r9
 8000f52:	d2a9      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f54:	ebb9 0802 	subs.w	r8, r9, r2
 8000f58:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	e7a3      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f60:	4645      	mov	r5, r8
 8000f62:	e7ea      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f64:	462b      	mov	r3, r5
 8000f66:	e794      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f68:	4640      	mov	r0, r8
 8000f6a:	e7d1      	b.n	8000f10 <__udivmoddi4+0x258>
 8000f6c:	46d0      	mov	r8, sl
 8000f6e:	e77b      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f70:	3d02      	subs	r5, #2
 8000f72:	4462      	add	r2, ip
 8000f74:	e732      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f76:	4608      	mov	r0, r1
 8000f78:	e70a      	b.n	8000d90 <__udivmoddi4+0xd8>
 8000f7a:	4464      	add	r4, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e742      	b.n	8000e06 <__udivmoddi4+0x14e>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	607b      	str	r3, [r7, #4]
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <MX_DMA_Init+0x3c>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f92:	4a0b      	ldr	r2, [pc, #44]	; (8000fc0 <MX_DMA_Init+0x3c>)
 8000f94:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f98:	6313      	str	r3, [r2, #48]	; 0x30
 8000f9a:	4b09      	ldr	r3, [pc, #36]	; (8000fc0 <MX_DMA_Init+0x3c>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fa2:	607b      	str	r3, [r7, #4]
 8000fa4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2100      	movs	r1, #0
 8000faa:	200d      	movs	r0, #13
 8000fac:	f001 fe2b 	bl	8002c06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000fb0:	200d      	movs	r0, #13
 8000fb2:	f001 fe44 	bl	8002c3e <HAL_NVIC_EnableIRQ>

}
 8000fb6:	bf00      	nop
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40023800 	.word	0x40023800

08000fc4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b08a      	sub	sp, #40	; 0x28
 8000fc8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fca:	f107 0314 	add.w	r3, r7, #20
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	609a      	str	r2, [r3, #8]
 8000fd6:	60da      	str	r2, [r3, #12]
 8000fd8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	613b      	str	r3, [r7, #16]
 8000fde:	4b48      	ldr	r3, [pc, #288]	; (8001100 <MX_GPIO_Init+0x13c>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe2:	4a47      	ldr	r2, [pc, #284]	; (8001100 <MX_GPIO_Init+0x13c>)
 8000fe4:	f043 0304 	orr.w	r3, r3, #4
 8000fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fea:	4b45      	ldr	r3, [pc, #276]	; (8001100 <MX_GPIO_Init+0x13c>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fee:	f003 0304 	and.w	r3, r3, #4
 8000ff2:	613b      	str	r3, [r7, #16]
 8000ff4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60fb      	str	r3, [r7, #12]
 8000ffa:	4b41      	ldr	r3, [pc, #260]	; (8001100 <MX_GPIO_Init+0x13c>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffe:	4a40      	ldr	r2, [pc, #256]	; (8001100 <MX_GPIO_Init+0x13c>)
 8001000:	f043 0301 	orr.w	r3, r3, #1
 8001004:	6313      	str	r3, [r2, #48]	; 0x30
 8001006:	4b3e      	ldr	r3, [pc, #248]	; (8001100 <MX_GPIO_Init+0x13c>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100a:	f003 0301 	and.w	r3, r3, #1
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001012:	2300      	movs	r3, #0
 8001014:	60bb      	str	r3, [r7, #8]
 8001016:	4b3a      	ldr	r3, [pc, #232]	; (8001100 <MX_GPIO_Init+0x13c>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101a:	4a39      	ldr	r2, [pc, #228]	; (8001100 <MX_GPIO_Init+0x13c>)
 800101c:	f043 0302 	orr.w	r3, r3, #2
 8001020:	6313      	str	r3, [r2, #48]	; 0x30
 8001022:	4b37      	ldr	r3, [pc, #220]	; (8001100 <MX_GPIO_Init+0x13c>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001026:	f003 0302 	and.w	r3, r3, #2
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	607b      	str	r3, [r7, #4]
 8001032:	4b33      	ldr	r3, [pc, #204]	; (8001100 <MX_GPIO_Init+0x13c>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001036:	4a32      	ldr	r2, [pc, #200]	; (8001100 <MX_GPIO_Init+0x13c>)
 8001038:	f043 0308 	orr.w	r3, r3, #8
 800103c:	6313      	str	r3, [r2, #48]	; 0x30
 800103e:	4b30      	ldr	r3, [pc, #192]	; (8001100 <MX_GPIO_Init+0x13c>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	f003 0308 	and.w	r3, r3, #8
 8001046:	607b      	str	r3, [r7, #4]
 8001048:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, L_MOTOR_EN_Pin|R_MOTOR_EN_Pin|L_MOTOR_DIR_Pin|R_MOTOR_DIR_Pin, GPIO_PIN_RESET);
 800104a:	2200      	movs	r2, #0
 800104c:	f640 0107 	movw	r1, #2055	; 0x807
 8001050:	482c      	ldr	r0, [pc, #176]	; (8001104 <MX_GPIO_Init+0x140>)
 8001052:	f002 fbbd 	bl	80037d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8001056:	2200      	movs	r2, #0
 8001058:	2120      	movs	r1, #32
 800105a:	482b      	ldr	r0, [pc, #172]	; (8001108 <MX_GPIO_Init+0x144>)
 800105c:	f002 fbb8 	bl	80037d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEAM_LED_GPIO_Port, TEAM_LED_Pin, GPIO_PIN_RESET);
 8001060:	2200      	movs	r2, #0
 8001062:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001066:	4829      	ldr	r0, [pc, #164]	; (800110c <MX_GPIO_Init+0x148>)
 8001068:	f002 fbb2 	bl	80037d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = L_MOTOR_EN_Pin|R_MOTOR_EN_Pin|L_MOTOR_DIR_Pin|R_MOTOR_DIR_Pin;
 800106c:	f640 0307 	movw	r3, #2055	; 0x807
 8001070:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001072:	2301      	movs	r3, #1
 8001074:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001076:	2300      	movs	r3, #0
 8001078:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107a:	2300      	movs	r3, #0
 800107c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800107e:	f107 0314 	add.w	r3, r7, #20
 8001082:	4619      	mov	r1, r3
 8001084:	481f      	ldr	r0, [pc, #124]	; (8001104 <MX_GPIO_Init+0x140>)
 8001086:	f002 f9f7 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 800108a:	2320      	movs	r3, #32
 800108c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800108e:	2301      	movs	r3, #1
 8001090:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	2300      	movs	r3, #0
 8001094:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001096:	2300      	movs	r3, #0
 8001098:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 800109a:	f107 0314 	add.w	r3, r7, #20
 800109e:	4619      	mov	r1, r3
 80010a0:	4819      	ldr	r0, [pc, #100]	; (8001108 <MX_GPIO_Init+0x144>)
 80010a2:	f002 f9e9 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WIFI_Pin;
 80010a6:	2301      	movs	r3, #1
 80010a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010aa:	2300      	movs	r3, #0
 80010ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ae:	2300      	movs	r3, #0
 80010b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WIFI_GPIO_Port, &GPIO_InitStruct);
 80010b2:	f107 0314 	add.w	r3, r7, #20
 80010b6:	4619      	mov	r1, r3
 80010b8:	4814      	ldr	r0, [pc, #80]	; (800110c <MX_GPIO_Init+0x148>)
 80010ba:	f002 f9dd 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = START_Pin;
 80010be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010c4:	2300      	movs	r3, #0
 80010c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010c8:	2302      	movs	r3, #2
 80010ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(START_GPIO_Port, &GPIO_InitStruct);
 80010cc:	f107 0314 	add.w	r3, r7, #20
 80010d0:	4619      	mov	r1, r3
 80010d2:	480c      	ldr	r0, [pc, #48]	; (8001104 <MX_GPIO_Init+0x140>)
 80010d4:	f002 f9d0 	bl	8003478 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TEAM_LED_Pin;
 80010d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010de:	2301      	movs	r3, #1
 80010e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e6:	2300      	movs	r3, #0
 80010e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TEAM_LED_GPIO_Port, &GPIO_InitStruct);
 80010ea:	f107 0314 	add.w	r3, r7, #20
 80010ee:	4619      	mov	r1, r3
 80010f0:	4806      	ldr	r0, [pc, #24]	; (800110c <MX_GPIO_Init+0x148>)
 80010f2:	f002 f9c1 	bl	8003478 <HAL_GPIO_Init>

}
 80010f6:	bf00      	nop
 80010f8:	3728      	adds	r7, #40	; 0x28
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40023800 	.word	0x40023800
 8001104:	40020800 	.word	0x40020800
 8001108:	40020000 	.word	0x40020000
 800110c:	40020400 	.word	0x40020400

08001110 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b086      	sub	sp, #24
 8001114:	af00      	add	r7, sp, #0
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	e00b      	b.n	800113a <_write+0x2a>
		HAL_UART_Transmit(&huart2, (uint8_t *) ptr++, 1, HAL_MAX_DELAY);
 8001122:	68b9      	ldr	r1, [r7, #8]
 8001124:	1c4b      	adds	r3, r1, #1
 8001126:	60bb      	str	r3, [r7, #8]
 8001128:	f04f 33ff 	mov.w	r3, #4294967295
 800112c:	2201      	movs	r2, #1
 800112e:	4807      	ldr	r0, [pc, #28]	; (800114c <_write+0x3c>)
 8001130:	f004 fb93 	bl	800585a <HAL_UART_Transmit>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	3301      	adds	r3, #1
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	697a      	ldr	r2, [r7, #20]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	429a      	cmp	r2, r3
 8001140:	dbef      	blt.n	8001122 <_write+0x12>
	}
	return len;
 8001142:	687b      	ldr	r3, [r7, #4]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3718      	adds	r7, #24
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	2000055c 	.word	0x2000055c

08001150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b090      	sub	sp, #64	; 0x40
 8001154:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001156:	f001 fbe5 	bl	8002924 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800115a:	f000 fa9f 	bl	800169c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800115e:	f7ff ff31 	bl	8000fc4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001162:	f7ff ff0f 	bl	8000f84 <MX_DMA_Init>
  MX_TIM1_Init();
 8001166:	f000 fc97 	bl	8001a98 <MX_TIM1_Init>
  MX_TIM8_Init();
 800116a:	f000 fe95 	bl	8001e98 <MX_TIM8_Init>
  MX_TIM11_Init();
 800116e:	f000 ff33 	bl	8001fd8 <MX_TIM11_Init>
  MX_TIM3_Init();
 8001172:	f000 fd37 	bl	8001be4 <MX_TIM3_Init>
  MX_TIM7_Init();
 8001176:	f000 fe59 	bl	8001e2c <MX_TIM7_Init>
  MX_TIM2_Init();
 800117a:	f000 fce5 	bl	8001b48 <MX_TIM2_Init>
  MX_TIM6_Init();
 800117e:	f000 fe1f 	bl	8001dc0 <MX_TIM6_Init>
  MX_TIM4_Init();
 8001182:	f000 fd83 	bl	8001c8c <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8001186:	f001 f99d 	bl	80024c4 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 800118a:	f000 fdcb 	bl	8001d24 <MX_TIM5_Init>
  MX_USART6_UART_Init();
 800118e:	f001 f9c3 	bl	8002518 <MX_USART6_UART_Init>
  MX_UART4_Init();
 8001192:	f001 f919 	bl	80023c8 <MX_UART4_Init>
  MX_UART5_Init();
 8001196:	f001 f941 	bl	800241c <MX_UART5_Init>
  MX_USART1_UART_Init();
 800119a:	f001 f969 	bl	8002470 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 800119e:	4894      	ldr	r0, [pc, #592]	; (80013f0 <main+0x2a0>)
 80011a0:	f003 f9b8 	bl	8004514 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3);
 80011a4:	4893      	ldr	r0, [pc, #588]	; (80013f4 <main+0x2a4>)
 80011a6:	f003 f9b5 	bl	8004514 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim5);
 80011aa:	4893      	ldr	r0, [pc, #588]	; (80013f8 <main+0x2a8>)
 80011ac:	f003 fa1a 	bl	80045e4 <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(&huart6, pData, 1);
 80011b0:	2201      	movs	r2, #1
 80011b2:	4992      	ldr	r1, [pc, #584]	; (80013fc <main+0x2ac>)
 80011b4:	4892      	ldr	r0, [pc, #584]	; (8001400 <main+0x2b0>)
 80011b6:	f004 fbe2 	bl	800597e <HAL_UART_Receive_IT>
  printf("Initializing propulsion system...");
 80011ba:	4892      	ldr	r0, [pc, #584]	; (8001404 <main+0x2b4>)
 80011bc:	f009 fbd0 	bl	800a960 <iprintf>
  propulsion_initialize();
 80011c0:	f007 f93a 	bl	8008438 <propulsion_initialize>
  propulsion_disableMotors();
 80011c4:	f007 f980 	bl	80084c8 <propulsion_disableMotors>
  avoidance_initialize();
 80011c8:	f005 fd6a 	bl	8006ca0 <avoidance_initialize>
  HAL_Delay(200);
 80011cc:	20c8      	movs	r0, #200	; 0xc8
 80011ce:	f001 fc1b 	bl	8002a08 <HAL_Delay>
  printf(" Done.\r\n");
 80011d2:	488d      	ldr	r0, [pc, #564]	; (8001408 <main+0x2b8>)
 80011d4:	f009 fc2a 	bl	800aa2c <puts>

  //HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
  //printf("Initializing strategy...");
  Strategy* strategy;
  int curveIndex = 0;
 80011d8:	2300      	movs	r3, #0
 80011da:	63bb      	str	r3, [r7, #56]	; 0x38
  int onSiteActionIndex = 0;
 80011dc:	2300      	movs	r3, #0
 80011de:	637b      	str	r3, [r7, #52]	; 0x34
  int onMoveActionIndex = 0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	633b      	str	r3, [r7, #48]	; 0x30

  robot.waitingForOnSiteAction = false;
 80011e4:	4b89      	ldr	r3, [pc, #548]	; (800140c <main+0x2bc>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	621a      	str	r2, [r3, #32]
  robot.waitingForOnMoveAction = false;
 80011ea:	4b88      	ldr	r3, [pc, #544]	; (800140c <main+0x2bc>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	625a      	str	r2, [r3, #36]	; 0x24
  robot.team = YELLOW;
 80011f0:	4b86      	ldr	r3, [pc, #536]	; (800140c <main+0x2bc>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  float t = 0;
 80011f8:	f04f 0300 	mov.w	r3, #0
 80011fc:	62fb      	str	r3, [r7, #44]	; 0x2c

  HAL_Delay(200);
 80011fe:	20c8      	movs	r0, #200	; 0xc8
 8001200:	f001 fc02 	bl	8002a08 <HAL_Delay>
  printf(" Done.\r\n");
 8001204:	4880      	ldr	r0, [pc, #512]	; (8001408 <main+0x2b8>)
 8001206:	f009 fc11 	bl	800aa2c <puts>

  //HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
  printf("Initializing lidar...");
 800120a:	4881      	ldr	r0, [pc, #516]	; (8001410 <main+0x2c0>)
 800120c:	f009 fba8 	bl	800a960 <iprintf>
  lidar_initialize();
 8001210:	f006 fd74 	bl	8007cfc <lidar_initialize>
  HAL_Delay(200);
 8001214:	20c8      	movs	r0, #200	; 0xc8
 8001216:	f001 fbf7 	bl	8002a08 <HAL_Delay>
  printf(" Done.\r\n");
 800121a:	487b      	ldr	r0, [pc, #492]	; (8001408 <main+0x2b8>)
 800121c:	f009 fc06 	bl	800aa2c <puts>

  bool waitingForMatchStart = true;
 8001220:	2301      	movs	r3, #1
 8001222:	62bb      	str	r3, [r7, #40]	; 0x28

  printf("Waiting for start...\r\n");
 8001224:	487b      	ldr	r0, [pc, #492]	; (8001414 <main+0x2c4>)
 8001226:	f009 fc01 	bl	800aa2c <puts>
  pData[0] = 'o';
 800122a:	4b74      	ldr	r3, [pc, #464]	; (80013fc <main+0x2ac>)
 800122c:	226f      	movs	r2, #111	; 0x6f
 800122e:	701a      	strb	r2, [r3, #0]
  int a = 0;
 8001230:	2300      	movs	r3, #0
 8001232:	627b      	str	r3, [r7, #36]	; 0x24
  while ((waitingForMatchStart == true)) {
 8001234:	e073      	b.n	800131e <main+0x1ce>
  	  waitingForMatchStart = HAL_GPIO_ReadPin(START_GPIO_Port, START_Pin);
 8001236:	f44f 7180 	mov.w	r1, #256	; 0x100
 800123a:	4877      	ldr	r0, [pc, #476]	; (8001418 <main+0x2c8>)
 800123c:	f002 fab0 	bl	80037a0 <HAL_GPIO_ReadPin>
 8001240:	4603      	mov	r3, r0
 8001242:	62bb      	str	r3, [r7, #40]	; 0x28
  	  if(wifiDataRX==0x84){
 8001244:	4b75      	ldr	r3, [pc, #468]	; (800141c <main+0x2cc>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	2b84      	cmp	r3, #132	; 0x84
 800124a:	d106      	bne.n	800125a <main+0x10a>
  		  waitingForMatchStart=0;
 800124c:	2300      	movs	r3, #0
 800124e:	62bb      	str	r3, [r7, #40]	; 0x28
  		  strategy = strategy_initialize(7);
 8001250:	2007      	movs	r0, #7
 8001252:	f008 f8c7 	bl	80093e4 <strategy_initialize>
 8001256:	63f8      	str	r0, [r7, #60]	; 0x3c
 8001258:	e061      	b.n	800131e <main+0x1ce>
  		  //WifiUartTXActivation();
  	  }
  	  else if((pData[0] >= '0' && pData[0] <= '9')  && a == 0)
 800125a:	4b68      	ldr	r3, [pc, #416]	; (80013fc <main+0x2ac>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b2f      	cmp	r3, #47	; 0x2f
 8001260:	d95d      	bls.n	800131e <main+0x1ce>
 8001262:	4b66      	ldr	r3, [pc, #408]	; (80013fc <main+0x2ac>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	2b39      	cmp	r3, #57	; 0x39
 8001268:	d859      	bhi.n	800131e <main+0x1ce>
 800126a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126c:	2b00      	cmp	r3, #0
 800126e:	d156      	bne.n	800131e <main+0x1ce>
  	  {
  		  a = 1;
 8001270:	2301      	movs	r3, #1
 8001272:	627b      	str	r3, [r7, #36]	; 0x24
  	  	  switch(pData[0])
 8001274:	4b61      	ldr	r3, [pc, #388]	; (80013fc <main+0x2ac>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	3b30      	subs	r3, #48	; 0x30
 800127a:	2b06      	cmp	r3, #6
 800127c:	d84e      	bhi.n	800131c <main+0x1cc>
 800127e:	a201      	add	r2, pc, #4	; (adr r2, 8001284 <main+0x134>)
 8001280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001284:	080012a1 	.word	0x080012a1
 8001288:	080012b1 	.word	0x080012b1
 800128c:	080012c1 	.word	0x080012c1
 8001290:	080012d1 	.word	0x080012d1
 8001294:	080012e1 	.word	0x080012e1
 8001298:	080012f1 	.word	0x080012f1
 800129c:	08001307 	.word	0x08001307
  	      	{
  	  	  	case '0':
  	  	  		printf("Initializing strategy...0");
 80012a0:	485f      	ldr	r0, [pc, #380]	; (8001420 <main+0x2d0>)
 80012a2:	f009 fb5d 	bl	800a960 <iprintf>
  	  	  		strategy = strategy_initialize(0);
 80012a6:	2000      	movs	r0, #0
 80012a8:	f008 f89c 	bl	80093e4 <strategy_initialize>
 80012ac:	63f8      	str	r0, [r7, #60]	; 0x3c
  	       	    break;
 80012ae:	e036      	b.n	800131e <main+0x1ce>
  	      	case '1':
  	      		printf("Initializing strategy...1");
 80012b0:	485c      	ldr	r0, [pc, #368]	; (8001424 <main+0x2d4>)
 80012b2:	f009 fb55 	bl	800a960 <iprintf>
  	      		strategy = strategy_initialize(1);
 80012b6:	2001      	movs	r0, #1
 80012b8:	f008 f894 	bl	80093e4 <strategy_initialize>
 80012bc:	63f8      	str	r0, [r7, #60]	; 0x3c
  	            break;
 80012be:	e02e      	b.n	800131e <main+0x1ce>
  	      	case '2':
  	      		printf("Initializing strategy...2");
 80012c0:	4859      	ldr	r0, [pc, #356]	; (8001428 <main+0x2d8>)
 80012c2:	f009 fb4d 	bl	800a960 <iprintf>
  	      		strategy = strategy_initialize(2);
 80012c6:	2002      	movs	r0, #2
 80012c8:	f008 f88c 	bl	80093e4 <strategy_initialize>
 80012cc:	63f8      	str	r0, [r7, #60]	; 0x3c
  	      		break;
 80012ce:	e026      	b.n	800131e <main+0x1ce>
  	        case '3':
  	        	printf("Initializing strategy...3");
 80012d0:	4856      	ldr	r0, [pc, #344]	; (800142c <main+0x2dc>)
 80012d2:	f009 fb45 	bl	800a960 <iprintf>
  	        	strategy = strategy_initialize(3);
 80012d6:	2003      	movs	r0, #3
 80012d8:	f008 f884 	bl	80093e4 <strategy_initialize>
 80012dc:	63f8      	str	r0, [r7, #60]	; 0x3c
  	        	break;
 80012de:	e01e      	b.n	800131e <main+0x1ce>
  	        case '4':
  	        	printf("Initializing strategy...4");
 80012e0:	4853      	ldr	r0, [pc, #332]	; (8001430 <main+0x2e0>)
 80012e2:	f009 fb3d 	bl	800a960 <iprintf>
  	        	strategy = strategy_initialize(4);
 80012e6:	2004      	movs	r0, #4
 80012e8:	f008 f87c 	bl	80093e4 <strategy_initialize>
 80012ec:	63f8      	str	r0, [r7, #60]	; 0x3c
  	        	break;
 80012ee:	e016      	b.n	800131e <main+0x1ce>
  	        case '5':
  	        	printf("Initializing strategy...5");
 80012f0:	4850      	ldr	r0, [pc, #320]	; (8001434 <main+0x2e4>)
 80012f2:	f009 fb35 	bl	800a960 <iprintf>
  	        	strategy = strategy_initialize(5);
 80012f6:	2005      	movs	r0, #5
 80012f8:	f008 f874 	bl	80093e4 <strategy_initialize>
 80012fc:	63f8      	str	r0, [r7, #60]	; 0x3c
  	        	switchTeam(strategy);
 80012fe:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001300:	f008 fbc6 	bl	8009a90 <switchTeam>
  	            break;
 8001304:	e00b      	b.n	800131e <main+0x1ce>
  	        case '6':
  	        	printf("Initializing strategy...6");
 8001306:	484c      	ldr	r0, [pc, #304]	; (8001438 <main+0x2e8>)
 8001308:	f009 fb2a 	bl	800a960 <iprintf>
  	        	strategy = strategy_initialize(6);
 800130c:	2006      	movs	r0, #6
 800130e:	f008 f869 	bl	80093e4 <strategy_initialize>
 8001312:	63f8      	str	r0, [r7, #60]	; 0x3c
  	        	switchTeam(strategy);
 8001314:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001316:	f008 fbbb 	bl	8009a90 <switchTeam>
  	        	break;
 800131a:	e000      	b.n	800131e <main+0x1ce>
  	        default:
  	            break;
 800131c:	bf00      	nop
  while ((waitingForMatchStart == true)) {
 800131e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001320:	2b01      	cmp	r3, #1
 8001322:	d088      	beq.n	8001236 <main+0xe6>
  	      	}
  	  }
  }
  propulsion_enableMotors();
 8001324:	f007 f8c0 	bl	80084a8 <propulsion_enableMotors>

  printf("Initializing odometry...");
 8001328:	4844      	ldr	r0, [pc, #272]	; (800143c <main+0x2ec>)
 800132a:	f009 fb19 	bl	800a960 <iprintf>
  Vector2 start = strategy->path[0]->p1;
 800132e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	681a      	ldr	r2, [r3, #0]
 8001334:	f107 0310 	add.w	r3, r7, #16
 8001338:	e892 0003 	ldmia.w	r2, {r0, r1}
 800133c:	e883 0003 	stmia.w	r3, {r0, r1}
  Vector2 startTangent = strategy->path[0]->p2;
 8001340:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	f107 0308 	add.w	r3, r7, #8
 800134a:	3208      	adds	r2, #8
 800134c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001350:	e883 0003 	stmia.w	r3, {r0, r1}
  float startAngle = vector2_angle(vector2_diff(startTangent, start));
 8001354:	ed97 6a04 	vldr	s12, [r7, #16]
 8001358:	edd7 6a05 	vldr	s13, [r7, #20]
 800135c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001360:	edd7 7a03 	vldr	s15, [r7, #12]
 8001364:	eeb0 1a46 	vmov.f32	s2, s12
 8001368:	eef0 1a66 	vmov.f32	s3, s13
 800136c:	eeb0 0a47 	vmov.f32	s0, s14
 8001370:	eef0 0a67 	vmov.f32	s1, s15
 8001374:	f008 fcaa 	bl	8009ccc <vector2_diff>
 8001378:	eeb0 7a40 	vmov.f32	s14, s0
 800137c:	eef0 7a60 	vmov.f32	s15, s1
 8001380:	ed87 7a06 	vstr	s14, [r7, #24]
 8001384:	edc7 7a07 	vstr	s15, [r7, #28]
 8001388:	ed97 7a06 	vldr	s14, [r7, #24]
 800138c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001390:	eeb0 0a47 	vmov.f32	s0, s14
 8001394:	eef0 0a67 	vmov.f32	s1, s15
 8001398:	f008 fc35 	bl	8009c06 <vector2_angle>
 800139c:	ed87 0a08 	vstr	s0, [r7, #32]
  odometry_setPosition(start.x, start.y);
 80013a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80013a4:	ed97 7a05 	vldr	s14, [r7, #20]
 80013a8:	eef0 0a47 	vmov.f32	s1, s14
 80013ac:	eeb0 0a67 	vmov.f32	s0, s15
 80013b0:	f006 fffc 	bl	80083ac <odometry_setPosition>
  odometry_setAngle(startAngle);
 80013b4:	ed97 0a08 	vldr	s0, [r7, #32]
 80013b8:	f007 f80e 	bl	80083d8 <odometry_setAngle>
  robot.measuredSpeed = 0;
 80013bc:	4b13      	ldr	r3, [pc, #76]	; (800140c <main+0x2bc>)
 80013be:	f04f 0200 	mov.w	r2, #0
 80013c2:	61da      	str	r2, [r3, #28]
  odometry_startKalman();
 80013c4:	f007 f818 	bl	80083f8 <odometry_startKalman>
  HAL_Delay(200);
 80013c8:	20c8      	movs	r0, #200	; 0xc8
 80013ca:	f001 fb1d 	bl	8002a08 <HAL_Delay>
  printf(" Done.\r\n");
 80013ce:	480e      	ldr	r0, [pc, #56]	; (8001408 <main+0x2b8>)
 80013d0:	f009 fb2c 	bl	800aa2c <puts>

  printf("Go!\r\n");
 80013d4:	481a      	ldr	r0, [pc, #104]	; (8001440 <main+0x2f0>)
 80013d6:	f009 fb29 	bl	800aa2c <puts>

  //odometry_setPosition(0, 0);
  //odometry_setAngle(0);

  HAL_UART_Receive_DMA(&huart4, &lidarBuf[0], 3);//HAL_UART_Receive_IT(&huart4, &lidarData, 1);
 80013da:	2203      	movs	r2, #3
 80013dc:	4919      	ldr	r1, [pc, #100]	; (8001444 <main+0x2f4>)
 80013de:	481a      	ldr	r0, [pc, #104]	; (8001448 <main+0x2f8>)
 80013e0:	f004 fafd 	bl	80059de <HAL_UART_Receive_DMA>
  HAL_UART_Receive_IT(&huart6, &armData, 1);
 80013e4:	2201      	movs	r2, #1
 80013e6:	4919      	ldr	r1, [pc, #100]	; (800144c <main+0x2fc>)
 80013e8:	4805      	ldr	r0, [pc, #20]	; (8001400 <main+0x2b0>)
 80013ea:	f004 fac8 	bl	800597e <HAL_UART_Receive_IT>
	  }

	  HAL_Delay(100);
  }*/

  while (onSiteActionIndex < strategy->onSiteActionsLengths[0]) {
 80013ee:	e056      	b.n	800149e <main+0x34e>
 80013f0:	20000208 	.word	0x20000208
 80013f4:	20000298 	.word	0x20000298
 80013f8:	20000328 	.word	0x20000328
 80013fc:	20000d90 	.word	0x20000d90
 8001400:	200005a0 	.word	0x200005a0
 8001404:	0800ee20 	.word	0x0800ee20
 8001408:	0800ee44 	.word	0x0800ee44
 800140c:	20000d38 	.word	0x20000d38
 8001410:	0800ee4c 	.word	0x0800ee4c
 8001414:	0800ee64 	.word	0x0800ee64
 8001418:	40020800 	.word	0x40020800
 800141c:	20000d8e 	.word	0x20000d8e
 8001420:	0800ee7c 	.word	0x0800ee7c
 8001424:	0800ee98 	.word	0x0800ee98
 8001428:	0800eeb4 	.word	0x0800eeb4
 800142c:	0800eed0 	.word	0x0800eed0
 8001430:	0800eeec 	.word	0x0800eeec
 8001434:	0800ef08 	.word	0x0800ef08
 8001438:	0800ef24 	.word	0x0800ef24
 800143c:	0800ef40 	.word	0x0800ef40
 8001440:	0800ef5c 	.word	0x0800ef5c
 8001444:	20000d94 	.word	0x20000d94
 8001448:	20000490 	.word	0x20000490
 800144c:	20000d8c 	.word	0x20000d8c
	  uint8_t action = strategy->onSiteActions[0][onSiteActionIndex];
 8001450:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001452:	691b      	ldr	r3, [r3, #16]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001458:	4413      	add	r3, r2
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	71fb      	strb	r3, [r7, #7]
	  serial_send(&action, 1, 6);
 800145e:	1dfb      	adds	r3, r7, #7
 8001460:	2206      	movs	r2, #6
 8001462:	2101      	movs	r1, #1
 8001464:	4618      	mov	r0, r3
 8001466:	f007 fea7 	bl	80091b8 <serial_send>
	  robot.waitingForOnSiteAction = true;
 800146a:	4b85      	ldr	r3, [pc, #532]	; (8001680 <main+0x530>)
 800146c:	2201      	movs	r2, #1
 800146e:	621a      	str	r2, [r3, #32]

	  printf("Waiting for 0xFF...\r\n");
 8001470:	4884      	ldr	r0, [pc, #528]	; (8001684 <main+0x534>)
 8001472:	f009 fadb 	bl	800aa2c <puts>
	  printf("%d\r\n", robot.waitingForOnSiteAction);
 8001476:	4b82      	ldr	r3, [pc, #520]	; (8001680 <main+0x530>)
 8001478:	6a1b      	ldr	r3, [r3, #32]
 800147a:	4619      	mov	r1, r3
 800147c:	4882      	ldr	r0, [pc, #520]	; (8001688 <main+0x538>)
 800147e:	f009 fa6f 	bl	800a960 <iprintf>
	  while (robot.waitingForOnSiteAction) {}
 8001482:	bf00      	nop
 8001484:	4b7e      	ldr	r3, [pc, #504]	; (8001680 <main+0x530>)
 8001486:	6a1b      	ldr	r3, [r3, #32]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d1fb      	bne.n	8001484 <main+0x334>
	  printf("%d\r\n", robot.waitingForOnSiteAction);
 800148c:	4b7c      	ldr	r3, [pc, #496]	; (8001680 <main+0x530>)
 800148e:	6a1b      	ldr	r3, [r3, #32]
 8001490:	4619      	mov	r1, r3
 8001492:	487d      	ldr	r0, [pc, #500]	; (8001688 <main+0x538>)
 8001494:	f009 fa64 	bl	800a960 <iprintf>
	  onSiteActionIndex++;
 8001498:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800149a:	3301      	adds	r3, #1
 800149c:	637b      	str	r3, [r7, #52]	; 0x34
  while (onSiteActionIndex < strategy->onSiteActionsLengths[0]) {
 800149e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014a0:	699b      	ldr	r3, [r3, #24]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80014a6:	429a      	cmp	r2, r3
 80014a8:	dbd2      	blt.n	8001450 <main+0x300>
  }

  printf("About to move...\r\n");
 80014aa:	4878      	ldr	r0, [pc, #480]	; (800168c <main+0x53c>)
 80014ac:	f009 fabe 	bl	800aa2c <puts>

  while (1) {
	  if (onMoveActionIndex < strategy->onMoveActionsLengths[curveIndex]
 80014b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014b2:	69da      	ldr	r2, [r3, #28]
 80014b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	4413      	add	r3, r2
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014be:	429a      	cmp	r2, r3
 80014c0:	da1a      	bge.n	80014f8 <main+0x3a8>
              && !robot.waitingForOnMoveAction
 80014c2:	4b6f      	ldr	r3, [pc, #444]	; (8001680 <main+0x530>)
 80014c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d116      	bne.n	80014f8 <main+0x3a8>
			  && !robot.waitingForOnSiteAction) {
 80014ca:	4b6d      	ldr	r3, [pc, #436]	; (8001680 <main+0x530>)
 80014cc:	6a1b      	ldr	r3, [r3, #32]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d112      	bne.n	80014f8 <main+0x3a8>
		  uint8_t action = strategy->onMoveActions[curveIndex][onMoveActionIndex];
 80014d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014d4:	695a      	ldr	r2, [r3, #20]
 80014d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	4413      	add	r3, r2
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80014e0:	4413      	add	r3, r2
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	71bb      	strb	r3, [r7, #6]
		  serial_send(&action, 1, 6);
 80014e6:	1dbb      	adds	r3, r7, #6
 80014e8:	2206      	movs	r2, #6
 80014ea:	2101      	movs	r1, #1
 80014ec:	4618      	mov	r0, r3
 80014ee:	f007 fe63 	bl	80091b8 <serial_send>
		  robot.waitingForOnMoveAction = true;
 80014f2:	4b63      	ldr	r3, [pc, #396]	; (8001680 <main+0x530>)
 80014f4:	2201      	movs	r2, #1
 80014f6:	625a      	str	r2, [r3, #36]	; 0x24
	  }

	  avoidance_update(t, strategy->directions[curveIndex]);
 80014f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80014fa:	689a      	ldr	r2, [r3, #8]
 80014fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80014fe:	4413      	add	r3, r2
 8001500:	f993 3000 	ldrsb.w	r3, [r3]
 8001504:	4618      	mov	r0, r3
 8001506:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 800150a:	f005 fbe5 	bl	8006cd8 <avoidance_update>

	  if (avoidanceState == PATH_CLEAR && curveIndex < strategy->length) {
 800150e:	4b60      	ldr	r3, [pc, #384]	; (8001690 <main+0x540>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d129      	bne.n	800156a <main+0x41a>
 8001516:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800151c:	429a      	cmp	r2, r3
 800151e:	da24      	bge.n	800156a <main+0x41a>
		  t = propulsion_followBezier(
				  strategy->path[curveIndex],
 8001520:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001522:	685a      	ldr	r2, [r3, #4]
 8001524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	4413      	add	r3, r2
		  t = propulsion_followBezier(
 800152a:	6818      	ldr	r0, [r3, #0]
				  strategy->directions[curveIndex],
 800152c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800152e:	689a      	ldr	r2, [r3, #8]
 8001530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001532:	4413      	add	r3, r2
		  t = propulsion_followBezier(
 8001534:	f993 1000 	ldrsb.w	r1, [r3]
				  strategy->speeds[curveIndex],
 8001538:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800153a:	68da      	ldr	r2, [r3, #12]
 800153c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	4413      	add	r3, r2
		  t = propulsion_followBezier(
 8001542:	edd3 7a00 	vldr	s15, [r3]
				  strategy->speeds[curveIndex+1],
 8001546:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001548:	68da      	ldr	r2, [r3, #12]
 800154a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800154c:	3301      	adds	r3, #1
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	4413      	add	r3, r2
		  t = propulsion_followBezier(
 8001552:	ed93 7a00 	vldr	s14, [r3]
 8001556:	2200      	movs	r2, #0
 8001558:	eef0 0a47 	vmov.f32	s1, s14
 800155c:	eeb0 0a67 	vmov.f32	s0, s15
 8001560:	f007 fcb2 	bl	8008ec8 <propulsion_followBezier>
 8001564:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
 8001568:	e034      	b.n	80015d4 <main+0x484>
				  false
		  );
	  } else if (avoidanceState == PATH_OBSTRUCTED) {
 800156a:	4b49      	ldr	r3, [pc, #292]	; (8001690 <main+0x540>)
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	2b02      	cmp	r3, #2
 8001570:	d108      	bne.n	8001584 <main+0x434>
		  propulsion_setSpeeds(0, 0, 0);
 8001572:	ed9f 1a48 	vldr	s2, [pc, #288]	; 8001694 <main+0x544>
 8001576:	eddf 0a47 	vldr	s1, [pc, #284]	; 8001694 <main+0x544>
 800157a:	ed9f 0a46 	vldr	s0, [pc, #280]	; 8001694 <main+0x544>
 800157e:	f006 ffb3 	bl	80084e8 <propulsion_setSpeeds>
 8001582:	e027      	b.n	80015d4 <main+0x484>
	  } else if (avoidanceState == BACKTRACKING) {
 8001584:	4b42      	ldr	r3, [pc, #264]	; (8001690 <main+0x540>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	2b03      	cmp	r3, #3
 800158a:	d123      	bne.n	80015d4 <main+0x484>
		  t = propulsion_followBezier(
				  strategy->path[curveIndex],
 800158c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800158e:	685a      	ldr	r2, [r3, #4]
 8001590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	4413      	add	r3, r2
		  t = propulsion_followBezier(
 8001596:	6818      	ldr	r0, [r3, #0]
				  strategy->directions[curveIndex],
 8001598:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800159a:	689a      	ldr	r2, [r3, #8]
 800159c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800159e:	4413      	add	r3, r2
		  t = propulsion_followBezier(
 80015a0:	f993 1000 	ldrsb.w	r1, [r3]
				  strategy->speeds[curveIndex],
 80015a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015a6:	68da      	ldr	r2, [r3, #12]
 80015a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	4413      	add	r3, r2
		  t = propulsion_followBezier(
 80015ae:	edd3 7a00 	vldr	s15, [r3]
				  strategy->speeds[curveIndex+1],
 80015b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80015b4:	68da      	ldr	r2, [r3, #12]
 80015b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015b8:	3301      	adds	r3, #1
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	4413      	add	r3, r2
		  t = propulsion_followBezier(
 80015be:	ed93 7a00 	vldr	s14, [r3]
 80015c2:	2201      	movs	r2, #1
 80015c4:	eef0 0a47 	vmov.f32	s1, s14
 80015c8:	eeb0 0a67 	vmov.f32	s0, s15
 80015cc:	f007 fc7c 	bl	8008ec8 <propulsion_followBezier>
 80015d0:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
				  true
		  );
	  }

	  if (t > 0.99 && !robot.waitingForOnMoveAction) {
 80015d4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80015d6:	f7fe ffd7 	bl	8000588 <__aeabi_f2d>
 80015da:	a327      	add	r3, pc, #156	; (adr r3, 8001678 <main+0x528>)
 80015dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e0:	f7ff faba 	bl	8000b58 <__aeabi_dcmpgt>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d037      	beq.n	800165a <main+0x50a>
 80015ea:	4b25      	ldr	r3, [pc, #148]	; (8001680 <main+0x530>)
 80015ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d133      	bne.n	800165a <main+0x50a>
	      curveIndex = (curveIndex + 1);// % strategy->length;
 80015f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015f4:	3301      	adds	r3, #1
 80015f6:	63bb      	str	r3, [r7, #56]	; 0x38
	      onSiteActionIndex = 0;
 80015f8:	2300      	movs	r3, #0
 80015fa:	637b      	str	r3, [r7, #52]	; 0x34
	      while (onSiteActionIndex < strategy->onSiteActionsLengths[curveIndex]) {
 80015fc:	e022      	b.n	8001644 <main+0x4f4>
	    	  uint8_t action = strategy->onSiteActions[curveIndex][onSiteActionIndex];
 80015fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001600:	691a      	ldr	r2, [r3, #16]
 8001602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4413      	add	r3, r2
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800160c:	4413      	add	r3, r2
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	717b      	strb	r3, [r7, #5]
	    	  serial_send(&action, 1, 6);
 8001612:	1d7b      	adds	r3, r7, #5
 8001614:	2206      	movs	r2, #6
 8001616:	2101      	movs	r1, #1
 8001618:	4618      	mov	r0, r3
 800161a:	f007 fdcd 	bl	80091b8 <serial_send>
	    	  robot.waitingForOnSiteAction = true;
 800161e:	4b18      	ldr	r3, [pc, #96]	; (8001680 <main+0x530>)
 8001620:	2201      	movs	r2, #1
 8001622:	621a      	str	r2, [r3, #32]

	    	  while (robot.waitingForOnSiteAction) {
 8001624:	e007      	b.n	8001636 <main+0x4e6>
	    		  propulsion_setSpeeds(0, 0, 0);
 8001626:	ed9f 1a1b 	vldr	s2, [pc, #108]	; 8001694 <main+0x544>
 800162a:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8001694 <main+0x544>
 800162e:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8001694 <main+0x544>
 8001632:	f006 ff59 	bl	80084e8 <propulsion_setSpeeds>
	    	  while (robot.waitingForOnSiteAction) {
 8001636:	4b12      	ldr	r3, [pc, #72]	; (8001680 <main+0x530>)
 8001638:	6a1b      	ldr	r3, [r3, #32]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d1f3      	bne.n	8001626 <main+0x4d6>
	    	  }
	    	  onSiteActionIndex++;
 800163e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001640:	3301      	adds	r3, #1
 8001642:	637b      	str	r3, [r7, #52]	; 0x34
	      while (onSiteActionIndex < strategy->onSiteActionsLengths[curveIndex]) {
 8001644:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001646:	699a      	ldr	r2, [r3, #24]
 8001648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	4413      	add	r3, r2
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001652:	429a      	cmp	r2, r3
 8001654:	dbd3      	blt.n	80015fe <main+0x4ae>
	      }
	      onMoveActionIndex = 0;
 8001656:	2300      	movs	r3, #0
 8001658:	633b      	str	r3, [r7, #48]	; 0x30
	  }

	  if (curveIndex == strategy->length) {
 800165a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001660:	429a      	cmp	r2, r3
 8001662:	d000      	beq.n	8001666 <main+0x516>
	  if (onMoveActionIndex < strategy->onMoveActionsLengths[curveIndex]
 8001664:	e724      	b.n	80014b0 <main+0x360>
		  break;
 8001666:	bf00      	nop
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }

  propulsion_disableMotors();
 8001668:	f006 ff2e 	bl	80084c8 <propulsion_disableMotors>
  printf("Finished.\r\n");
 800166c:	480a      	ldr	r0, [pc, #40]	; (8001698 <main+0x548>)
 800166e:	f009 f9dd 	bl	800aa2c <puts>

  while (1) {
 8001672:	e7fe      	b.n	8001672 <main+0x522>
 8001674:	f3af 8000 	nop.w
 8001678:	7ae147ae 	.word	0x7ae147ae
 800167c:	3fefae14 	.word	0x3fefae14
 8001680:	20000d38 	.word	0x20000d38
 8001684:	0800ef64 	.word	0x0800ef64
 8001688:	0800ef7c 	.word	0x0800ef7c
 800168c:	0800ef84 	.word	0x0800ef84
 8001690:	20000648 	.word	0x20000648
 8001694:	00000000 	.word	0x00000000
 8001698:	0800ef98 	.word	0x0800ef98

0800169c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b094      	sub	sp, #80	; 0x50
 80016a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016a2:	f107 031c 	add.w	r3, r7, #28
 80016a6:	2234      	movs	r2, #52	; 0x34
 80016a8:	2100      	movs	r1, #0
 80016aa:	4618      	mov	r0, r3
 80016ac:	f009 fa9e 	bl	800abec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016b0:	f107 0308 	add.w	r3, r7, #8
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]
 80016b8:	605a      	str	r2, [r3, #4]
 80016ba:	609a      	str	r2, [r3, #8]
 80016bc:	60da      	str	r2, [r3, #12]
 80016be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016c0:	2300      	movs	r3, #0
 80016c2:	607b      	str	r3, [r7, #4]
 80016c4:	4b2d      	ldr	r3, [pc, #180]	; (800177c <SystemClock_Config+0xe0>)
 80016c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c8:	4a2c      	ldr	r2, [pc, #176]	; (800177c <SystemClock_Config+0xe0>)
 80016ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016ce:	6413      	str	r3, [r2, #64]	; 0x40
 80016d0:	4b2a      	ldr	r3, [pc, #168]	; (800177c <SystemClock_Config+0xe0>)
 80016d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016d8:	607b      	str	r3, [r7, #4]
 80016da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016dc:	2300      	movs	r3, #0
 80016de:	603b      	str	r3, [r7, #0]
 80016e0:	4b27      	ldr	r3, [pc, #156]	; (8001780 <SystemClock_Config+0xe4>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a26      	ldr	r2, [pc, #152]	; (8001780 <SystemClock_Config+0xe4>)
 80016e6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80016ea:	6013      	str	r3, [r2, #0]
 80016ec:	4b24      	ldr	r3, [pc, #144]	; (8001780 <SystemClock_Config+0xe4>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016f4:	603b      	str	r3, [r7, #0]
 80016f6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016f8:	2302      	movs	r3, #2
 80016fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016fc:	2301      	movs	r3, #1
 80016fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001700:	2310      	movs	r3, #16
 8001702:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001704:	2302      	movs	r3, #2
 8001706:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001708:	2300      	movs	r3, #0
 800170a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800170c:	2310      	movs	r3, #16
 800170e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001710:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8001714:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001716:	2302      	movs	r3, #2
 8001718:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800171a:	2302      	movs	r3, #2
 800171c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800171e:	2302      	movs	r3, #2
 8001720:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001722:	f107 031c 	add.w	r3, r7, #28
 8001726:	4618      	mov	r0, r3
 8001728:	f002 fc06 	bl	8003f38 <HAL_RCC_OscConfig>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001732:	f000 f827 	bl	8001784 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001736:	f002 f865 	bl	8003804 <HAL_PWREx_EnableOverDrive>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001740:	f000 f820 	bl	8001784 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001744:	230f      	movs	r3, #15
 8001746:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001748:	2302      	movs	r3, #2
 800174a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800174c:	2300      	movs	r3, #0
 800174e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001750:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001754:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001756:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800175a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800175c:	f107 0308 	add.w	r3, r7, #8
 8001760:	2105      	movs	r1, #5
 8001762:	4618      	mov	r0, r3
 8001764:	f002 f89e 	bl	80038a4 <HAL_RCC_ClockConfig>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800176e:	f000 f809 	bl	8001784 <Error_Handler>
  }
}
 8001772:	bf00      	nop
 8001774:	3750      	adds	r7, #80	; 0x50
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40023800 	.word	0x40023800
 8001780:	40007000 	.word	0x40007000

08001784 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001788:	b672      	cpsid	i
}
 800178a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  printf("A runtime error occurred.\r\n");
 800178c:	4801      	ldr	r0, [pc, #4]	; (8001794 <Error_Handler+0x10>)
 800178e:	f009 f94d 	bl	800aa2c <puts>
  while (1) {
 8001792:	e7fe      	b.n	8001792 <Error_Handler+0xe>
 8001794:	0800efa4 	.word	0x0800efa4

08001798 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800179e:	2300      	movs	r3, #0
 80017a0:	607b      	str	r3, [r7, #4]
 80017a2:	4b10      	ldr	r3, [pc, #64]	; (80017e4 <HAL_MspInit+0x4c>)
 80017a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a6:	4a0f      	ldr	r2, [pc, #60]	; (80017e4 <HAL_MspInit+0x4c>)
 80017a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017ac:	6453      	str	r3, [r2, #68]	; 0x44
 80017ae:	4b0d      	ldr	r3, [pc, #52]	; (80017e4 <HAL_MspInit+0x4c>)
 80017b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017b6:	607b      	str	r3, [r7, #4]
 80017b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017ba:	2300      	movs	r3, #0
 80017bc:	603b      	str	r3, [r7, #0]
 80017be:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <HAL_MspInit+0x4c>)
 80017c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c2:	4a08      	ldr	r2, [pc, #32]	; (80017e4 <HAL_MspInit+0x4c>)
 80017c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017c8:	6413      	str	r3, [r2, #64]	; 0x40
 80017ca:	4b06      	ldr	r3, [pc, #24]	; (80017e4 <HAL_MspInit+0x4c>)
 80017cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017d2:	603b      	str	r3, [r7, #0]
 80017d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017d6:	bf00      	nop
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	40023800 	.word	0x40023800

080017e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017ec:	e7fe      	b.n	80017ec <NMI_Handler+0x4>
	...

080017f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  printf("A hard fault occurred.\r\n");
 80017f4:	4801      	ldr	r0, [pc, #4]	; (80017fc <HardFault_Handler+0xc>)
 80017f6:	f009 f919 	bl	800aa2c <puts>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017fa:	e7fe      	b.n	80017fa <HardFault_Handler+0xa>
 80017fc:	0800efc0 	.word	0x0800efc0

08001800 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
  printf("A memory management fault occurred.\r\n");
 8001804:	4801      	ldr	r0, [pc, #4]	; (800180c <MemManage_Handler+0xc>)
 8001806:	f009 f911 	bl	800aa2c <puts>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800180a:	e7fe      	b.n	800180a <MemManage_Handler+0xa>
 800180c:	0800efd8 	.word	0x0800efd8

08001810 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001814:	e7fe      	b.n	8001814 <BusFault_Handler+0x4>

08001816 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001816:	b480      	push	{r7}
 8001818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800181a:	e7fe      	b.n	800181a <UsageFault_Handler+0x4>

0800181c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001820:	bf00      	nop
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr

0800182a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800182a:	b480      	push	{r7}
 800182c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800182e:	bf00      	nop
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr

08001838 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800183c:	bf00      	nop
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr

08001846 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001846:	b580      	push	{r7, lr}
 8001848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800184a:	f001 f8bd 	bl	80029c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800184e:	bf00      	nop
 8001850:	bd80      	pop	{r7, pc}
	...

08001854 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001858:	4802      	ldr	r0, [pc, #8]	; (8001864 <DMA1_Stream2_IRQHandler+0x10>)
 800185a:	f001 fba3 	bl	8002fa4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	200005e4 	.word	0x200005e4

08001868 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800186c:	4802      	ldr	r0, [pc, #8]	; (8001878 <TIM2_IRQHandler+0x10>)
 800186e:	f003 f8f1 	bl	8004a54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000250 	.word	0x20000250

0800187c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001880:	4802      	ldr	r0, [pc, #8]	; (800188c <TIM4_IRQHandler+0x10>)
 8001882:	f003 f8e7 	bl	8004a54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	200002e0 	.word	0x200002e0

08001890 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001894:	4802      	ldr	r0, [pc, #8]	; (80018a0 <USART1_IRQHandler+0x10>)
 8001896:	f004 f8d3 	bl	8005a40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20000518 	.word	0x20000518

080018a4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
  //propulsion_updatePosition(0.01);
  //lidar_incrementTime(10);
  odometry_updatePosition();
 80018a8:	f006 fc1a 	bl	80080e0 <odometry_updatePosition>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80018ac:	4802      	ldr	r0, [pc, #8]	; (80018b8 <TIM5_IRQHandler+0x14>)
 80018ae:	f003 f8d1 	bl	8004a54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80018b2:	bf00      	nop
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000328 	.word	0x20000328

080018bc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80018c0:	4802      	ldr	r0, [pc, #8]	; (80018cc <UART4_IRQHandler+0x10>)
 80018c2:	f004 f8bd 	bl	8005a40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80018c6:	bf00      	nop
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000490 	.word	0x20000490

080018d0 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80018d4:	4802      	ldr	r0, [pc, #8]	; (80018e0 <UART5_IRQHandler+0x10>)
 80018d6:	f004 f8b3 	bl	8005a40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	200004d4 	.word	0x200004d4

080018e4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80018e8:	4802      	ldr	r0, [pc, #8]	; (80018f4 <TIM6_DAC_IRQHandler+0x10>)
 80018ea:	f003 f8b3 	bl	8004a54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20000370 	.word	0x20000370

080018f8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80018fc:	4802      	ldr	r0, [pc, #8]	; (8001908 <TIM7_IRQHandler+0x10>)
 80018fe:	f003 f8a9 	bl	8004a54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	200003b8 	.word	0x200003b8

0800190c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001910:	4802      	ldr	r0, [pc, #8]	; (800191c <USART6_IRQHandler+0x10>)
 8001912:	f004 f895 	bl	8005a40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200005a0 	.word	0x200005a0

08001920 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
	return 1;
 8001924:	2301      	movs	r3, #1
}
 8001926:	4618      	mov	r0, r3
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <_kill>:

int _kill(int pid, int sig)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800193a:	f009 f9b9 	bl	800acb0 <__errno>
 800193e:	4603      	mov	r3, r0
 8001940:	2216      	movs	r2, #22
 8001942:	601a      	str	r2, [r3, #0]
	return -1;
 8001944:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001948:	4618      	mov	r0, r3
 800194a:	3708      	adds	r7, #8
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}

08001950 <_exit>:

void _exit (int status)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001958:	f04f 31ff 	mov.w	r1, #4294967295
 800195c:	6878      	ldr	r0, [r7, #4]
 800195e:	f7ff ffe7 	bl	8001930 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001962:	e7fe      	b.n	8001962 <_exit+0x12>

08001964 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b086      	sub	sp, #24
 8001968:	af00      	add	r7, sp, #0
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]
 8001974:	e00a      	b.n	800198c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001976:	f3af 8000 	nop.w
 800197a:	4601      	mov	r1, r0
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	1c5a      	adds	r2, r3, #1
 8001980:	60ba      	str	r2, [r7, #8]
 8001982:	b2ca      	uxtb	r2, r1
 8001984:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	3301      	adds	r3, #1
 800198a:	617b      	str	r3, [r7, #20]
 800198c:	697a      	ldr	r2, [r7, #20]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	429a      	cmp	r2, r3
 8001992:	dbf0      	blt.n	8001976 <_read+0x12>
	}

return len;
 8001994:	687b      	ldr	r3, [r7, #4]
}
 8001996:	4618      	mov	r0, r3
 8001998:	3718      	adds	r7, #24
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <_close>:
	}
	return len;
}

int _close(int file)
{
 800199e:	b480      	push	{r7}
 80019a0:	b083      	sub	sp, #12
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
	return -1;
 80019a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019aa:	4618      	mov	r0, r3
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr

080019b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019b6:	b480      	push	{r7}
 80019b8:	b083      	sub	sp, #12
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
 80019be:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80019c6:	605a      	str	r2, [r3, #4]
	return 0;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	370c      	adds	r7, #12
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <_isatty>:

int _isatty(int file)
{
 80019d6:	b480      	push	{r7}
 80019d8:	b083      	sub	sp, #12
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
	return 1;
 80019de:	2301      	movs	r3, #1
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
	return 0;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3714      	adds	r7, #20
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
	...

08001a08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b086      	sub	sp, #24
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a10:	4a14      	ldr	r2, [pc, #80]	; (8001a64 <_sbrk+0x5c>)
 8001a12:	4b15      	ldr	r3, [pc, #84]	; (8001a68 <_sbrk+0x60>)
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a1c:	4b13      	ldr	r3, [pc, #76]	; (8001a6c <_sbrk+0x64>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d102      	bne.n	8001a2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a24:	4b11      	ldr	r3, [pc, #68]	; (8001a6c <_sbrk+0x64>)
 8001a26:	4a12      	ldr	r2, [pc, #72]	; (8001a70 <_sbrk+0x68>)
 8001a28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a2a:	4b10      	ldr	r3, [pc, #64]	; (8001a6c <_sbrk+0x64>)
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4413      	add	r3, r2
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d207      	bcs.n	8001a48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a38:	f009 f93a 	bl	800acb0 <__errno>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	220c      	movs	r2, #12
 8001a40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a42:	f04f 33ff 	mov.w	r3, #4294967295
 8001a46:	e009      	b.n	8001a5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a48:	4b08      	ldr	r3, [pc, #32]	; (8001a6c <_sbrk+0x64>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a4e:	4b07      	ldr	r3, [pc, #28]	; (8001a6c <_sbrk+0x64>)
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4413      	add	r3, r2
 8001a56:	4a05      	ldr	r2, [pc, #20]	; (8001a6c <_sbrk+0x64>)
 8001a58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3718      	adds	r7, #24
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20020000 	.word	0x20020000
 8001a68:	00000400 	.word	0x00000400
 8001a6c:	20000204 	.word	0x20000204
 8001a70:	20001aa8 	.word	0x20001aa8

08001a74 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a78:	4b06      	ldr	r3, [pc, #24]	; (8001a94 <SystemInit+0x20>)
 8001a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a7e:	4a05      	ldr	r2, [pc, #20]	; (8001a94 <SystemInit+0x20>)
 8001a80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a84:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a88:	bf00      	nop
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	e000ed00 	.word	0xe000ed00

08001a98 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim11;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b08c      	sub	sp, #48	; 0x30
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a9e:	f107 030c 	add.w	r3, r7, #12
 8001aa2:	2224      	movs	r2, #36	; 0x24
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f009 f8a0 	bl	800abec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aac:	1d3b      	adds	r3, r7, #4
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ab4:	4b22      	ldr	r3, [pc, #136]	; (8001b40 <MX_TIM1_Init+0xa8>)
 8001ab6:	4a23      	ldr	r2, [pc, #140]	; (8001b44 <MX_TIM1_Init+0xac>)
 8001ab8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001aba:	4b21      	ldr	r3, [pc, #132]	; (8001b40 <MX_TIM1_Init+0xa8>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ac0:	4b1f      	ldr	r3, [pc, #124]	; (8001b40 <MX_TIM1_Init+0xa8>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001ac6:	4b1e      	ldr	r3, [pc, #120]	; (8001b40 <MX_TIM1_Init+0xa8>)
 8001ac8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001acc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ace:	4b1c      	ldr	r3, [pc, #112]	; (8001b40 <MX_TIM1_Init+0xa8>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ad4:	4b1a      	ldr	r3, [pc, #104]	; (8001b40 <MX_TIM1_Init+0xa8>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ada:	4b19      	ldr	r3, [pc, #100]	; (8001b40 <MX_TIM1_Init+0xa8>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001aec:	2300      	movs	r3, #0
 8001aee:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001af0:	230a      	movs	r3, #10
 8001af2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001af4:	2300      	movs	r3, #0
 8001af6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001af8:	2301      	movs	r3, #1
 8001afa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001afc:	2300      	movs	r3, #0
 8001afe:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001b04:	f107 030c 	add.w	r3, r7, #12
 8001b08:	4619      	mov	r1, r3
 8001b0a:	480d      	ldr	r0, [pc, #52]	; (8001b40 <MX_TIM1_Init+0xa8>)
 8001b0c:	f002 fefc 	bl	8004908 <HAL_TIM_Encoder_Init>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001b16:	f7ff fe35 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b22:	1d3b      	adds	r3, r7, #4
 8001b24:	4619      	mov	r1, r3
 8001b26:	4806      	ldr	r0, [pc, #24]	; (8001b40 <MX_TIM1_Init+0xa8>)
 8001b28:	f003 fd68 	bl	80055fc <HAL_TIMEx_MasterConfigSynchronization>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001b32:	f7ff fe27 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b36:	bf00      	nop
 8001b38:	3730      	adds	r7, #48	; 0x30
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	20000208 	.word	0x20000208
 8001b44:	40010000 	.word	0x40010000

08001b48 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b086      	sub	sp, #24
 8001b4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b4e:	f107 0308 	add.w	r3, r7, #8
 8001b52:	2200      	movs	r2, #0
 8001b54:	601a      	str	r2, [r3, #0]
 8001b56:	605a      	str	r2, [r3, #4]
 8001b58:	609a      	str	r2, [r3, #8]
 8001b5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b5c:	463b      	mov	r3, r7
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b64:	4b1e      	ldr	r3, [pc, #120]	; (8001be0 <MX_TIM2_Init+0x98>)
 8001b66:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b6a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2686;
 8001b6c:	4b1c      	ldr	r3, [pc, #112]	; (8001be0 <MX_TIM2_Init+0x98>)
 8001b6e:	f640 227e 	movw	r2, #2686	; 0xa7e
 8001b72:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b74:	4b1a      	ldr	r3, [pc, #104]	; (8001be0 <MX_TIM2_Init+0x98>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001b7a:	4b19      	ldr	r3, [pc, #100]	; (8001be0 <MX_TIM2_Init+0x98>)
 8001b7c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b80:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b82:	4b17      	ldr	r3, [pc, #92]	; (8001be0 <MX_TIM2_Init+0x98>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b88:	4b15      	ldr	r3, [pc, #84]	; (8001be0 <MX_TIM2_Init+0x98>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b8e:	4814      	ldr	r0, [pc, #80]	; (8001be0 <MX_TIM2_Init+0x98>)
 8001b90:	f002 fc70 	bl	8004474 <HAL_TIM_Base_Init>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001b9a:	f7ff fdf3 	bl	8001784 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ba2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ba4:	f107 0308 	add.w	r3, r7, #8
 8001ba8:	4619      	mov	r1, r3
 8001baa:	480d      	ldr	r0, [pc, #52]	; (8001be0 <MX_TIM2_Init+0x98>)
 8001bac:	f003 f91c 	bl	8004de8 <HAL_TIM_ConfigClockSource>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001bb6:	f7ff fde5 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bc2:	463b      	mov	r3, r7
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4806      	ldr	r0, [pc, #24]	; (8001be0 <MX_TIM2_Init+0x98>)
 8001bc8:	f003 fd18 	bl	80055fc <HAL_TIMEx_MasterConfigSynchronization>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001bd2:	f7ff fdd7 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001bd6:	bf00      	nop
 8001bd8:	3718      	adds	r7, #24
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000250 	.word	0x20000250

08001be4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b08c      	sub	sp, #48	; 0x30
 8001be8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bea:	f107 030c 	add.w	r3, r7, #12
 8001bee:	2224      	movs	r2, #36	; 0x24
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f008 fffa 	bl	800abec <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bf8:	1d3b      	adds	r3, r7, #4
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c00:	4b20      	ldr	r3, [pc, #128]	; (8001c84 <MX_TIM3_Init+0xa0>)
 8001c02:	4a21      	ldr	r2, [pc, #132]	; (8001c88 <MX_TIM3_Init+0xa4>)
 8001c04:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c06:	4b1f      	ldr	r3, [pc, #124]	; (8001c84 <MX_TIM3_Init+0xa0>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c0c:	4b1d      	ldr	r3, [pc, #116]	; (8001c84 <MX_TIM3_Init+0xa0>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001c12:	4b1c      	ldr	r3, [pc, #112]	; (8001c84 <MX_TIM3_Init+0xa0>)
 8001c14:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c18:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c1a:	4b1a      	ldr	r3, [pc, #104]	; (8001c84 <MX_TIM3_Init+0xa0>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c20:	4b18      	ldr	r3, [pc, #96]	; (8001c84 <MX_TIM3_Init+0xa0>)
 8001c22:	2280      	movs	r2, #128	; 0x80
 8001c24:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c26:	2303      	movs	r3, #3
 8001c28:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c32:	2300      	movs	r3, #0
 8001c34:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c36:	2300      	movs	r3, #0
 8001c38:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c42:	2300      	movs	r3, #0
 8001c44:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001c4a:	f107 030c 	add.w	r3, r7, #12
 8001c4e:	4619      	mov	r1, r3
 8001c50:	480c      	ldr	r0, [pc, #48]	; (8001c84 <MX_TIM3_Init+0xa0>)
 8001c52:	f002 fe59 	bl	8004908 <HAL_TIM_Encoder_Init>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001c5c:	f7ff fd92 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c60:	2300      	movs	r3, #0
 8001c62:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c64:	2300      	movs	r3, #0
 8001c66:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c68:	1d3b      	adds	r3, r7, #4
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4805      	ldr	r0, [pc, #20]	; (8001c84 <MX_TIM3_Init+0xa0>)
 8001c6e:	f003 fcc5 	bl	80055fc <HAL_TIMEx_MasterConfigSynchronization>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001c78:	f7ff fd84 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c7c:	bf00      	nop
 8001c7e:	3730      	adds	r7, #48	; 0x30
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20000298 	.word	0x20000298
 8001c88:	40000400 	.word	0x40000400

08001c8c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b086      	sub	sp, #24
 8001c90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c92:	f107 0308 	add.w	r3, r7, #8
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]
 8001c9c:	609a      	str	r2, [r3, #8]
 8001c9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca0:	463b      	mov	r3, r7
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ca8:	4b1c      	ldr	r3, [pc, #112]	; (8001d1c <MX_TIM4_Init+0x90>)
 8001caa:	4a1d      	ldr	r2, [pc, #116]	; (8001d20 <MX_TIM4_Init+0x94>)
 8001cac:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8001cae:	4b1b      	ldr	r3, [pc, #108]	; (8001d1c <MX_TIM4_Init+0x90>)
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb4:	4b19      	ldr	r3, [pc, #100]	; (8001d1c <MX_TIM4_Init+0x90>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 90;
 8001cba:	4b18      	ldr	r3, [pc, #96]	; (8001d1c <MX_TIM4_Init+0x90>)
 8001cbc:	225a      	movs	r2, #90	; 0x5a
 8001cbe:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc0:	4b16      	ldr	r3, [pc, #88]	; (8001d1c <MX_TIM4_Init+0x90>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc6:	4b15      	ldr	r3, [pc, #84]	; (8001d1c <MX_TIM4_Init+0x90>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001ccc:	4813      	ldr	r0, [pc, #76]	; (8001d1c <MX_TIM4_Init+0x90>)
 8001cce:	f002 fbd1 	bl	8004474 <HAL_TIM_Base_Init>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8001cd8:	f7ff fd54 	bl	8001784 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ce0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ce2:	f107 0308 	add.w	r3, r7, #8
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	480c      	ldr	r0, [pc, #48]	; (8001d1c <MX_TIM4_Init+0x90>)
 8001cea:	f003 f87d 	bl	8004de8 <HAL_TIM_ConfigClockSource>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8001cf4:	f7ff fd46 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d00:	463b      	mov	r3, r7
 8001d02:	4619      	mov	r1, r3
 8001d04:	4805      	ldr	r0, [pc, #20]	; (8001d1c <MX_TIM4_Init+0x90>)
 8001d06:	f003 fc79 	bl	80055fc <HAL_TIMEx_MasterConfigSynchronization>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8001d10:	f7ff fd38 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001d14:	bf00      	nop
 8001d16:	3718      	adds	r7, #24
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	200002e0 	.word	0x200002e0
 8001d20:	40000800 	.word	0x40000800

08001d24 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d2a:	f107 0308 	add.w	r3, r7, #8
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	605a      	str	r2, [r3, #4]
 8001d34:	609a      	str	r2, [r3, #8]
 8001d36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d38:	463b      	mov	r3, r7
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	601a      	str	r2, [r3, #0]
 8001d3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001d40:	4b1c      	ldr	r3, [pc, #112]	; (8001db4 <MX_TIM5_Init+0x90>)
 8001d42:	4a1d      	ldr	r2, [pc, #116]	; (8001db8 <MX_TIM5_Init+0x94>)
 8001d44:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 9;
 8001d46:	4b1b      	ldr	r3, [pc, #108]	; (8001db4 <MX_TIM5_Init+0x90>)
 8001d48:	2209      	movs	r2, #9
 8001d4a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d4c:	4b19      	ldr	r3, [pc, #100]	; (8001db4 <MX_TIM5_Init+0x90>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 9000000*ODOMETRY_REFRESH;
 8001d52:	4b18      	ldr	r3, [pc, #96]	; (8001db4 <MX_TIM5_Init+0x90>)
 8001d54:	4a19      	ldr	r2, [pc, #100]	; (8001dbc <MX_TIM5_Init+0x98>)
 8001d56:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d58:	4b16      	ldr	r3, [pc, #88]	; (8001db4 <MX_TIM5_Init+0x90>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d5e:	4b15      	ldr	r3, [pc, #84]	; (8001db4 <MX_TIM5_Init+0x90>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001d64:	4813      	ldr	r0, [pc, #76]	; (8001db4 <MX_TIM5_Init+0x90>)
 8001d66:	f002 fb85 	bl	8004474 <HAL_TIM_Base_Init>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <MX_TIM5_Init+0x50>
  {
    Error_Handler();
 8001d70:	f7ff fd08 	bl	8001784 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d78:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001d7a:	f107 0308 	add.w	r3, r7, #8
 8001d7e:	4619      	mov	r1, r3
 8001d80:	480c      	ldr	r0, [pc, #48]	; (8001db4 <MX_TIM5_Init+0x90>)
 8001d82:	f003 f831 	bl	8004de8 <HAL_TIM_ConfigClockSource>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d001      	beq.n	8001d90 <MX_TIM5_Init+0x6c>
  {
    Error_Handler();
 8001d8c:	f7ff fcfa 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d90:	2300      	movs	r3, #0
 8001d92:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d94:	2300      	movs	r3, #0
 8001d96:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001d98:	463b      	mov	r3, r7
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4805      	ldr	r0, [pc, #20]	; (8001db4 <MX_TIM5_Init+0x90>)
 8001d9e:	f003 fc2d 	bl	80055fc <HAL_TIMEx_MasterConfigSynchronization>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <MX_TIM5_Init+0x88>
  {
    Error_Handler();
 8001da8:	f7ff fcec 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001dac:	bf00      	nop
 8001dae:	3718      	adds	r7, #24
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	20000328 	.word	0x20000328
 8001db8:	40000c00 	.word	0x40000c00
 8001dbc:	00015f90 	.word	0x00015f90

08001dc0 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc6:	463b      	mov	r3, r7
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001dce:	4b15      	ldr	r3, [pc, #84]	; (8001e24 <MX_TIM6_Init+0x64>)
 8001dd0:	4a15      	ldr	r2, [pc, #84]	; (8001e28 <MX_TIM6_Init+0x68>)
 8001dd2:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 8999;
 8001dd4:	4b13      	ldr	r3, [pc, #76]	; (8001e24 <MX_TIM6_Init+0x64>)
 8001dd6:	f242 3227 	movw	r2, #8999	; 0x2327
 8001dda:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ddc:	4b11      	ldr	r3, [pc, #68]	; (8001e24 <MX_TIM6_Init+0x64>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8001de2:	4b10      	ldr	r3, [pc, #64]	; (8001e24 <MX_TIM6_Init+0x64>)
 8001de4:	2263      	movs	r2, #99	; 0x63
 8001de6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001de8:	4b0e      	ldr	r3, [pc, #56]	; (8001e24 <MX_TIM6_Init+0x64>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001dee:	480d      	ldr	r0, [pc, #52]	; (8001e24 <MX_TIM6_Init+0x64>)
 8001df0:	f002 fb40 	bl	8004474 <HAL_TIM_Base_Init>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001dfa:	f7ff fcc3 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e02:	2300      	movs	r3, #0
 8001e04:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e06:	463b      	mov	r3, r7
 8001e08:	4619      	mov	r1, r3
 8001e0a:	4806      	ldr	r0, [pc, #24]	; (8001e24 <MX_TIM6_Init+0x64>)
 8001e0c:	f003 fbf6 	bl	80055fc <HAL_TIMEx_MasterConfigSynchronization>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001e16:	f7ff fcb5 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001e1a:	bf00      	nop
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000370 	.word	0x20000370
 8001e28:	40001000 	.word	0x40001000

08001e2c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e32:	463b      	mov	r3, r7
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001e3a:	4b15      	ldr	r3, [pc, #84]	; (8001e90 <MX_TIM7_Init+0x64>)
 8001e3c:	4a15      	ldr	r2, [pc, #84]	; (8001e94 <MX_TIM7_Init+0x68>)
 8001e3e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 8999;
 8001e40:	4b13      	ldr	r3, [pc, #76]	; (8001e90 <MX_TIM7_Init+0x64>)
 8001e42:	f242 3227 	movw	r2, #8999	; 0x2327
 8001e46:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e48:	4b11      	ldr	r3, [pc, #68]	; (8001e90 <MX_TIM7_Init+0x64>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 8001e4e:	4b10      	ldr	r3, [pc, #64]	; (8001e90 <MX_TIM7_Init+0x64>)
 8001e50:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e54:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e56:	4b0e      	ldr	r3, [pc, #56]	; (8001e90 <MX_TIM7_Init+0x64>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001e5c:	480c      	ldr	r0, [pc, #48]	; (8001e90 <MX_TIM7_Init+0x64>)
 8001e5e:	f002 fb09 	bl	8004474 <HAL_TIM_Base_Init>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001e68:	f7ff fc8c 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e70:	2300      	movs	r3, #0
 8001e72:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001e74:	463b      	mov	r3, r7
 8001e76:	4619      	mov	r1, r3
 8001e78:	4805      	ldr	r0, [pc, #20]	; (8001e90 <MX_TIM7_Init+0x64>)
 8001e7a:	f003 fbbf 	bl	80055fc <HAL_TIMEx_MasterConfigSynchronization>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001e84:	f7ff fc7e 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001e88:	bf00      	nop
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	200003b8 	.word	0x200003b8
 8001e94:	40001400 	.word	0x40001400

08001e98 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b096      	sub	sp, #88	; 0x58
 8001e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e9e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
 8001ea6:	605a      	str	r2, [r3, #4]
 8001ea8:	609a      	str	r2, [r3, #8]
 8001eaa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eac:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
 8001eb4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]
 8001ebe:	605a      	str	r2, [r3, #4]
 8001ec0:	609a      	str	r2, [r3, #8]
 8001ec2:	60da      	str	r2, [r3, #12]
 8001ec4:	611a      	str	r2, [r3, #16]
 8001ec6:	615a      	str	r2, [r3, #20]
 8001ec8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001eca:	1d3b      	adds	r3, r7, #4
 8001ecc:	2220      	movs	r2, #32
 8001ece:	2100      	movs	r1, #0
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f008 fe8b 	bl	800abec <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001ed6:	4b3e      	ldr	r3, [pc, #248]	; (8001fd0 <MX_TIM8_Init+0x138>)
 8001ed8:	4a3e      	ldr	r2, [pc, #248]	; (8001fd4 <MX_TIM8_Init+0x13c>)
 8001eda:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 179;
 8001edc:	4b3c      	ldr	r3, [pc, #240]	; (8001fd0 <MX_TIM8_Init+0x138>)
 8001ede:	22b3      	movs	r2, #179	; 0xb3
 8001ee0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ee2:	4b3b      	ldr	r3, [pc, #236]	; (8001fd0 <MX_TIM8_Init+0x138>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000;
 8001ee8:	4b39      	ldr	r3, [pc, #228]	; (8001fd0 <MX_TIM8_Init+0x138>)
 8001eea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001eee:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef0:	4b37      	ldr	r3, [pc, #220]	; (8001fd0 <MX_TIM8_Init+0x138>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001ef6:	4b36      	ldr	r3, [pc, #216]	; (8001fd0 <MX_TIM8_Init+0x138>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001efc:	4b34      	ldr	r3, [pc, #208]	; (8001fd0 <MX_TIM8_Init+0x138>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001f02:	4833      	ldr	r0, [pc, #204]	; (8001fd0 <MX_TIM8_Init+0x138>)
 8001f04:	f002 fab6 	bl	8004474 <HAL_TIM_Base_Init>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001f0e:	f7ff fc39 	bl	8001784 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f16:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001f18:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	482c      	ldr	r0, [pc, #176]	; (8001fd0 <MX_TIM8_Init+0x138>)
 8001f20:	f002 ff62 	bl	8004de8 <HAL_TIM_ConfigClockSource>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001f2a:	f7ff fc2b 	bl	8001784 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001f2e:	4828      	ldr	r0, [pc, #160]	; (8001fd0 <MX_TIM8_Init+0x138>)
 8001f30:	f002 fbc8 	bl	80046c4 <HAL_TIM_PWM_Init>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001f3a:	f7ff fc23 	bl	8001784 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f42:	2300      	movs	r3, #0
 8001f44:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001f46:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	4820      	ldr	r0, [pc, #128]	; (8001fd0 <MX_TIM8_Init+0x138>)
 8001f4e:	f003 fb55 	bl	80055fc <HAL_TIMEx_MasterConfigSynchronization>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001f58:	f7ff fc14 	bl	8001784 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f5c:	2360      	movs	r3, #96	; 0x60
 8001f5e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 500;
 8001f60:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001f64:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f66:	2300      	movs	r3, #0
 8001f68:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f72:	2300      	movs	r3, #0
 8001f74:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f7a:	220c      	movs	r2, #12
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4814      	ldr	r0, [pc, #80]	; (8001fd0 <MX_TIM8_Init+0x138>)
 8001f80:	f002 fe70 	bl	8004c64 <HAL_TIM_PWM_ConfigChannel>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8001f8a:	f7ff fbfb 	bl	8001784 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f92:	2300      	movs	r3, #0
 8001f94:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f96:	2300      	movs	r3, #0
 8001f98:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fa2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fa6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001fac:	1d3b      	adds	r3, r7, #4
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4807      	ldr	r0, [pc, #28]	; (8001fd0 <MX_TIM8_Init+0x138>)
 8001fb2:	f003 fb9f 	bl	80056f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8001fbc:	f7ff fbe2 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001fc0:	4803      	ldr	r0, [pc, #12]	; (8001fd0 <MX_TIM8_Init+0x138>)
 8001fc2:	f000 f99d 	bl	8002300 <HAL_TIM_MspPostInit>

}
 8001fc6:	bf00      	nop
 8001fc8:	3758      	adds	r7, #88	; 0x58
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	20000400 	.word	0x20000400
 8001fd4:	40010400 	.word	0x40010400

08001fd8 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b088      	sub	sp, #32
 8001fdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fde:	1d3b      	adds	r3, r7, #4
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	605a      	str	r2, [r3, #4]
 8001fe6:	609a      	str	r2, [r3, #8]
 8001fe8:	60da      	str	r2, [r3, #12]
 8001fea:	611a      	str	r2, [r3, #16]
 8001fec:	615a      	str	r2, [r3, #20]
 8001fee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001ff0:	4b1e      	ldr	r3, [pc, #120]	; (800206c <MX_TIM11_Init+0x94>)
 8001ff2:	4a1f      	ldr	r2, [pc, #124]	; (8002070 <MX_TIM11_Init+0x98>)
 8001ff4:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 179;
 8001ff6:	4b1d      	ldr	r3, [pc, #116]	; (800206c <MX_TIM11_Init+0x94>)
 8001ff8:	22b3      	movs	r2, #179	; 0xb3
 8001ffa:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ffc:	4b1b      	ldr	r3, [pc, #108]	; (800206c <MX_TIM11_Init+0x94>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000;
 8002002:	4b1a      	ldr	r3, [pc, #104]	; (800206c <MX_TIM11_Init+0x94>)
 8002004:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002008:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800200a:	4b18      	ldr	r3, [pc, #96]	; (800206c <MX_TIM11_Init+0x94>)
 800200c:	2200      	movs	r2, #0
 800200e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002010:	4b16      	ldr	r3, [pc, #88]	; (800206c <MX_TIM11_Init+0x94>)
 8002012:	2200      	movs	r2, #0
 8002014:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002016:	4815      	ldr	r0, [pc, #84]	; (800206c <MX_TIM11_Init+0x94>)
 8002018:	f002 fa2c 	bl	8004474 <HAL_TIM_Base_Init>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8002022:	f7ff fbaf 	bl	8001784 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8002026:	4811      	ldr	r0, [pc, #68]	; (800206c <MX_TIM11_Init+0x94>)
 8002028:	f002 fb4c 	bl	80046c4 <HAL_TIM_PWM_Init>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d001      	beq.n	8002036 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8002032:	f7ff fba7 	bl	8001784 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002036:	2360      	movs	r3, #96	; 0x60
 8002038:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800203a:	2300      	movs	r3, #0
 800203c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800203e:	2300      	movs	r3, #0
 8002040:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002042:	2300      	movs	r3, #0
 8002044:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002046:	1d3b      	adds	r3, r7, #4
 8002048:	2200      	movs	r2, #0
 800204a:	4619      	mov	r1, r3
 800204c:	4807      	ldr	r0, [pc, #28]	; (800206c <MX_TIM11_Init+0x94>)
 800204e:	f002 fe09 	bl	8004c64 <HAL_TIM_PWM_ConfigChannel>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_TIM11_Init+0x84>
  {
    Error_Handler();
 8002058:	f7ff fb94 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 800205c:	4803      	ldr	r0, [pc, #12]	; (800206c <MX_TIM11_Init+0x94>)
 800205e:	f000 f94f 	bl	8002300 <HAL_TIM_MspPostInit>

}
 8002062:	bf00      	nop
 8002064:	3720      	adds	r7, #32
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20000448 	.word	0x20000448
 8002070:	40014800 	.word	0x40014800

08002074 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08c      	sub	sp, #48	; 0x30
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800207c:	f107 031c 	add.w	r3, r7, #28
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	60da      	str	r2, [r3, #12]
 800208a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a32      	ldr	r2, [pc, #200]	; (800215c <HAL_TIM_Encoder_MspInit+0xe8>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d12d      	bne.n	80020f2 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002096:	2300      	movs	r3, #0
 8002098:	61bb      	str	r3, [r7, #24]
 800209a:	4b31      	ldr	r3, [pc, #196]	; (8002160 <HAL_TIM_Encoder_MspInit+0xec>)
 800209c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209e:	4a30      	ldr	r2, [pc, #192]	; (8002160 <HAL_TIM_Encoder_MspInit+0xec>)
 80020a0:	f043 0301 	orr.w	r3, r3, #1
 80020a4:	6453      	str	r3, [r2, #68]	; 0x44
 80020a6:	4b2e      	ldr	r3, [pc, #184]	; (8002160 <HAL_TIM_Encoder_MspInit+0xec>)
 80020a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	61bb      	str	r3, [r7, #24]
 80020b0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020b2:	2300      	movs	r3, #0
 80020b4:	617b      	str	r3, [r7, #20]
 80020b6:	4b2a      	ldr	r3, [pc, #168]	; (8002160 <HAL_TIM_Encoder_MspInit+0xec>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ba:	4a29      	ldr	r2, [pc, #164]	; (8002160 <HAL_TIM_Encoder_MspInit+0xec>)
 80020bc:	f043 0301 	orr.w	r3, r3, #1
 80020c0:	6313      	str	r3, [r2, #48]	; 0x30
 80020c2:	4b27      	ldr	r3, [pc, #156]	; (8002160 <HAL_TIM_Encoder_MspInit+0xec>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	617b      	str	r3, [r7, #20]
 80020cc:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = R_ENCODER_A_Pin|R_ENCODER_B_Pin;
 80020ce:	f44f 7340 	mov.w	r3, #768	; 0x300
 80020d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020d4:	2302      	movs	r3, #2
 80020d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d8:	2300      	movs	r3, #0
 80020da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020dc:	2300      	movs	r3, #0
 80020de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020e0:	2301      	movs	r3, #1
 80020e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020e4:	f107 031c 	add.w	r3, r7, #28
 80020e8:	4619      	mov	r1, r3
 80020ea:	481e      	ldr	r0, [pc, #120]	; (8002164 <HAL_TIM_Encoder_MspInit+0xf0>)
 80020ec:	f001 f9c4 	bl	8003478 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80020f0:	e030      	b.n	8002154 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(tim_encoderHandle->Instance==TIM3)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a1c      	ldr	r2, [pc, #112]	; (8002168 <HAL_TIM_Encoder_MspInit+0xf4>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d12b      	bne.n	8002154 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020fc:	2300      	movs	r3, #0
 80020fe:	613b      	str	r3, [r7, #16]
 8002100:	4b17      	ldr	r3, [pc, #92]	; (8002160 <HAL_TIM_Encoder_MspInit+0xec>)
 8002102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002104:	4a16      	ldr	r2, [pc, #88]	; (8002160 <HAL_TIM_Encoder_MspInit+0xec>)
 8002106:	f043 0302 	orr.w	r3, r3, #2
 800210a:	6413      	str	r3, [r2, #64]	; 0x40
 800210c:	4b14      	ldr	r3, [pc, #80]	; (8002160 <HAL_TIM_Encoder_MspInit+0xec>)
 800210e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002110:	f003 0302 	and.w	r3, r3, #2
 8002114:	613b      	str	r3, [r7, #16]
 8002116:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002118:	2300      	movs	r3, #0
 800211a:	60fb      	str	r3, [r7, #12]
 800211c:	4b10      	ldr	r3, [pc, #64]	; (8002160 <HAL_TIM_Encoder_MspInit+0xec>)
 800211e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002120:	4a0f      	ldr	r2, [pc, #60]	; (8002160 <HAL_TIM_Encoder_MspInit+0xec>)
 8002122:	f043 0301 	orr.w	r3, r3, #1
 8002126:	6313      	str	r3, [r2, #48]	; 0x30
 8002128:	4b0d      	ldr	r3, [pc, #52]	; (8002160 <HAL_TIM_Encoder_MspInit+0xec>)
 800212a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212c:	f003 0301 	and.w	r3, r3, #1
 8002130:	60fb      	str	r3, [r7, #12]
 8002132:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = L_ENCODER_A_Pin|L_ENCODER_B_Pin;
 8002134:	23c0      	movs	r3, #192	; 0xc0
 8002136:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002138:	2302      	movs	r3, #2
 800213a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213c:	2300      	movs	r3, #0
 800213e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002140:	2300      	movs	r3, #0
 8002142:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002144:	2302      	movs	r3, #2
 8002146:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002148:	f107 031c 	add.w	r3, r7, #28
 800214c:	4619      	mov	r1, r3
 800214e:	4805      	ldr	r0, [pc, #20]	; (8002164 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002150:	f001 f992 	bl	8003478 <HAL_GPIO_Init>
}
 8002154:	bf00      	nop
 8002156:	3730      	adds	r7, #48	; 0x30
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	40010000 	.word	0x40010000
 8002160:	40023800 	.word	0x40023800
 8002164:	40020000 	.word	0x40020000
 8002168:	40000400 	.word	0x40000400

0800216c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b08a      	sub	sp, #40	; 0x28
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800217c:	d116      	bne.n	80021ac <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	627b      	str	r3, [r7, #36]	; 0x24
 8002182:	4b58      	ldr	r3, [pc, #352]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 8002184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002186:	4a57      	ldr	r2, [pc, #348]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 8002188:	f043 0301 	orr.w	r3, r3, #1
 800218c:	6413      	str	r3, [r2, #64]	; 0x40
 800218e:	4b55      	ldr	r3, [pc, #340]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	627b      	str	r3, [r7, #36]	; 0x24
 8002198:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800219a:	2200      	movs	r2, #0
 800219c:	2100      	movs	r1, #0
 800219e:	201c      	movs	r0, #28
 80021a0:	f000 fd31 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80021a4:	201c      	movs	r0, #28
 80021a6:	f000 fd4a 	bl	8002c3e <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM11_CLK_ENABLE();
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 80021aa:	e096      	b.n	80022da <HAL_TIM_Base_MspInit+0x16e>
  else if(tim_baseHandle->Instance==TIM4)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a4d      	ldr	r2, [pc, #308]	; (80022e8 <HAL_TIM_Base_MspInit+0x17c>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d116      	bne.n	80021e4 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	623b      	str	r3, [r7, #32]
 80021ba:	4b4a      	ldr	r3, [pc, #296]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 80021bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021be:	4a49      	ldr	r2, [pc, #292]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 80021c0:	f043 0304 	orr.w	r3, r3, #4
 80021c4:	6413      	str	r3, [r2, #64]	; 0x40
 80021c6:	4b47      	ldr	r3, [pc, #284]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 80021c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ca:	f003 0304 	and.w	r3, r3, #4
 80021ce:	623b      	str	r3, [r7, #32]
 80021d0:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80021d2:	2200      	movs	r2, #0
 80021d4:	2100      	movs	r1, #0
 80021d6:	201e      	movs	r0, #30
 80021d8:	f000 fd15 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80021dc:	201e      	movs	r0, #30
 80021de:	f000 fd2e 	bl	8002c3e <HAL_NVIC_EnableIRQ>
}
 80021e2:	e07a      	b.n	80022da <HAL_TIM_Base_MspInit+0x16e>
  else if(tim_baseHandle->Instance==TIM5)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a40      	ldr	r2, [pc, #256]	; (80022ec <HAL_TIM_Base_MspInit+0x180>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d116      	bne.n	800221c <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80021ee:	2300      	movs	r3, #0
 80021f0:	61fb      	str	r3, [r7, #28]
 80021f2:	4b3c      	ldr	r3, [pc, #240]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 80021f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f6:	4a3b      	ldr	r2, [pc, #236]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 80021f8:	f043 0308 	orr.w	r3, r3, #8
 80021fc:	6413      	str	r3, [r2, #64]	; 0x40
 80021fe:	4b39      	ldr	r3, [pc, #228]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 8002200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002202:	f003 0308 	and.w	r3, r3, #8
 8002206:	61fb      	str	r3, [r7, #28]
 8002208:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800220a:	2200      	movs	r2, #0
 800220c:	2100      	movs	r1, #0
 800220e:	2032      	movs	r0, #50	; 0x32
 8002210:	f000 fcf9 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002214:	2032      	movs	r0, #50	; 0x32
 8002216:	f000 fd12 	bl	8002c3e <HAL_NVIC_EnableIRQ>
}
 800221a:	e05e      	b.n	80022da <HAL_TIM_Base_MspInit+0x16e>
  else if(tim_baseHandle->Instance==TIM6)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a33      	ldr	r2, [pc, #204]	; (80022f0 <HAL_TIM_Base_MspInit+0x184>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d116      	bne.n	8002254 <HAL_TIM_Base_MspInit+0xe8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002226:	2300      	movs	r3, #0
 8002228:	61bb      	str	r3, [r7, #24]
 800222a:	4b2e      	ldr	r3, [pc, #184]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 800222c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222e:	4a2d      	ldr	r2, [pc, #180]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 8002230:	f043 0310 	orr.w	r3, r3, #16
 8002234:	6413      	str	r3, [r2, #64]	; 0x40
 8002236:	4b2b      	ldr	r3, [pc, #172]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223a:	f003 0310 	and.w	r3, r3, #16
 800223e:	61bb      	str	r3, [r7, #24]
 8002240:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002242:	2200      	movs	r2, #0
 8002244:	2100      	movs	r1, #0
 8002246:	2036      	movs	r0, #54	; 0x36
 8002248:	f000 fcdd 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800224c:	2036      	movs	r0, #54	; 0x36
 800224e:	f000 fcf6 	bl	8002c3e <HAL_NVIC_EnableIRQ>
}
 8002252:	e042      	b.n	80022da <HAL_TIM_Base_MspInit+0x16e>
  else if(tim_baseHandle->Instance==TIM7)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a26      	ldr	r2, [pc, #152]	; (80022f4 <HAL_TIM_Base_MspInit+0x188>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d116      	bne.n	800228c <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
 8002262:	4b20      	ldr	r3, [pc, #128]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 8002264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002266:	4a1f      	ldr	r2, [pc, #124]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 8002268:	f043 0320 	orr.w	r3, r3, #32
 800226c:	6413      	str	r3, [r2, #64]	; 0x40
 800226e:	4b1d      	ldr	r3, [pc, #116]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 8002270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002272:	f003 0320 	and.w	r3, r3, #32
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 800227a:	2200      	movs	r2, #0
 800227c:	2102      	movs	r1, #2
 800227e:	2037      	movs	r0, #55	; 0x37
 8002280:	f000 fcc1 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002284:	2037      	movs	r0, #55	; 0x37
 8002286:	f000 fcda 	bl	8002c3e <HAL_NVIC_EnableIRQ>
}
 800228a:	e026      	b.n	80022da <HAL_TIM_Base_MspInit+0x16e>
  else if(tim_baseHandle->Instance==TIM8)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a19      	ldr	r2, [pc, #100]	; (80022f8 <HAL_TIM_Base_MspInit+0x18c>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d10e      	bne.n	80022b4 <HAL_TIM_Base_MspInit+0x148>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	613b      	str	r3, [r7, #16]
 800229a:	4b12      	ldr	r3, [pc, #72]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 800229c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800229e:	4a11      	ldr	r2, [pc, #68]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 80022a0:	f043 0302 	orr.w	r3, r3, #2
 80022a4:	6453      	str	r3, [r2, #68]	; 0x44
 80022a6:	4b0f      	ldr	r3, [pc, #60]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 80022a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	613b      	str	r3, [r7, #16]
 80022b0:	693b      	ldr	r3, [r7, #16]
}
 80022b2:	e012      	b.n	80022da <HAL_TIM_Base_MspInit+0x16e>
  else if(tim_baseHandle->Instance==TIM11)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a10      	ldr	r2, [pc, #64]	; (80022fc <HAL_TIM_Base_MspInit+0x190>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d10d      	bne.n	80022da <HAL_TIM_Base_MspInit+0x16e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80022be:	2300      	movs	r3, #0
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	4b08      	ldr	r3, [pc, #32]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c6:	4a07      	ldr	r2, [pc, #28]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 80022c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022cc:	6453      	str	r3, [r2, #68]	; 0x44
 80022ce:	4b05      	ldr	r3, [pc, #20]	; (80022e4 <HAL_TIM_Base_MspInit+0x178>)
 80022d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	68fb      	ldr	r3, [r7, #12]
}
 80022da:	bf00      	nop
 80022dc:	3728      	adds	r7, #40	; 0x28
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	40023800 	.word	0x40023800
 80022e8:	40000800 	.word	0x40000800
 80022ec:	40000c00 	.word	0x40000c00
 80022f0:	40001000 	.word	0x40001000
 80022f4:	40001400 	.word	0x40001400
 80022f8:	40010400 	.word	0x40010400
 80022fc:	40014800 	.word	0x40014800

08002300 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b08a      	sub	sp, #40	; 0x28
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002308:	f107 0314 	add.w	r3, r7, #20
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	605a      	str	r2, [r3, #4]
 8002312:	609a      	str	r2, [r3, #8]
 8002314:	60da      	str	r2, [r3, #12]
 8002316:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a25      	ldr	r2, [pc, #148]	; (80023b4 <HAL_TIM_MspPostInit+0xb4>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d11f      	bne.n	8002362 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	613b      	str	r3, [r7, #16]
 8002326:	4b24      	ldr	r3, [pc, #144]	; (80023b8 <HAL_TIM_MspPostInit+0xb8>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232a:	4a23      	ldr	r2, [pc, #140]	; (80023b8 <HAL_TIM_MspPostInit+0xb8>)
 800232c:	f043 0304 	orr.w	r3, r3, #4
 8002330:	6313      	str	r3, [r2, #48]	; 0x30
 8002332:	4b21      	ldr	r3, [pc, #132]	; (80023b8 <HAL_TIM_MspPostInit+0xb8>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	f003 0304 	and.w	r3, r3, #4
 800233a:	613b      	str	r3, [r7, #16]
 800233c:	693b      	ldr	r3, [r7, #16]
    /**TIM8 GPIO Configuration
    PC9     ------> TIM8_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800233e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002342:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002344:	2302      	movs	r3, #2
 8002346:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002348:	2300      	movs	r3, #0
 800234a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800234c:	2300      	movs	r3, #0
 800234e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002350:	2303      	movs	r3, #3
 8002352:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002354:	f107 0314 	add.w	r3, r7, #20
 8002358:	4619      	mov	r1, r3
 800235a:	4818      	ldr	r0, [pc, #96]	; (80023bc <HAL_TIM_MspPostInit+0xbc>)
 800235c:	f001 f88c 	bl	8003478 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8002360:	e023      	b.n	80023aa <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM11)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a16      	ldr	r2, [pc, #88]	; (80023c0 <HAL_TIM_MspPostInit+0xc0>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d11e      	bne.n	80023aa <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800236c:	2300      	movs	r3, #0
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	4b11      	ldr	r3, [pc, #68]	; (80023b8 <HAL_TIM_MspPostInit+0xb8>)
 8002372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002374:	4a10      	ldr	r2, [pc, #64]	; (80023b8 <HAL_TIM_MspPostInit+0xb8>)
 8002376:	f043 0302 	orr.w	r3, r3, #2
 800237a:	6313      	str	r3, [r2, #48]	; 0x30
 800237c:	4b0e      	ldr	r3, [pc, #56]	; (80023b8 <HAL_TIM_MspPostInit+0xb8>)
 800237e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002380:	f003 0302 	and.w	r3, r3, #2
 8002384:	60fb      	str	r3, [r7, #12]
 8002386:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002388:	f44f 7300 	mov.w	r3, #512	; 0x200
 800238c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238e:	2302      	movs	r3, #2
 8002390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002392:	2300      	movs	r3, #0
 8002394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002396:	2300      	movs	r3, #0
 8002398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800239a:	2303      	movs	r3, #3
 800239c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800239e:	f107 0314 	add.w	r3, r7, #20
 80023a2:	4619      	mov	r1, r3
 80023a4:	4807      	ldr	r0, [pc, #28]	; (80023c4 <HAL_TIM_MspPostInit+0xc4>)
 80023a6:	f001 f867 	bl	8003478 <HAL_GPIO_Init>
}
 80023aa:	bf00      	nop
 80023ac:	3728      	adds	r7, #40	; 0x28
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40010400 	.word	0x40010400
 80023b8:	40023800 	.word	0x40023800
 80023bc:	40020800 	.word	0x40020800
 80023c0:	40014800 	.word	0x40014800
 80023c4:	40020400 	.word	0x40020400

080023c8 <MX_UART4_Init>:
UART_HandleTypeDef huart6;
DMA_HandleTypeDef hdma_uart4_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80023cc:	4b11      	ldr	r3, [pc, #68]	; (8002414 <MX_UART4_Init+0x4c>)
 80023ce:	4a12      	ldr	r2, [pc, #72]	; (8002418 <MX_UART4_Init+0x50>)
 80023d0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80023d2:	4b10      	ldr	r3, [pc, #64]	; (8002414 <MX_UART4_Init+0x4c>)
 80023d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023d8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80023da:	4b0e      	ldr	r3, [pc, #56]	; (8002414 <MX_UART4_Init+0x4c>)
 80023dc:	2200      	movs	r2, #0
 80023de:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80023e0:	4b0c      	ldr	r3, [pc, #48]	; (8002414 <MX_UART4_Init+0x4c>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80023e6:	4b0b      	ldr	r3, [pc, #44]	; (8002414 <MX_UART4_Init+0x4c>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80023ec:	4b09      	ldr	r3, [pc, #36]	; (8002414 <MX_UART4_Init+0x4c>)
 80023ee:	220c      	movs	r2, #12
 80023f0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023f2:	4b08      	ldr	r3, [pc, #32]	; (8002414 <MX_UART4_Init+0x4c>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80023f8:	4b06      	ldr	r3, [pc, #24]	; (8002414 <MX_UART4_Init+0x4c>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80023fe:	4805      	ldr	r0, [pc, #20]	; (8002414 <MX_UART4_Init+0x4c>)
 8002400:	f003 f9de 	bl	80057c0 <HAL_UART_Init>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800240a:	f7ff f9bb 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20000490 	.word	0x20000490
 8002418:	40004c00 	.word	0x40004c00

0800241c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002420:	4b11      	ldr	r3, [pc, #68]	; (8002468 <MX_UART5_Init+0x4c>)
 8002422:	4a12      	ldr	r2, [pc, #72]	; (800246c <MX_UART5_Init+0x50>)
 8002424:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002426:	4b10      	ldr	r3, [pc, #64]	; (8002468 <MX_UART5_Init+0x4c>)
 8002428:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800242c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800242e:	4b0e      	ldr	r3, [pc, #56]	; (8002468 <MX_UART5_Init+0x4c>)
 8002430:	2200      	movs	r2, #0
 8002432:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002434:	4b0c      	ldr	r3, [pc, #48]	; (8002468 <MX_UART5_Init+0x4c>)
 8002436:	2200      	movs	r2, #0
 8002438:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800243a:	4b0b      	ldr	r3, [pc, #44]	; (8002468 <MX_UART5_Init+0x4c>)
 800243c:	2200      	movs	r2, #0
 800243e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002440:	4b09      	ldr	r3, [pc, #36]	; (8002468 <MX_UART5_Init+0x4c>)
 8002442:	220c      	movs	r2, #12
 8002444:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002446:	4b08      	ldr	r3, [pc, #32]	; (8002468 <MX_UART5_Init+0x4c>)
 8002448:	2200      	movs	r2, #0
 800244a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800244c:	4b06      	ldr	r3, [pc, #24]	; (8002468 <MX_UART5_Init+0x4c>)
 800244e:	2200      	movs	r2, #0
 8002450:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002452:	4805      	ldr	r0, [pc, #20]	; (8002468 <MX_UART5_Init+0x4c>)
 8002454:	f003 f9b4 	bl	80057c0 <HAL_UART_Init>
 8002458:	4603      	mov	r3, r0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800245e:	f7ff f991 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	200004d4 	.word	0x200004d4
 800246c:	40005000 	.word	0x40005000

08002470 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002474:	4b10      	ldr	r3, [pc, #64]	; (80024b8 <MX_USART1_UART_Init+0x48>)
 8002476:	4a11      	ldr	r2, [pc, #68]	; (80024bc <MX_USART1_UART_Init+0x4c>)
 8002478:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 800247a:	4b0f      	ldr	r3, [pc, #60]	; (80024b8 <MX_USART1_UART_Init+0x48>)
 800247c:	4a10      	ldr	r2, [pc, #64]	; (80024c0 <MX_USART1_UART_Init+0x50>)
 800247e:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002480:	4b0d      	ldr	r3, [pc, #52]	; (80024b8 <MX_USART1_UART_Init+0x48>)
 8002482:	2200      	movs	r2, #0
 8002484:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002486:	4b0c      	ldr	r3, [pc, #48]	; (80024b8 <MX_USART1_UART_Init+0x48>)
 8002488:	2200      	movs	r2, #0
 800248a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800248c:	4b0a      	ldr	r3, [pc, #40]	; (80024b8 <MX_USART1_UART_Init+0x48>)
 800248e:	2200      	movs	r2, #0
 8002490:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002492:	4b09      	ldr	r3, [pc, #36]	; (80024b8 <MX_USART1_UART_Init+0x48>)
 8002494:	220c      	movs	r2, #12
 8002496:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002498:	4b07      	ldr	r3, [pc, #28]	; (80024b8 <MX_USART1_UART_Init+0x48>)
 800249a:	2200      	movs	r2, #0
 800249c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800249e:	4b06      	ldr	r3, [pc, #24]	; (80024b8 <MX_USART1_UART_Init+0x48>)
 80024a0:	2200      	movs	r2, #0
 80024a2:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80024a4:	4804      	ldr	r0, [pc, #16]	; (80024b8 <MX_USART1_UART_Init+0x48>)
 80024a6:	f003 f98b 	bl	80057c0 <HAL_UART_Init>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 80024b0:	f7ff f968 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024b4:	bf00      	nop
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	20000518 	.word	0x20000518
 80024bc:	40011000 	.word	0x40011000
 80024c0:	001e8480 	.word	0x001e8480

080024c4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80024c8:	4b11      	ldr	r3, [pc, #68]	; (8002510 <MX_USART2_UART_Init+0x4c>)
 80024ca:	4a12      	ldr	r2, [pc, #72]	; (8002514 <MX_USART2_UART_Init+0x50>)
 80024cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80024ce:	4b10      	ldr	r3, [pc, #64]	; (8002510 <MX_USART2_UART_Init+0x4c>)
 80024d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024d6:	4b0e      	ldr	r3, [pc, #56]	; (8002510 <MX_USART2_UART_Init+0x4c>)
 80024d8:	2200      	movs	r2, #0
 80024da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80024dc:	4b0c      	ldr	r3, [pc, #48]	; (8002510 <MX_USART2_UART_Init+0x4c>)
 80024de:	2200      	movs	r2, #0
 80024e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80024e2:	4b0b      	ldr	r3, [pc, #44]	; (8002510 <MX_USART2_UART_Init+0x4c>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80024e8:	4b09      	ldr	r3, [pc, #36]	; (8002510 <MX_USART2_UART_Init+0x4c>)
 80024ea:	220c      	movs	r2, #12
 80024ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024ee:	4b08      	ldr	r3, [pc, #32]	; (8002510 <MX_USART2_UART_Init+0x4c>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80024f4:	4b06      	ldr	r3, [pc, #24]	; (8002510 <MX_USART2_UART_Init+0x4c>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80024fa:	4805      	ldr	r0, [pc, #20]	; (8002510 <MX_USART2_UART_Init+0x4c>)
 80024fc:	f003 f960 	bl	80057c0 <HAL_UART_Init>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002506:	f7ff f93d 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	2000055c 	.word	0x2000055c
 8002514:	40004400 	.word	0x40004400

08002518 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800251c:	4b11      	ldr	r3, [pc, #68]	; (8002564 <MX_USART6_UART_Init+0x4c>)
 800251e:	4a12      	ldr	r2, [pc, #72]	; (8002568 <MX_USART6_UART_Init+0x50>)
 8002520:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002522:	4b10      	ldr	r3, [pc, #64]	; (8002564 <MX_USART6_UART_Init+0x4c>)
 8002524:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002528:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800252a:	4b0e      	ldr	r3, [pc, #56]	; (8002564 <MX_USART6_UART_Init+0x4c>)
 800252c:	2200      	movs	r2, #0
 800252e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002530:	4b0c      	ldr	r3, [pc, #48]	; (8002564 <MX_USART6_UART_Init+0x4c>)
 8002532:	2200      	movs	r2, #0
 8002534:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002536:	4b0b      	ldr	r3, [pc, #44]	; (8002564 <MX_USART6_UART_Init+0x4c>)
 8002538:	2200      	movs	r2, #0
 800253a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800253c:	4b09      	ldr	r3, [pc, #36]	; (8002564 <MX_USART6_UART_Init+0x4c>)
 800253e:	220c      	movs	r2, #12
 8002540:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002542:	4b08      	ldr	r3, [pc, #32]	; (8002564 <MX_USART6_UART_Init+0x4c>)
 8002544:	2200      	movs	r2, #0
 8002546:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002548:	4b06      	ldr	r3, [pc, #24]	; (8002564 <MX_USART6_UART_Init+0x4c>)
 800254a:	2200      	movs	r2, #0
 800254c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800254e:	4805      	ldr	r0, [pc, #20]	; (8002564 <MX_USART6_UART_Init+0x4c>)
 8002550:	f003 f936 	bl	80057c0 <HAL_UART_Init>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800255a:	f7ff f913 	bl	8001784 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800255e:	bf00      	nop
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	200005a0 	.word	0x200005a0
 8002568:	40011400 	.word	0x40011400

0800256c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b094      	sub	sp, #80	; 0x50
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002574:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]
 800257c:	605a      	str	r2, [r3, #4]
 800257e:	609a      	str	r2, [r3, #8]
 8002580:	60da      	str	r2, [r3, #12]
 8002582:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4aa4      	ldr	r2, [pc, #656]	; (800281c <HAL_UART_MspInit+0x2b0>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d162      	bne.n	8002654 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800258e:	2300      	movs	r3, #0
 8002590:	63bb      	str	r3, [r7, #56]	; 0x38
 8002592:	4ba3      	ldr	r3, [pc, #652]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 8002594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002596:	4aa2      	ldr	r2, [pc, #648]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 8002598:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800259c:	6413      	str	r3, [r2, #64]	; 0x40
 800259e:	4ba0      	ldr	r3, [pc, #640]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 80025a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80025a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80025a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025aa:	2300      	movs	r3, #0
 80025ac:	637b      	str	r3, [r7, #52]	; 0x34
 80025ae:	4b9c      	ldr	r3, [pc, #624]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	4a9b      	ldr	r2, [pc, #620]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 80025b4:	f043 0301 	orr.w	r3, r3, #1
 80025b8:	6313      	str	r3, [r2, #48]	; 0x30
 80025ba:	4b99      	ldr	r3, [pc, #612]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025be:	f003 0301 	and.w	r3, r3, #1
 80025c2:	637b      	str	r3, [r7, #52]	; 0x34
 80025c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80025c6:	2303      	movs	r3, #3
 80025c8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ca:	2302      	movs	r3, #2
 80025cc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ce:	2300      	movs	r3, #0
 80025d0:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025d2:	2303      	movs	r3, #3
 80025d4:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80025d6:	2308      	movs	r3, #8
 80025d8:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025da:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80025de:	4619      	mov	r1, r3
 80025e0:	4890      	ldr	r0, [pc, #576]	; (8002824 <HAL_UART_MspInit+0x2b8>)
 80025e2:	f000 ff49 	bl	8003478 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 80025e6:	4b90      	ldr	r3, [pc, #576]	; (8002828 <HAL_UART_MspInit+0x2bc>)
 80025e8:	4a90      	ldr	r2, [pc, #576]	; (800282c <HAL_UART_MspInit+0x2c0>)
 80025ea:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 80025ec:	4b8e      	ldr	r3, [pc, #568]	; (8002828 <HAL_UART_MspInit+0x2bc>)
 80025ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025f2:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80025f4:	4b8c      	ldr	r3, [pc, #560]	; (8002828 <HAL_UART_MspInit+0x2bc>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025fa:	4b8b      	ldr	r3, [pc, #556]	; (8002828 <HAL_UART_MspInit+0x2bc>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002600:	4b89      	ldr	r3, [pc, #548]	; (8002828 <HAL_UART_MspInit+0x2bc>)
 8002602:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002606:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002608:	4b87      	ldr	r3, [pc, #540]	; (8002828 <HAL_UART_MspInit+0x2bc>)
 800260a:	2200      	movs	r2, #0
 800260c:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800260e:	4b86      	ldr	r3, [pc, #536]	; (8002828 <HAL_UART_MspInit+0x2bc>)
 8002610:	2200      	movs	r2, #0
 8002612:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8002614:	4b84      	ldr	r3, [pc, #528]	; (8002828 <HAL_UART_MspInit+0x2bc>)
 8002616:	2200      	movs	r2, #0
 8002618:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800261a:	4b83      	ldr	r3, [pc, #524]	; (8002828 <HAL_UART_MspInit+0x2bc>)
 800261c:	2200      	movs	r2, #0
 800261e:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002620:	4b81      	ldr	r3, [pc, #516]	; (8002828 <HAL_UART_MspInit+0x2bc>)
 8002622:	2200      	movs	r2, #0
 8002624:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002626:	4880      	ldr	r0, [pc, #512]	; (8002828 <HAL_UART_MspInit+0x2bc>)
 8002628:	f000 fb24 	bl	8002c74 <HAL_DMA_Init>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d001      	beq.n	8002636 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8002632:	f7ff f8a7 	bl	8001784 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a7b      	ldr	r2, [pc, #492]	; (8002828 <HAL_UART_MspInit+0x2bc>)
 800263a:	639a      	str	r2, [r3, #56]	; 0x38
 800263c:	4a7a      	ldr	r2, [pc, #488]	; (8002828 <HAL_UART_MspInit+0x2bc>)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002642:	2200      	movs	r2, #0
 8002644:	2100      	movs	r1, #0
 8002646:	2034      	movs	r0, #52	; 0x34
 8002648:	f000 fadd 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800264c:	2034      	movs	r0, #52	; 0x34
 800264e:	f000 faf6 	bl	8002c3e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002652:	e132      	b.n	80028ba <HAL_UART_MspInit+0x34e>
  else if(uartHandle->Instance==UART5)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a75      	ldr	r2, [pc, #468]	; (8002830 <HAL_UART_MspInit+0x2c4>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d153      	bne.n	8002706 <HAL_UART_MspInit+0x19a>
    __HAL_RCC_UART5_CLK_ENABLE();
 800265e:	2300      	movs	r3, #0
 8002660:	633b      	str	r3, [r7, #48]	; 0x30
 8002662:	4b6f      	ldr	r3, [pc, #444]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	4a6e      	ldr	r2, [pc, #440]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 8002668:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800266c:	6413      	str	r3, [r2, #64]	; 0x40
 800266e:	4b6c      	ldr	r3, [pc, #432]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 8002670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002672:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002676:	633b      	str	r3, [r7, #48]	; 0x30
 8002678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800267e:	4b68      	ldr	r3, [pc, #416]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002682:	4a67      	ldr	r2, [pc, #412]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 8002684:	f043 0304 	orr.w	r3, r3, #4
 8002688:	6313      	str	r3, [r2, #48]	; 0x30
 800268a:	4b65      	ldr	r3, [pc, #404]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800268e:	f003 0304 	and.w	r3, r3, #4
 8002692:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002696:	2300      	movs	r3, #0
 8002698:	62bb      	str	r3, [r7, #40]	; 0x28
 800269a:	4b61      	ldr	r3, [pc, #388]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269e:	4a60      	ldr	r2, [pc, #384]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 80026a0:	f043 0308 	orr.w	r3, r3, #8
 80026a4:	6313      	str	r3, [r2, #48]	; 0x30
 80026a6:	4b5e      	ldr	r3, [pc, #376]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026aa:	f003 0308 	and.w	r3, r3, #8
 80026ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80026b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80026b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026b6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b8:	2302      	movs	r3, #2
 80026ba:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026bc:	2300      	movs	r3, #0
 80026be:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c0:	2303      	movs	r3, #3
 80026c2:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80026c4:	2308      	movs	r3, #8
 80026c6:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026c8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80026cc:	4619      	mov	r1, r3
 80026ce:	4859      	ldr	r0, [pc, #356]	; (8002834 <HAL_UART_MspInit+0x2c8>)
 80026d0:	f000 fed2 	bl	8003478 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80026d4:	2304      	movs	r3, #4
 80026d6:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d8:	2302      	movs	r3, #2
 80026da:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e0:	2303      	movs	r3, #3
 80026e2:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80026e4:	2308      	movs	r3, #8
 80026e6:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026e8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80026ec:	4619      	mov	r1, r3
 80026ee:	4852      	ldr	r0, [pc, #328]	; (8002838 <HAL_UART_MspInit+0x2cc>)
 80026f0:	f000 fec2 	bl	8003478 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80026f4:	2200      	movs	r2, #0
 80026f6:	2100      	movs	r1, #0
 80026f8:	2035      	movs	r0, #53	; 0x35
 80026fa:	f000 fa84 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80026fe:	2035      	movs	r0, #53	; 0x35
 8002700:	f000 fa9d 	bl	8002c3e <HAL_NVIC_EnableIRQ>
}
 8002704:	e0d9      	b.n	80028ba <HAL_UART_MspInit+0x34e>
  else if(uartHandle->Instance==USART1)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a4c      	ldr	r2, [pc, #304]	; (800283c <HAL_UART_MspInit+0x2d0>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d153      	bne.n	80027b8 <HAL_UART_MspInit+0x24c>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002710:	2300      	movs	r3, #0
 8002712:	627b      	str	r3, [r7, #36]	; 0x24
 8002714:	4b42      	ldr	r3, [pc, #264]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 8002716:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002718:	4a41      	ldr	r2, [pc, #260]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 800271a:	f043 0310 	orr.w	r3, r3, #16
 800271e:	6453      	str	r3, [r2, #68]	; 0x44
 8002720:	4b3f      	ldr	r3, [pc, #252]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 8002722:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002724:	f003 0310 	and.w	r3, r3, #16
 8002728:	627b      	str	r3, [r7, #36]	; 0x24
 800272a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800272c:	2300      	movs	r3, #0
 800272e:	623b      	str	r3, [r7, #32]
 8002730:	4b3b      	ldr	r3, [pc, #236]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 8002732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002734:	4a3a      	ldr	r2, [pc, #232]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 8002736:	f043 0301 	orr.w	r3, r3, #1
 800273a:	6313      	str	r3, [r2, #48]	; 0x30
 800273c:	4b38      	ldr	r3, [pc, #224]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 800273e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	623b      	str	r3, [r7, #32]
 8002746:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002748:	2300      	movs	r3, #0
 800274a:	61fb      	str	r3, [r7, #28]
 800274c:	4b34      	ldr	r3, [pc, #208]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 800274e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002750:	4a33      	ldr	r2, [pc, #204]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 8002752:	f043 0302 	orr.w	r3, r3, #2
 8002756:	6313      	str	r3, [r2, #48]	; 0x30
 8002758:	4b31      	ldr	r3, [pc, #196]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 800275a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275c:	f003 0302 	and.w	r3, r3, #2
 8002760:	61fb      	str	r3, [r7, #28]
 8002762:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002764:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002768:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276a:	2302      	movs	r3, #2
 800276c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276e:	2300      	movs	r3, #0
 8002770:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002772:	2303      	movs	r3, #3
 8002774:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002776:	2307      	movs	r3, #7
 8002778:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800277a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800277e:	4619      	mov	r1, r3
 8002780:	4828      	ldr	r0, [pc, #160]	; (8002824 <HAL_UART_MspInit+0x2b8>)
 8002782:	f000 fe79 	bl	8003478 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002786:	2340      	movs	r3, #64	; 0x40
 8002788:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278a:	2302      	movs	r3, #2
 800278c:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002792:	2303      	movs	r3, #3
 8002794:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002796:	2307      	movs	r3, #7
 8002798:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800279a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800279e:	4619      	mov	r1, r3
 80027a0:	4827      	ldr	r0, [pc, #156]	; (8002840 <HAL_UART_MspInit+0x2d4>)
 80027a2:	f000 fe69 	bl	8003478 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80027a6:	2200      	movs	r2, #0
 80027a8:	2100      	movs	r1, #0
 80027aa:	2025      	movs	r0, #37	; 0x25
 80027ac:	f000 fa2b 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80027b0:	2025      	movs	r0, #37	; 0x25
 80027b2:	f000 fa44 	bl	8002c3e <HAL_NVIC_EnableIRQ>
}
 80027b6:	e080      	b.n	80028ba <HAL_UART_MspInit+0x34e>
  else if(uartHandle->Instance==USART2)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a21      	ldr	r2, [pc, #132]	; (8002844 <HAL_UART_MspInit+0x2d8>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d142      	bne.n	8002848 <HAL_UART_MspInit+0x2dc>
    __HAL_RCC_USART2_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	61bb      	str	r3, [r7, #24]
 80027c6:	4b16      	ldr	r3, [pc, #88]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 80027c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ca:	4a15      	ldr	r2, [pc, #84]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 80027cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027d0:	6413      	str	r3, [r2, #64]	; 0x40
 80027d2:	4b13      	ldr	r3, [pc, #76]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 80027d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027da:	61bb      	str	r3, [r7, #24]
 80027dc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027de:	2300      	movs	r3, #0
 80027e0:	617b      	str	r3, [r7, #20]
 80027e2:	4b0f      	ldr	r3, [pc, #60]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e6:	4a0e      	ldr	r2, [pc, #56]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 80027e8:	f043 0301 	orr.w	r3, r3, #1
 80027ec:	6313      	str	r3, [r2, #48]	; 0x30
 80027ee:	4b0c      	ldr	r3, [pc, #48]	; (8002820 <HAL_UART_MspInit+0x2b4>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	617b      	str	r3, [r7, #20]
 80027f8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80027fa:	230c      	movs	r3, #12
 80027fc:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fe:	2302      	movs	r3, #2
 8002800:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002802:	2300      	movs	r3, #0
 8002804:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002806:	2303      	movs	r3, #3
 8002808:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800280a:	2307      	movs	r3, #7
 800280c:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800280e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002812:	4619      	mov	r1, r3
 8002814:	4803      	ldr	r0, [pc, #12]	; (8002824 <HAL_UART_MspInit+0x2b8>)
 8002816:	f000 fe2f 	bl	8003478 <HAL_GPIO_Init>
}
 800281a:	e04e      	b.n	80028ba <HAL_UART_MspInit+0x34e>
 800281c:	40004c00 	.word	0x40004c00
 8002820:	40023800 	.word	0x40023800
 8002824:	40020000 	.word	0x40020000
 8002828:	200005e4 	.word	0x200005e4
 800282c:	40026040 	.word	0x40026040
 8002830:	40005000 	.word	0x40005000
 8002834:	40020800 	.word	0x40020800
 8002838:	40020c00 	.word	0x40020c00
 800283c:	40011000 	.word	0x40011000
 8002840:	40020400 	.word	0x40020400
 8002844:	40004400 	.word	0x40004400
  else if(uartHandle->Instance==USART6)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a1d      	ldr	r2, [pc, #116]	; (80028c4 <HAL_UART_MspInit+0x358>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d133      	bne.n	80028ba <HAL_UART_MspInit+0x34e>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002852:	2300      	movs	r3, #0
 8002854:	613b      	str	r3, [r7, #16]
 8002856:	4b1c      	ldr	r3, [pc, #112]	; (80028c8 <HAL_UART_MspInit+0x35c>)
 8002858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800285a:	4a1b      	ldr	r2, [pc, #108]	; (80028c8 <HAL_UART_MspInit+0x35c>)
 800285c:	f043 0320 	orr.w	r3, r3, #32
 8002860:	6453      	str	r3, [r2, #68]	; 0x44
 8002862:	4b19      	ldr	r3, [pc, #100]	; (80028c8 <HAL_UART_MspInit+0x35c>)
 8002864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002866:	f003 0320 	and.w	r3, r3, #32
 800286a:	613b      	str	r3, [r7, #16]
 800286c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	60fb      	str	r3, [r7, #12]
 8002872:	4b15      	ldr	r3, [pc, #84]	; (80028c8 <HAL_UART_MspInit+0x35c>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002876:	4a14      	ldr	r2, [pc, #80]	; (80028c8 <HAL_UART_MspInit+0x35c>)
 8002878:	f043 0304 	orr.w	r3, r3, #4
 800287c:	6313      	str	r3, [r2, #48]	; 0x30
 800287e:	4b12      	ldr	r3, [pc, #72]	; (80028c8 <HAL_UART_MspInit+0x35c>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002882:	f003 0304 	and.w	r3, r3, #4
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800288a:	23c0      	movs	r3, #192	; 0xc0
 800288c:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800288e:	2302      	movs	r3, #2
 8002890:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002892:	2300      	movs	r3, #0
 8002894:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002896:	2303      	movs	r3, #3
 8002898:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800289a:	2308      	movs	r3, #8
 800289c:	64fb      	str	r3, [r7, #76]	; 0x4c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800289e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80028a2:	4619      	mov	r1, r3
 80028a4:	4809      	ldr	r0, [pc, #36]	; (80028cc <HAL_UART_MspInit+0x360>)
 80028a6:	f000 fde7 	bl	8003478 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80028aa:	2200      	movs	r2, #0
 80028ac:	2100      	movs	r1, #0
 80028ae:	2047      	movs	r0, #71	; 0x47
 80028b0:	f000 f9a9 	bl	8002c06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80028b4:	2047      	movs	r0, #71	; 0x47
 80028b6:	f000 f9c2 	bl	8002c3e <HAL_NVIC_EnableIRQ>
}
 80028ba:	bf00      	nop
 80028bc:	3750      	adds	r7, #80	; 0x50
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40011400 	.word	0x40011400
 80028c8:	40023800 	.word	0x40023800
 80028cc:	40020800 	.word	0x40020800

080028d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80028d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002908 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028d4:	480d      	ldr	r0, [pc, #52]	; (800290c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80028d6:	490e      	ldr	r1, [pc, #56]	; (8002910 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80028d8:	4a0e      	ldr	r2, [pc, #56]	; (8002914 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028dc:	e002      	b.n	80028e4 <LoopCopyDataInit>

080028de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028e2:	3304      	adds	r3, #4

080028e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028e8:	d3f9      	bcc.n	80028de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028ea:	4a0b      	ldr	r2, [pc, #44]	; (8002918 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80028ec:	4c0b      	ldr	r4, [pc, #44]	; (800291c <LoopFillZerobss+0x26>)
  movs r3, #0
 80028ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028f0:	e001      	b.n	80028f6 <LoopFillZerobss>

080028f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028f4:	3204      	adds	r2, #4

080028f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028f8:	d3fb      	bcc.n	80028f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80028fa:	f7ff f8bb 	bl	8001a74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028fe:	f008 f9dd 	bl	800acbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002902:	f7fe fc25 	bl	8001150 <main>
  bx  lr    
 8002906:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002908:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800290c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002910:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002914:	0800f740 	.word	0x0800f740
  ldr r2, =_sbss
 8002918:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800291c:	20001aa4 	.word	0x20001aa4

08002920 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002920:	e7fe      	b.n	8002920 <ADC_IRQHandler>
	...

08002924 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002928:	4b0e      	ldr	r3, [pc, #56]	; (8002964 <HAL_Init+0x40>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a0d      	ldr	r2, [pc, #52]	; (8002964 <HAL_Init+0x40>)
 800292e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002932:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002934:	4b0b      	ldr	r3, [pc, #44]	; (8002964 <HAL_Init+0x40>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a0a      	ldr	r2, [pc, #40]	; (8002964 <HAL_Init+0x40>)
 800293a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800293e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002940:	4b08      	ldr	r3, [pc, #32]	; (8002964 <HAL_Init+0x40>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a07      	ldr	r2, [pc, #28]	; (8002964 <HAL_Init+0x40>)
 8002946:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800294a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800294c:	2003      	movs	r0, #3
 800294e:	f000 f94f 	bl	8002bf0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002952:	2000      	movs	r0, #0
 8002954:	f000 f808 	bl	8002968 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002958:	f7fe ff1e 	bl	8001798 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800295c:	2300      	movs	r3, #0
}
 800295e:	4618      	mov	r0, r3
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40023c00 	.word	0x40023c00

08002968 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002970:	4b12      	ldr	r3, [pc, #72]	; (80029bc <HAL_InitTick+0x54>)
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	4b12      	ldr	r3, [pc, #72]	; (80029c0 <HAL_InitTick+0x58>)
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	4619      	mov	r1, r3
 800297a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800297e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002982:	fbb2 f3f3 	udiv	r3, r2, r3
 8002986:	4618      	mov	r0, r3
 8002988:	f000 f967 	bl	8002c5a <HAL_SYSTICK_Config>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e00e      	b.n	80029b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2b0f      	cmp	r3, #15
 800299a:	d80a      	bhi.n	80029b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800299c:	2200      	movs	r2, #0
 800299e:	6879      	ldr	r1, [r7, #4]
 80029a0:	f04f 30ff 	mov.w	r0, #4294967295
 80029a4:	f000 f92f 	bl	8002c06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029a8:	4a06      	ldr	r2, [pc, #24]	; (80029c4 <HAL_InitTick+0x5c>)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029ae:	2300      	movs	r3, #0
 80029b0:	e000      	b.n	80029b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3708      	adds	r7, #8
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	20000000 	.word	0x20000000
 80029c0:	20000008 	.word	0x20000008
 80029c4:	20000004 	.word	0x20000004

080029c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029cc:	4b06      	ldr	r3, [pc, #24]	; (80029e8 <HAL_IncTick+0x20>)
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	461a      	mov	r2, r3
 80029d2:	4b06      	ldr	r3, [pc, #24]	; (80029ec <HAL_IncTick+0x24>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4413      	add	r3, r2
 80029d8:	4a04      	ldr	r2, [pc, #16]	; (80029ec <HAL_IncTick+0x24>)
 80029da:	6013      	str	r3, [r2, #0]
}
 80029dc:	bf00      	nop
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	20000008 	.word	0x20000008
 80029ec:	20000644 	.word	0x20000644

080029f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  return uwTick;
 80029f4:	4b03      	ldr	r3, [pc, #12]	; (8002a04 <HAL_GetTick+0x14>)
 80029f6:	681b      	ldr	r3, [r3, #0]
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	20000644 	.word	0x20000644

08002a08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a10:	f7ff ffee 	bl	80029f0 <HAL_GetTick>
 8002a14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a20:	d005      	beq.n	8002a2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a22:	4b0a      	ldr	r3, [pc, #40]	; (8002a4c <HAL_Delay+0x44>)
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	461a      	mov	r2, r3
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	4413      	add	r3, r2
 8002a2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a2e:	bf00      	nop
 8002a30:	f7ff ffde 	bl	80029f0 <HAL_GetTick>
 8002a34:	4602      	mov	r2, r0
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	1ad3      	subs	r3, r2, r3
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d8f7      	bhi.n	8002a30 <HAL_Delay+0x28>
  {
  }
}
 8002a40:	bf00      	nop
 8002a42:	bf00      	nop
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	20000008 	.word	0x20000008

08002a50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f003 0307 	and.w	r3, r3, #7
 8002a5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a60:	4b0c      	ldr	r3, [pc, #48]	; (8002a94 <__NVIC_SetPriorityGrouping+0x44>)
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a78:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a82:	4a04      	ldr	r2, [pc, #16]	; (8002a94 <__NVIC_SetPriorityGrouping+0x44>)
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	60d3      	str	r3, [r2, #12]
}
 8002a88:	bf00      	nop
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr
 8002a94:	e000ed00 	.word	0xe000ed00

08002a98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a9c:	4b04      	ldr	r3, [pc, #16]	; (8002ab0 <__NVIC_GetPriorityGrouping+0x18>)
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	0a1b      	lsrs	r3, r3, #8
 8002aa2:	f003 0307 	and.w	r3, r3, #7
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr
 8002ab0:	e000ed00 	.word	0xe000ed00

08002ab4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	4603      	mov	r3, r0
 8002abc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	db0b      	blt.n	8002ade <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ac6:	79fb      	ldrb	r3, [r7, #7]
 8002ac8:	f003 021f 	and.w	r2, r3, #31
 8002acc:	4907      	ldr	r1, [pc, #28]	; (8002aec <__NVIC_EnableIRQ+0x38>)
 8002ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad2:	095b      	lsrs	r3, r3, #5
 8002ad4:	2001      	movs	r0, #1
 8002ad6:	fa00 f202 	lsl.w	r2, r0, r2
 8002ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ade:	bf00      	nop
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	e000e100 	.word	0xe000e100

08002af0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	6039      	str	r1, [r7, #0]
 8002afa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	db0a      	blt.n	8002b1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	b2da      	uxtb	r2, r3
 8002b08:	490c      	ldr	r1, [pc, #48]	; (8002b3c <__NVIC_SetPriority+0x4c>)
 8002b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0e:	0112      	lsls	r2, r2, #4
 8002b10:	b2d2      	uxtb	r2, r2
 8002b12:	440b      	add	r3, r1
 8002b14:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b18:	e00a      	b.n	8002b30 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	4908      	ldr	r1, [pc, #32]	; (8002b40 <__NVIC_SetPriority+0x50>)
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	f003 030f 	and.w	r3, r3, #15
 8002b26:	3b04      	subs	r3, #4
 8002b28:	0112      	lsls	r2, r2, #4
 8002b2a:	b2d2      	uxtb	r2, r2
 8002b2c:	440b      	add	r3, r1
 8002b2e:	761a      	strb	r2, [r3, #24]
}
 8002b30:	bf00      	nop
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr
 8002b3c:	e000e100 	.word	0xe000e100
 8002b40:	e000ed00 	.word	0xe000ed00

08002b44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b089      	sub	sp, #36	; 0x24
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f003 0307 	and.w	r3, r3, #7
 8002b56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	f1c3 0307 	rsb	r3, r3, #7
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	bf28      	it	cs
 8002b62:	2304      	movcs	r3, #4
 8002b64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	3304      	adds	r3, #4
 8002b6a:	2b06      	cmp	r3, #6
 8002b6c:	d902      	bls.n	8002b74 <NVIC_EncodePriority+0x30>
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	3b03      	subs	r3, #3
 8002b72:	e000      	b.n	8002b76 <NVIC_EncodePriority+0x32>
 8002b74:	2300      	movs	r3, #0
 8002b76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b78:	f04f 32ff 	mov.w	r2, #4294967295
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b82:	43da      	mvns	r2, r3
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	401a      	ands	r2, r3
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b8c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	fa01 f303 	lsl.w	r3, r1, r3
 8002b96:	43d9      	mvns	r1, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b9c:	4313      	orrs	r3, r2
         );
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3724      	adds	r7, #36	; 0x24
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
	...

08002bac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	3b01      	subs	r3, #1
 8002bb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bbc:	d301      	bcc.n	8002bc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e00f      	b.n	8002be2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bc2:	4a0a      	ldr	r2, [pc, #40]	; (8002bec <SysTick_Config+0x40>)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3b01      	subs	r3, #1
 8002bc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bca:	210f      	movs	r1, #15
 8002bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8002bd0:	f7ff ff8e 	bl	8002af0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bd4:	4b05      	ldr	r3, [pc, #20]	; (8002bec <SysTick_Config+0x40>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bda:	4b04      	ldr	r3, [pc, #16]	; (8002bec <SysTick_Config+0x40>)
 8002bdc:	2207      	movs	r2, #7
 8002bde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	4618      	mov	r0, r3
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	e000e010 	.word	0xe000e010

08002bf0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f7ff ff29 	bl	8002a50 <__NVIC_SetPriorityGrouping>
}
 8002bfe:	bf00      	nop
 8002c00:	3708      	adds	r7, #8
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}

08002c06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c06:	b580      	push	{r7, lr}
 8002c08:	b086      	sub	sp, #24
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	60b9      	str	r1, [r7, #8]
 8002c10:	607a      	str	r2, [r7, #4]
 8002c12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c14:	2300      	movs	r3, #0
 8002c16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c18:	f7ff ff3e 	bl	8002a98 <__NVIC_GetPriorityGrouping>
 8002c1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	68b9      	ldr	r1, [r7, #8]
 8002c22:	6978      	ldr	r0, [r7, #20]
 8002c24:	f7ff ff8e 	bl	8002b44 <NVIC_EncodePriority>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c2e:	4611      	mov	r1, r2
 8002c30:	4618      	mov	r0, r3
 8002c32:	f7ff ff5d 	bl	8002af0 <__NVIC_SetPriority>
}
 8002c36:	bf00      	nop
 8002c38:	3718      	adds	r7, #24
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b082      	sub	sp, #8
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	4603      	mov	r3, r0
 8002c46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7ff ff31 	bl	8002ab4 <__NVIC_EnableIRQ>
}
 8002c52:	bf00      	nop
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b082      	sub	sp, #8
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f7ff ffa2 	bl	8002bac <SysTick_Config>
 8002c68:	4603      	mov	r3, r0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3708      	adds	r7, #8
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
	...

08002c74 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b086      	sub	sp, #24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002c80:	f7ff feb6 	bl	80029f0 <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d101      	bne.n	8002c90 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e099      	b.n	8002dc4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2202      	movs	r2, #2
 8002c94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f022 0201 	bic.w	r2, r2, #1
 8002cae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cb0:	e00f      	b.n	8002cd2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cb2:	f7ff fe9d 	bl	80029f0 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b05      	cmp	r3, #5
 8002cbe:	d908      	bls.n	8002cd2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2220      	movs	r2, #32
 8002cc4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2203      	movs	r2, #3
 8002cca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e078      	b.n	8002dc4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d1e8      	bne.n	8002cb2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ce8:	697a      	ldr	r2, [r7, #20]
 8002cea:	4b38      	ldr	r3, [pc, #224]	; (8002dcc <HAL_DMA_Init+0x158>)
 8002cec:	4013      	ands	r3, r2
 8002cee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002cfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	691b      	ldr	r3, [r3, #16]
 8002d04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	699b      	ldr	r3, [r3, #24]
 8002d10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a1b      	ldr	r3, [r3, #32]
 8002d1c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d1e:	697a      	ldr	r2, [r7, #20]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d28:	2b04      	cmp	r3, #4
 8002d2a:	d107      	bne.n	8002d3c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d34:	4313      	orrs	r3, r2
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	697a      	ldr	r2, [r7, #20]
 8002d42:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	f023 0307 	bic.w	r3, r3, #7
 8002d52:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d58:	697a      	ldr	r2, [r7, #20]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d62:	2b04      	cmp	r3, #4
 8002d64:	d117      	bne.n	8002d96 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d6a:	697a      	ldr	r2, [r7, #20]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d00e      	beq.n	8002d96 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f000 fb01 	bl	8003380 <DMA_CheckFifoParam>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d008      	beq.n	8002d96 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2240      	movs	r2, #64	; 0x40
 8002d88:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002d92:	2301      	movs	r3, #1
 8002d94:	e016      	b.n	8002dc4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f000 fab8 	bl	8003314 <DMA_CalcBaseAndBitshift>
 8002da4:	4603      	mov	r3, r0
 8002da6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002dac:	223f      	movs	r2, #63	; 0x3f
 8002dae:	409a      	lsls	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002dc2:	2300      	movs	r3, #0
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3718      	adds	r7, #24
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	f010803f 	.word	0xf010803f

08002dd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b086      	sub	sp, #24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	607a      	str	r2, [r7, #4]
 8002ddc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002dde:	2300      	movs	r3, #0
 8002de0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002de6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d101      	bne.n	8002df6 <HAL_DMA_Start_IT+0x26>
 8002df2:	2302      	movs	r3, #2
 8002df4:	e040      	b.n	8002e78 <HAL_DMA_Start_IT+0xa8>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d12f      	bne.n	8002e6a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	2202      	movs	r2, #2
 8002e0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	2200      	movs	r2, #0
 8002e16:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	68b9      	ldr	r1, [r7, #8]
 8002e1e:	68f8      	ldr	r0, [r7, #12]
 8002e20:	f000 fa4a 	bl	80032b8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e28:	223f      	movs	r2, #63	; 0x3f
 8002e2a:	409a      	lsls	r2, r3
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f042 0216 	orr.w	r2, r2, #22
 8002e3e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d007      	beq.n	8002e58 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f042 0208 	orr.w	r2, r2, #8
 8002e56:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f042 0201 	orr.w	r2, r2, #1
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	e005      	b.n	8002e76 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002e72:	2302      	movs	r3, #2
 8002e74:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002e76:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3718      	adds	r7, #24
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e8c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e8e:	f7ff fdaf 	bl	80029f0 <HAL_GetTick>
 8002e92:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d008      	beq.n	8002eb2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2280      	movs	r2, #128	; 0x80
 8002ea4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e052      	b.n	8002f58 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f022 0216 	bic.w	r2, r2, #22
 8002ec0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	695a      	ldr	r2, [r3, #20]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ed0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d103      	bne.n	8002ee2 <HAL_DMA_Abort+0x62>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d007      	beq.n	8002ef2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f022 0208 	bic.w	r2, r2, #8
 8002ef0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f022 0201 	bic.w	r2, r2, #1
 8002f00:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f02:	e013      	b.n	8002f2c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f04:	f7ff fd74 	bl	80029f0 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	2b05      	cmp	r3, #5
 8002f10:	d90c      	bls.n	8002f2c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2220      	movs	r2, #32
 8002f16:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2203      	movs	r2, #3
 8002f1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	e015      	b.n	8002f58 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0301 	and.w	r3, r3, #1
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1e4      	bne.n	8002f04 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f3e:	223f      	movs	r2, #63	; 0x3f
 8002f40:	409a      	lsls	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3710      	adds	r7, #16
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f6e:	b2db      	uxtb	r3, r3
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d004      	beq.n	8002f7e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2280      	movs	r2, #128	; 0x80
 8002f78:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e00c      	b.n	8002f98 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2205      	movs	r2, #5
 8002f82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 0201 	bic.w	r2, r2, #1
 8002f94:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	370c      	adds	r7, #12
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr

08002fa4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002fac:	2300      	movs	r3, #0
 8002fae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002fb0:	4b8e      	ldr	r3, [pc, #568]	; (80031ec <HAL_DMA_IRQHandler+0x248>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a8e      	ldr	r2, [pc, #568]	; (80031f0 <HAL_DMA_IRQHandler+0x24c>)
 8002fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fba:	0a9b      	lsrs	r3, r3, #10
 8002fbc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fc2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fce:	2208      	movs	r2, #8
 8002fd0:	409a      	lsls	r2, r3
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d01a      	beq.n	8003010 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0304 	and.w	r3, r3, #4
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d013      	beq.n	8003010 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f022 0204 	bic.w	r2, r2, #4
 8002ff6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ffc:	2208      	movs	r2, #8
 8002ffe:	409a      	lsls	r2, r3
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003008:	f043 0201 	orr.w	r2, r3, #1
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003014:	2201      	movs	r2, #1
 8003016:	409a      	lsls	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4013      	ands	r3, r2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d012      	beq.n	8003046 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00b      	beq.n	8003046 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003032:	2201      	movs	r2, #1
 8003034:	409a      	lsls	r2, r3
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800303e:	f043 0202 	orr.w	r2, r3, #2
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800304a:	2204      	movs	r2, #4
 800304c:	409a      	lsls	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	4013      	ands	r3, r2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d012      	beq.n	800307c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0302 	and.w	r3, r3, #2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d00b      	beq.n	800307c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003068:	2204      	movs	r2, #4
 800306a:	409a      	lsls	r2, r3
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003074:	f043 0204 	orr.w	r2, r3, #4
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003080:	2210      	movs	r2, #16
 8003082:	409a      	lsls	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	4013      	ands	r3, r2
 8003088:	2b00      	cmp	r3, #0
 800308a:	d043      	beq.n	8003114 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0308 	and.w	r3, r3, #8
 8003096:	2b00      	cmp	r3, #0
 8003098:	d03c      	beq.n	8003114 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800309e:	2210      	movs	r2, #16
 80030a0:	409a      	lsls	r2, r3
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d018      	beq.n	80030e6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d108      	bne.n	80030d4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d024      	beq.n	8003114 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	4798      	blx	r3
 80030d2:	e01f      	b.n	8003114 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d01b      	beq.n	8003114 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	4798      	blx	r3
 80030e4:	e016      	b.n	8003114 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d107      	bne.n	8003104 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0208 	bic.w	r2, r2, #8
 8003102:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003108:	2b00      	cmp	r3, #0
 800310a:	d003      	beq.n	8003114 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003118:	2220      	movs	r2, #32
 800311a:	409a      	lsls	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	4013      	ands	r3, r2
 8003120:	2b00      	cmp	r3, #0
 8003122:	f000 808f 	beq.w	8003244 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0310 	and.w	r3, r3, #16
 8003130:	2b00      	cmp	r3, #0
 8003132:	f000 8087 	beq.w	8003244 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800313a:	2220      	movs	r2, #32
 800313c:	409a      	lsls	r2, r3
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2b05      	cmp	r3, #5
 800314c:	d136      	bne.n	80031bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 0216 	bic.w	r2, r2, #22
 800315c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	695a      	ldr	r2, [r3, #20]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800316c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003172:	2b00      	cmp	r3, #0
 8003174:	d103      	bne.n	800317e <HAL_DMA_IRQHandler+0x1da>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800317a:	2b00      	cmp	r3, #0
 800317c:	d007      	beq.n	800318e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f022 0208 	bic.w	r2, r2, #8
 800318c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003192:	223f      	movs	r2, #63	; 0x3f
 8003194:	409a      	lsls	r2, r3
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2201      	movs	r2, #1
 800319e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d07e      	beq.n	80032b0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	4798      	blx	r3
        }
        return;
 80031ba:	e079      	b.n	80032b0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d01d      	beq.n	8003206 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d10d      	bne.n	80031f4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d031      	beq.n	8003244 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	4798      	blx	r3
 80031e8:	e02c      	b.n	8003244 <HAL_DMA_IRQHandler+0x2a0>
 80031ea:	bf00      	nop
 80031ec:	20000000 	.word	0x20000000
 80031f0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d023      	beq.n	8003244 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	4798      	blx	r3
 8003204:	e01e      	b.n	8003244 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003210:	2b00      	cmp	r3, #0
 8003212:	d10f      	bne.n	8003234 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f022 0210 	bic.w	r2, r2, #16
 8003222:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2200      	movs	r2, #0
 8003230:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003238:	2b00      	cmp	r3, #0
 800323a:	d003      	beq.n	8003244 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003248:	2b00      	cmp	r3, #0
 800324a:	d032      	beq.n	80032b2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003250:	f003 0301 	and.w	r3, r3, #1
 8003254:	2b00      	cmp	r3, #0
 8003256:	d022      	beq.n	800329e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2205      	movs	r2, #5
 800325c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f022 0201 	bic.w	r2, r2, #1
 800326e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	3301      	adds	r3, #1
 8003274:	60bb      	str	r3, [r7, #8]
 8003276:	697a      	ldr	r2, [r7, #20]
 8003278:	429a      	cmp	r2, r3
 800327a:	d307      	bcc.n	800328c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	2b00      	cmp	r3, #0
 8003288:	d1f2      	bne.n	8003270 <HAL_DMA_IRQHandler+0x2cc>
 800328a:	e000      	b.n	800328e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800328c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2201      	movs	r2, #1
 8003292:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d005      	beq.n	80032b2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	4798      	blx	r3
 80032ae:	e000      	b.n	80032b2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80032b0:	bf00      	nop
    }
  }
}
 80032b2:	3718      	adds	r7, #24
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	60f8      	str	r0, [r7, #12]
 80032c0:	60b9      	str	r1, [r7, #8]
 80032c2:	607a      	str	r2, [r7, #4]
 80032c4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80032d4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	683a      	ldr	r2, [r7, #0]
 80032dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	2b40      	cmp	r3, #64	; 0x40
 80032e4:	d108      	bne.n	80032f8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	68ba      	ldr	r2, [r7, #8]
 80032f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80032f6:	e007      	b.n	8003308 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68ba      	ldr	r2, [r7, #8]
 80032fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	60da      	str	r2, [r3, #12]
}
 8003308:	bf00      	nop
 800330a:	3714      	adds	r7, #20
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003314:	b480      	push	{r7}
 8003316:	b085      	sub	sp, #20
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	b2db      	uxtb	r3, r3
 8003322:	3b10      	subs	r3, #16
 8003324:	4a14      	ldr	r2, [pc, #80]	; (8003378 <DMA_CalcBaseAndBitshift+0x64>)
 8003326:	fba2 2303 	umull	r2, r3, r2, r3
 800332a:	091b      	lsrs	r3, r3, #4
 800332c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800332e:	4a13      	ldr	r2, [pc, #76]	; (800337c <DMA_CalcBaseAndBitshift+0x68>)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	4413      	add	r3, r2
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	461a      	mov	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2b03      	cmp	r3, #3
 8003340:	d909      	bls.n	8003356 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800334a:	f023 0303 	bic.w	r3, r3, #3
 800334e:	1d1a      	adds	r2, r3, #4
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	659a      	str	r2, [r3, #88]	; 0x58
 8003354:	e007      	b.n	8003366 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800335e:	f023 0303 	bic.w	r3, r3, #3
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800336a:	4618      	mov	r0, r3
 800336c:	3714      	adds	r7, #20
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	aaaaaaab 	.word	0xaaaaaaab
 800337c:	0800f12c 	.word	0x0800f12c

08003380 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003380:	b480      	push	{r7}
 8003382:	b085      	sub	sp, #20
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003388:	2300      	movs	r3, #0
 800338a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003390:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	699b      	ldr	r3, [r3, #24]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d11f      	bne.n	80033da <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	2b03      	cmp	r3, #3
 800339e:	d856      	bhi.n	800344e <DMA_CheckFifoParam+0xce>
 80033a0:	a201      	add	r2, pc, #4	; (adr r2, 80033a8 <DMA_CheckFifoParam+0x28>)
 80033a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033a6:	bf00      	nop
 80033a8:	080033b9 	.word	0x080033b9
 80033ac:	080033cb 	.word	0x080033cb
 80033b0:	080033b9 	.word	0x080033b9
 80033b4:	0800344f 	.word	0x0800344f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d046      	beq.n	8003452 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033c8:	e043      	b.n	8003452 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033ce:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80033d2:	d140      	bne.n	8003456 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033d8:	e03d      	b.n	8003456 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033e2:	d121      	bne.n	8003428 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	2b03      	cmp	r3, #3
 80033e8:	d837      	bhi.n	800345a <DMA_CheckFifoParam+0xda>
 80033ea:	a201      	add	r2, pc, #4	; (adr r2, 80033f0 <DMA_CheckFifoParam+0x70>)
 80033ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033f0:	08003401 	.word	0x08003401
 80033f4:	08003407 	.word	0x08003407
 80033f8:	08003401 	.word	0x08003401
 80033fc:	08003419 	.word	0x08003419
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	73fb      	strb	r3, [r7, #15]
      break;
 8003404:	e030      	b.n	8003468 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800340a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d025      	beq.n	800345e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003416:	e022      	b.n	800345e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003420:	d11f      	bne.n	8003462 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003426:	e01c      	b.n	8003462 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	2b02      	cmp	r3, #2
 800342c:	d903      	bls.n	8003436 <DMA_CheckFifoParam+0xb6>
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	2b03      	cmp	r3, #3
 8003432:	d003      	beq.n	800343c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003434:	e018      	b.n	8003468 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	73fb      	strb	r3, [r7, #15]
      break;
 800343a:	e015      	b.n	8003468 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003440:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00e      	beq.n	8003466 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	73fb      	strb	r3, [r7, #15]
      break;
 800344c:	e00b      	b.n	8003466 <DMA_CheckFifoParam+0xe6>
      break;
 800344e:	bf00      	nop
 8003450:	e00a      	b.n	8003468 <DMA_CheckFifoParam+0xe8>
      break;
 8003452:	bf00      	nop
 8003454:	e008      	b.n	8003468 <DMA_CheckFifoParam+0xe8>
      break;
 8003456:	bf00      	nop
 8003458:	e006      	b.n	8003468 <DMA_CheckFifoParam+0xe8>
      break;
 800345a:	bf00      	nop
 800345c:	e004      	b.n	8003468 <DMA_CheckFifoParam+0xe8>
      break;
 800345e:	bf00      	nop
 8003460:	e002      	b.n	8003468 <DMA_CheckFifoParam+0xe8>
      break;   
 8003462:	bf00      	nop
 8003464:	e000      	b.n	8003468 <DMA_CheckFifoParam+0xe8>
      break;
 8003466:	bf00      	nop
    }
  } 
  
  return status; 
 8003468:	7bfb      	ldrb	r3, [r7, #15]
}
 800346a:	4618      	mov	r0, r3
 800346c:	3714      	adds	r7, #20
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop

08003478 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003478:	b480      	push	{r7}
 800347a:	b089      	sub	sp, #36	; 0x24
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
 8003480:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003482:	2300      	movs	r3, #0
 8003484:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003486:	2300      	movs	r3, #0
 8003488:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800348a:	2300      	movs	r3, #0
 800348c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800348e:	2300      	movs	r3, #0
 8003490:	61fb      	str	r3, [r7, #28]
 8003492:	e165      	b.n	8003760 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003494:	2201      	movs	r2, #1
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	697a      	ldr	r2, [r7, #20]
 80034a4:	4013      	ands	r3, r2
 80034a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034a8:	693a      	ldr	r2, [r7, #16]
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	f040 8154 	bne.w	800375a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f003 0303 	and.w	r3, r3, #3
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d005      	beq.n	80034ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d130      	bne.n	800352c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	005b      	lsls	r3, r3, #1
 80034d4:	2203      	movs	r2, #3
 80034d6:	fa02 f303 	lsl.w	r3, r2, r3
 80034da:	43db      	mvns	r3, r3
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	4013      	ands	r3, r2
 80034e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	68da      	ldr	r2, [r3, #12]
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	fa02 f303 	lsl.w	r3, r2, r3
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	69ba      	ldr	r2, [r7, #24]
 80034f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003500:	2201      	movs	r2, #1
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	43db      	mvns	r3, r3
 800350a:	69ba      	ldr	r2, [r7, #24]
 800350c:	4013      	ands	r3, r2
 800350e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	091b      	lsrs	r3, r3, #4
 8003516:	f003 0201 	and.w	r2, r3, #1
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	4313      	orrs	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f003 0303 	and.w	r3, r3, #3
 8003534:	2b03      	cmp	r3, #3
 8003536:	d017      	beq.n	8003568 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	2203      	movs	r2, #3
 8003544:	fa02 f303 	lsl.w	r3, r2, r3
 8003548:	43db      	mvns	r3, r3
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	4013      	ands	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	689a      	ldr	r2, [r3, #8]
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	4313      	orrs	r3, r2
 8003560:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	69ba      	ldr	r2, [r7, #24]
 8003566:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	f003 0303 	and.w	r3, r3, #3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d123      	bne.n	80035bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	08da      	lsrs	r2, r3, #3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3208      	adds	r2, #8
 800357c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003580:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	f003 0307 	and.w	r3, r3, #7
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	220f      	movs	r2, #15
 800358c:	fa02 f303 	lsl.w	r3, r2, r3
 8003590:	43db      	mvns	r3, r3
 8003592:	69ba      	ldr	r2, [r7, #24]
 8003594:	4013      	ands	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	691a      	ldr	r2, [r3, #16]
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	f003 0307 	and.w	r3, r3, #7
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	08da      	lsrs	r2, r3, #3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	3208      	adds	r2, #8
 80035b6:	69b9      	ldr	r1, [r7, #24]
 80035b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	005b      	lsls	r3, r3, #1
 80035c6:	2203      	movs	r2, #3
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	43db      	mvns	r3, r3
 80035ce:	69ba      	ldr	r2, [r7, #24]
 80035d0:	4013      	ands	r3, r2
 80035d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	f003 0203 	and.w	r2, r3, #3
 80035dc:	69fb      	ldr	r3, [r7, #28]
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	fa02 f303 	lsl.w	r3, r2, r3
 80035e4:	69ba      	ldr	r2, [r7, #24]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f000 80ae 	beq.w	800375a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035fe:	2300      	movs	r3, #0
 8003600:	60fb      	str	r3, [r7, #12]
 8003602:	4b5d      	ldr	r3, [pc, #372]	; (8003778 <HAL_GPIO_Init+0x300>)
 8003604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003606:	4a5c      	ldr	r2, [pc, #368]	; (8003778 <HAL_GPIO_Init+0x300>)
 8003608:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800360c:	6453      	str	r3, [r2, #68]	; 0x44
 800360e:	4b5a      	ldr	r3, [pc, #360]	; (8003778 <HAL_GPIO_Init+0x300>)
 8003610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003612:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003616:	60fb      	str	r3, [r7, #12]
 8003618:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800361a:	4a58      	ldr	r2, [pc, #352]	; (800377c <HAL_GPIO_Init+0x304>)
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	089b      	lsrs	r3, r3, #2
 8003620:	3302      	adds	r3, #2
 8003622:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003626:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	f003 0303 	and.w	r3, r3, #3
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	220f      	movs	r2, #15
 8003632:	fa02 f303 	lsl.w	r3, r2, r3
 8003636:	43db      	mvns	r3, r3
 8003638:	69ba      	ldr	r2, [r7, #24]
 800363a:	4013      	ands	r3, r2
 800363c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a4f      	ldr	r2, [pc, #316]	; (8003780 <HAL_GPIO_Init+0x308>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d025      	beq.n	8003692 <HAL_GPIO_Init+0x21a>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	4a4e      	ldr	r2, [pc, #312]	; (8003784 <HAL_GPIO_Init+0x30c>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d01f      	beq.n	800368e <HAL_GPIO_Init+0x216>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	4a4d      	ldr	r2, [pc, #308]	; (8003788 <HAL_GPIO_Init+0x310>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d019      	beq.n	800368a <HAL_GPIO_Init+0x212>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	4a4c      	ldr	r2, [pc, #304]	; (800378c <HAL_GPIO_Init+0x314>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d013      	beq.n	8003686 <HAL_GPIO_Init+0x20e>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	4a4b      	ldr	r2, [pc, #300]	; (8003790 <HAL_GPIO_Init+0x318>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d00d      	beq.n	8003682 <HAL_GPIO_Init+0x20a>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	4a4a      	ldr	r2, [pc, #296]	; (8003794 <HAL_GPIO_Init+0x31c>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d007      	beq.n	800367e <HAL_GPIO_Init+0x206>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a49      	ldr	r2, [pc, #292]	; (8003798 <HAL_GPIO_Init+0x320>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d101      	bne.n	800367a <HAL_GPIO_Init+0x202>
 8003676:	2306      	movs	r3, #6
 8003678:	e00c      	b.n	8003694 <HAL_GPIO_Init+0x21c>
 800367a:	2307      	movs	r3, #7
 800367c:	e00a      	b.n	8003694 <HAL_GPIO_Init+0x21c>
 800367e:	2305      	movs	r3, #5
 8003680:	e008      	b.n	8003694 <HAL_GPIO_Init+0x21c>
 8003682:	2304      	movs	r3, #4
 8003684:	e006      	b.n	8003694 <HAL_GPIO_Init+0x21c>
 8003686:	2303      	movs	r3, #3
 8003688:	e004      	b.n	8003694 <HAL_GPIO_Init+0x21c>
 800368a:	2302      	movs	r3, #2
 800368c:	e002      	b.n	8003694 <HAL_GPIO_Init+0x21c>
 800368e:	2301      	movs	r3, #1
 8003690:	e000      	b.n	8003694 <HAL_GPIO_Init+0x21c>
 8003692:	2300      	movs	r3, #0
 8003694:	69fa      	ldr	r2, [r7, #28]
 8003696:	f002 0203 	and.w	r2, r2, #3
 800369a:	0092      	lsls	r2, r2, #2
 800369c:	4093      	lsls	r3, r2
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036a4:	4935      	ldr	r1, [pc, #212]	; (800377c <HAL_GPIO_Init+0x304>)
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	089b      	lsrs	r3, r3, #2
 80036aa:	3302      	adds	r3, #2
 80036ac:	69ba      	ldr	r2, [r7, #24]
 80036ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036b2:	4b3a      	ldr	r3, [pc, #232]	; (800379c <HAL_GPIO_Init+0x324>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	43db      	mvns	r3, r3
 80036bc:	69ba      	ldr	r2, [r7, #24]
 80036be:	4013      	ands	r3, r2
 80036c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d003      	beq.n	80036d6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80036ce:	69ba      	ldr	r2, [r7, #24]
 80036d0:	693b      	ldr	r3, [r7, #16]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036d6:	4a31      	ldr	r2, [pc, #196]	; (800379c <HAL_GPIO_Init+0x324>)
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036dc:	4b2f      	ldr	r3, [pc, #188]	; (800379c <HAL_GPIO_Init+0x324>)
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	43db      	mvns	r3, r3
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	4013      	ands	r3, r2
 80036ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d003      	beq.n	8003700 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80036f8:	69ba      	ldr	r2, [r7, #24]
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003700:	4a26      	ldr	r2, [pc, #152]	; (800379c <HAL_GPIO_Init+0x324>)
 8003702:	69bb      	ldr	r3, [r7, #24]
 8003704:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003706:	4b25      	ldr	r3, [pc, #148]	; (800379c <HAL_GPIO_Init+0x324>)
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	43db      	mvns	r3, r3
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	4013      	ands	r3, r2
 8003714:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d003      	beq.n	800372a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003722:	69ba      	ldr	r2, [r7, #24]
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	4313      	orrs	r3, r2
 8003728:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800372a:	4a1c      	ldr	r2, [pc, #112]	; (800379c <HAL_GPIO_Init+0x324>)
 800372c:	69bb      	ldr	r3, [r7, #24]
 800372e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003730:	4b1a      	ldr	r3, [pc, #104]	; (800379c <HAL_GPIO_Init+0x324>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	43db      	mvns	r3, r3
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	4013      	ands	r3, r2
 800373e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003748:	2b00      	cmp	r3, #0
 800374a:	d003      	beq.n	8003754 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800374c:	69ba      	ldr	r2, [r7, #24]
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	4313      	orrs	r3, r2
 8003752:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003754:	4a11      	ldr	r2, [pc, #68]	; (800379c <HAL_GPIO_Init+0x324>)
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	3301      	adds	r3, #1
 800375e:	61fb      	str	r3, [r7, #28]
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	2b0f      	cmp	r3, #15
 8003764:	f67f ae96 	bls.w	8003494 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003768:	bf00      	nop
 800376a:	bf00      	nop
 800376c:	3724      	adds	r7, #36	; 0x24
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	40023800 	.word	0x40023800
 800377c:	40013800 	.word	0x40013800
 8003780:	40020000 	.word	0x40020000
 8003784:	40020400 	.word	0x40020400
 8003788:	40020800 	.word	0x40020800
 800378c:	40020c00 	.word	0x40020c00
 8003790:	40021000 	.word	0x40021000
 8003794:	40021400 	.word	0x40021400
 8003798:	40021800 	.word	0x40021800
 800379c:	40013c00 	.word	0x40013c00

080037a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b085      	sub	sp, #20
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
 80037a8:	460b      	mov	r3, r1
 80037aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	691a      	ldr	r2, [r3, #16]
 80037b0:	887b      	ldrh	r3, [r7, #2]
 80037b2:	4013      	ands	r3, r2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d002      	beq.n	80037be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037b8:	2301      	movs	r3, #1
 80037ba:	73fb      	strb	r3, [r7, #15]
 80037bc:	e001      	b.n	80037c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037be:	2300      	movs	r3, #0
 80037c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3714      	adds	r7, #20
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	460b      	mov	r3, r1
 80037da:	807b      	strh	r3, [r7, #2]
 80037dc:	4613      	mov	r3, r2
 80037de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037e0:	787b      	ldrb	r3, [r7, #1]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d003      	beq.n	80037ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037e6:	887a      	ldrh	r2, [r7, #2]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037ec:	e003      	b.n	80037f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037ee:	887b      	ldrh	r3, [r7, #2]
 80037f0:	041a      	lsls	r2, r3, #16
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	619a      	str	r2, [r3, #24]
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
	...

08003804 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800380a:	2300      	movs	r3, #0
 800380c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800380e:	2300      	movs	r3, #0
 8003810:	603b      	str	r3, [r7, #0]
 8003812:	4b20      	ldr	r3, [pc, #128]	; (8003894 <HAL_PWREx_EnableOverDrive+0x90>)
 8003814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003816:	4a1f      	ldr	r2, [pc, #124]	; (8003894 <HAL_PWREx_EnableOverDrive+0x90>)
 8003818:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800381c:	6413      	str	r3, [r2, #64]	; 0x40
 800381e:	4b1d      	ldr	r3, [pc, #116]	; (8003894 <HAL_PWREx_EnableOverDrive+0x90>)
 8003820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003822:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003826:	603b      	str	r3, [r7, #0]
 8003828:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800382a:	4b1b      	ldr	r3, [pc, #108]	; (8003898 <HAL_PWREx_EnableOverDrive+0x94>)
 800382c:	2201      	movs	r2, #1
 800382e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003830:	f7ff f8de 	bl	80029f0 <HAL_GetTick>
 8003834:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003836:	e009      	b.n	800384c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003838:	f7ff f8da 	bl	80029f0 <HAL_GetTick>
 800383c:	4602      	mov	r2, r0
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	1ad3      	subs	r3, r2, r3
 8003842:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003846:	d901      	bls.n	800384c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e01f      	b.n	800388c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800384c:	4b13      	ldr	r3, [pc, #76]	; (800389c <HAL_PWREx_EnableOverDrive+0x98>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003854:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003858:	d1ee      	bne.n	8003838 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800385a:	4b11      	ldr	r3, [pc, #68]	; (80038a0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800385c:	2201      	movs	r2, #1
 800385e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003860:	f7ff f8c6 	bl	80029f0 <HAL_GetTick>
 8003864:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003866:	e009      	b.n	800387c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003868:	f7ff f8c2 	bl	80029f0 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003876:	d901      	bls.n	800387c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e007      	b.n	800388c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800387c:	4b07      	ldr	r3, [pc, #28]	; (800389c <HAL_PWREx_EnableOverDrive+0x98>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003884:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003888:	d1ee      	bne.n	8003868 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3708      	adds	r7, #8
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}
 8003894:	40023800 	.word	0x40023800
 8003898:	420e0040 	.word	0x420e0040
 800389c:	40007000 	.word	0x40007000
 80038a0:	420e0044 	.word	0x420e0044

080038a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b084      	sub	sp, #16
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
 80038ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d101      	bne.n	80038b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e0cc      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038b8:	4b68      	ldr	r3, [pc, #416]	; (8003a5c <HAL_RCC_ClockConfig+0x1b8>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 030f 	and.w	r3, r3, #15
 80038c0:	683a      	ldr	r2, [r7, #0]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d90c      	bls.n	80038e0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038c6:	4b65      	ldr	r3, [pc, #404]	; (8003a5c <HAL_RCC_ClockConfig+0x1b8>)
 80038c8:	683a      	ldr	r2, [r7, #0]
 80038ca:	b2d2      	uxtb	r2, r2
 80038cc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ce:	4b63      	ldr	r3, [pc, #396]	; (8003a5c <HAL_RCC_ClockConfig+0x1b8>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f003 030f 	and.w	r3, r3, #15
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d001      	beq.n	80038e0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e0b8      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d020      	beq.n	800392e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0304 	and.w	r3, r3, #4
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d005      	beq.n	8003904 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038f8:	4b59      	ldr	r3, [pc, #356]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	4a58      	ldr	r2, [pc, #352]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 80038fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003902:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0308 	and.w	r3, r3, #8
 800390c:	2b00      	cmp	r3, #0
 800390e:	d005      	beq.n	800391c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003910:	4b53      	ldr	r3, [pc, #332]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	4a52      	ldr	r2, [pc, #328]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 8003916:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800391a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800391c:	4b50      	ldr	r3, [pc, #320]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	494d      	ldr	r1, [pc, #308]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 800392a:	4313      	orrs	r3, r2
 800392c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	2b00      	cmp	r3, #0
 8003938:	d044      	beq.n	80039c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	2b01      	cmp	r3, #1
 8003940:	d107      	bne.n	8003952 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003942:	4b47      	ldr	r3, [pc, #284]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d119      	bne.n	8003982 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e07f      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	2b02      	cmp	r3, #2
 8003958:	d003      	beq.n	8003962 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800395e:	2b03      	cmp	r3, #3
 8003960:	d107      	bne.n	8003972 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003962:	4b3f      	ldr	r3, [pc, #252]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d109      	bne.n	8003982 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e06f      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003972:	4b3b      	ldr	r3, [pc, #236]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d101      	bne.n	8003982 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e067      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003982:	4b37      	ldr	r3, [pc, #220]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f023 0203 	bic.w	r2, r3, #3
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	4934      	ldr	r1, [pc, #208]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 8003990:	4313      	orrs	r3, r2
 8003992:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003994:	f7ff f82c 	bl	80029f0 <HAL_GetTick>
 8003998:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800399a:	e00a      	b.n	80039b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800399c:	f7ff f828 	bl	80029f0 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d901      	bls.n	80039b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039ae:	2303      	movs	r3, #3
 80039b0:	e04f      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039b2:	4b2b      	ldr	r3, [pc, #172]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f003 020c 	and.w	r2, r3, #12
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d1eb      	bne.n	800399c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039c4:	4b25      	ldr	r3, [pc, #148]	; (8003a5c <HAL_RCC_ClockConfig+0x1b8>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 030f 	and.w	r3, r3, #15
 80039cc:	683a      	ldr	r2, [r7, #0]
 80039ce:	429a      	cmp	r2, r3
 80039d0:	d20c      	bcs.n	80039ec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039d2:	4b22      	ldr	r3, [pc, #136]	; (8003a5c <HAL_RCC_ClockConfig+0x1b8>)
 80039d4:	683a      	ldr	r2, [r7, #0]
 80039d6:	b2d2      	uxtb	r2, r2
 80039d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039da:	4b20      	ldr	r3, [pc, #128]	; (8003a5c <HAL_RCC_ClockConfig+0x1b8>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 030f 	and.w	r3, r3, #15
 80039e2:	683a      	ldr	r2, [r7, #0]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d001      	beq.n	80039ec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e032      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0304 	and.w	r3, r3, #4
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d008      	beq.n	8003a0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039f8:	4b19      	ldr	r3, [pc, #100]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	4916      	ldr	r1, [pc, #88]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0308 	and.w	r3, r3, #8
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d009      	beq.n	8003a2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a16:	4b12      	ldr	r3, [pc, #72]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	691b      	ldr	r3, [r3, #16]
 8003a22:	00db      	lsls	r3, r3, #3
 8003a24:	490e      	ldr	r1, [pc, #56]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a2a:	f000 f855 	bl	8003ad8 <HAL_RCC_GetSysClockFreq>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	4b0b      	ldr	r3, [pc, #44]	; (8003a60 <HAL_RCC_ClockConfig+0x1bc>)
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	091b      	lsrs	r3, r3, #4
 8003a36:	f003 030f 	and.w	r3, r3, #15
 8003a3a:	490a      	ldr	r1, [pc, #40]	; (8003a64 <HAL_RCC_ClockConfig+0x1c0>)
 8003a3c:	5ccb      	ldrb	r3, [r1, r3]
 8003a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a42:	4a09      	ldr	r2, [pc, #36]	; (8003a68 <HAL_RCC_ClockConfig+0x1c4>)
 8003a44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a46:	4b09      	ldr	r3, [pc, #36]	; (8003a6c <HAL_RCC_ClockConfig+0x1c8>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7fe ff8c 	bl	8002968 <HAL_InitTick>

  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3710      	adds	r7, #16
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	40023c00 	.word	0x40023c00
 8003a60:	40023800 	.word	0x40023800
 8003a64:	0800f114 	.word	0x0800f114
 8003a68:	20000000 	.word	0x20000000
 8003a6c:	20000004 	.word	0x20000004

08003a70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a74:	4b03      	ldr	r3, [pc, #12]	; (8003a84 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a76:	681b      	ldr	r3, [r3, #0]
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
 8003a82:	bf00      	nop
 8003a84:	20000000 	.word	0x20000000

08003a88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a8c:	f7ff fff0 	bl	8003a70 <HAL_RCC_GetHCLKFreq>
 8003a90:	4602      	mov	r2, r0
 8003a92:	4b05      	ldr	r3, [pc, #20]	; (8003aa8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	0a9b      	lsrs	r3, r3, #10
 8003a98:	f003 0307 	and.w	r3, r3, #7
 8003a9c:	4903      	ldr	r1, [pc, #12]	; (8003aac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a9e:	5ccb      	ldrb	r3, [r1, r3]
 8003aa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	40023800 	.word	0x40023800
 8003aac:	0800f124 	.word	0x0800f124

08003ab0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003ab4:	f7ff ffdc 	bl	8003a70 <HAL_RCC_GetHCLKFreq>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	4b05      	ldr	r3, [pc, #20]	; (8003ad0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	0b5b      	lsrs	r3, r3, #13
 8003ac0:	f003 0307 	and.w	r3, r3, #7
 8003ac4:	4903      	ldr	r1, [pc, #12]	; (8003ad4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ac6:	5ccb      	ldrb	r3, [r1, r3]
 8003ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	40023800 	.word	0x40023800
 8003ad4:	0800f124 	.word	0x0800f124

08003ad8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ad8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003adc:	b0ae      	sub	sp, #184	; 0xb8
 8003ade:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003aec:	2300      	movs	r3, #0
 8003aee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003af2:	2300      	movs	r3, #0
 8003af4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003af8:	2300      	movs	r3, #0
 8003afa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003afe:	4bcb      	ldr	r3, [pc, #812]	; (8003e2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	f003 030c 	and.w	r3, r3, #12
 8003b06:	2b0c      	cmp	r3, #12
 8003b08:	f200 8206 	bhi.w	8003f18 <HAL_RCC_GetSysClockFreq+0x440>
 8003b0c:	a201      	add	r2, pc, #4	; (adr r2, 8003b14 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b12:	bf00      	nop
 8003b14:	08003b49 	.word	0x08003b49
 8003b18:	08003f19 	.word	0x08003f19
 8003b1c:	08003f19 	.word	0x08003f19
 8003b20:	08003f19 	.word	0x08003f19
 8003b24:	08003b51 	.word	0x08003b51
 8003b28:	08003f19 	.word	0x08003f19
 8003b2c:	08003f19 	.word	0x08003f19
 8003b30:	08003f19 	.word	0x08003f19
 8003b34:	08003b59 	.word	0x08003b59
 8003b38:	08003f19 	.word	0x08003f19
 8003b3c:	08003f19 	.word	0x08003f19
 8003b40:	08003f19 	.word	0x08003f19
 8003b44:	08003d49 	.word	0x08003d49
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b48:	4bb9      	ldr	r3, [pc, #740]	; (8003e30 <HAL_RCC_GetSysClockFreq+0x358>)
 8003b4a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003b4e:	e1e7      	b.n	8003f20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b50:	4bb8      	ldr	r3, [pc, #736]	; (8003e34 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003b52:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003b56:	e1e3      	b.n	8003f20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b58:	4bb4      	ldr	r3, [pc, #720]	; (8003e2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b60:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b64:	4bb1      	ldr	r3, [pc, #708]	; (8003e2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d071      	beq.n	8003c54 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b70:	4bae      	ldr	r3, [pc, #696]	; (8003e2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	099b      	lsrs	r3, r3, #6
 8003b76:	2200      	movs	r2, #0
 8003b78:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003b7c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003b80:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003b84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b88:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003b92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003b96:	4622      	mov	r2, r4
 8003b98:	462b      	mov	r3, r5
 8003b9a:	f04f 0000 	mov.w	r0, #0
 8003b9e:	f04f 0100 	mov.w	r1, #0
 8003ba2:	0159      	lsls	r1, r3, #5
 8003ba4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ba8:	0150      	lsls	r0, r2, #5
 8003baa:	4602      	mov	r2, r0
 8003bac:	460b      	mov	r3, r1
 8003bae:	4621      	mov	r1, r4
 8003bb0:	1a51      	subs	r1, r2, r1
 8003bb2:	6439      	str	r1, [r7, #64]	; 0x40
 8003bb4:	4629      	mov	r1, r5
 8003bb6:	eb63 0301 	sbc.w	r3, r3, r1
 8003bba:	647b      	str	r3, [r7, #68]	; 0x44
 8003bbc:	f04f 0200 	mov.w	r2, #0
 8003bc0:	f04f 0300 	mov.w	r3, #0
 8003bc4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003bc8:	4649      	mov	r1, r9
 8003bca:	018b      	lsls	r3, r1, #6
 8003bcc:	4641      	mov	r1, r8
 8003bce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003bd2:	4641      	mov	r1, r8
 8003bd4:	018a      	lsls	r2, r1, #6
 8003bd6:	4641      	mov	r1, r8
 8003bd8:	1a51      	subs	r1, r2, r1
 8003bda:	63b9      	str	r1, [r7, #56]	; 0x38
 8003bdc:	4649      	mov	r1, r9
 8003bde:	eb63 0301 	sbc.w	r3, r3, r1
 8003be2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003be4:	f04f 0200 	mov.w	r2, #0
 8003be8:	f04f 0300 	mov.w	r3, #0
 8003bec:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003bf0:	4649      	mov	r1, r9
 8003bf2:	00cb      	lsls	r3, r1, #3
 8003bf4:	4641      	mov	r1, r8
 8003bf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bfa:	4641      	mov	r1, r8
 8003bfc:	00ca      	lsls	r2, r1, #3
 8003bfe:	4610      	mov	r0, r2
 8003c00:	4619      	mov	r1, r3
 8003c02:	4603      	mov	r3, r0
 8003c04:	4622      	mov	r2, r4
 8003c06:	189b      	adds	r3, r3, r2
 8003c08:	633b      	str	r3, [r7, #48]	; 0x30
 8003c0a:	462b      	mov	r3, r5
 8003c0c:	460a      	mov	r2, r1
 8003c0e:	eb42 0303 	adc.w	r3, r2, r3
 8003c12:	637b      	str	r3, [r7, #52]	; 0x34
 8003c14:	f04f 0200 	mov.w	r2, #0
 8003c18:	f04f 0300 	mov.w	r3, #0
 8003c1c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003c20:	4629      	mov	r1, r5
 8003c22:	024b      	lsls	r3, r1, #9
 8003c24:	4621      	mov	r1, r4
 8003c26:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003c2a:	4621      	mov	r1, r4
 8003c2c:	024a      	lsls	r2, r1, #9
 8003c2e:	4610      	mov	r0, r2
 8003c30:	4619      	mov	r1, r3
 8003c32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003c36:	2200      	movs	r2, #0
 8003c38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003c3c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003c40:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003c44:	f7fd f820 	bl	8000c88 <__aeabi_uldivmod>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c52:	e067      	b.n	8003d24 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c54:	4b75      	ldr	r3, [pc, #468]	; (8003e2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	099b      	lsrs	r3, r3, #6
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003c60:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003c64:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003c68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c6c:	67bb      	str	r3, [r7, #120]	; 0x78
 8003c6e:	2300      	movs	r3, #0
 8003c70:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003c72:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003c76:	4622      	mov	r2, r4
 8003c78:	462b      	mov	r3, r5
 8003c7a:	f04f 0000 	mov.w	r0, #0
 8003c7e:	f04f 0100 	mov.w	r1, #0
 8003c82:	0159      	lsls	r1, r3, #5
 8003c84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c88:	0150      	lsls	r0, r2, #5
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	4621      	mov	r1, r4
 8003c90:	1a51      	subs	r1, r2, r1
 8003c92:	62b9      	str	r1, [r7, #40]	; 0x28
 8003c94:	4629      	mov	r1, r5
 8003c96:	eb63 0301 	sbc.w	r3, r3, r1
 8003c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c9c:	f04f 0200 	mov.w	r2, #0
 8003ca0:	f04f 0300 	mov.w	r3, #0
 8003ca4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003ca8:	4649      	mov	r1, r9
 8003caa:	018b      	lsls	r3, r1, #6
 8003cac:	4641      	mov	r1, r8
 8003cae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003cb2:	4641      	mov	r1, r8
 8003cb4:	018a      	lsls	r2, r1, #6
 8003cb6:	4641      	mov	r1, r8
 8003cb8:	ebb2 0a01 	subs.w	sl, r2, r1
 8003cbc:	4649      	mov	r1, r9
 8003cbe:	eb63 0b01 	sbc.w	fp, r3, r1
 8003cc2:	f04f 0200 	mov.w	r2, #0
 8003cc6:	f04f 0300 	mov.w	r3, #0
 8003cca:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003cce:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003cd2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003cd6:	4692      	mov	sl, r2
 8003cd8:	469b      	mov	fp, r3
 8003cda:	4623      	mov	r3, r4
 8003cdc:	eb1a 0303 	adds.w	r3, sl, r3
 8003ce0:	623b      	str	r3, [r7, #32]
 8003ce2:	462b      	mov	r3, r5
 8003ce4:	eb4b 0303 	adc.w	r3, fp, r3
 8003ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8003cea:	f04f 0200 	mov.w	r2, #0
 8003cee:	f04f 0300 	mov.w	r3, #0
 8003cf2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003cf6:	4629      	mov	r1, r5
 8003cf8:	028b      	lsls	r3, r1, #10
 8003cfa:	4621      	mov	r1, r4
 8003cfc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003d00:	4621      	mov	r1, r4
 8003d02:	028a      	lsls	r2, r1, #10
 8003d04:	4610      	mov	r0, r2
 8003d06:	4619      	mov	r1, r3
 8003d08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	673b      	str	r3, [r7, #112]	; 0x70
 8003d10:	677a      	str	r2, [r7, #116]	; 0x74
 8003d12:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003d16:	f7fc ffb7 	bl	8000c88 <__aeabi_uldivmod>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	460b      	mov	r3, r1
 8003d1e:	4613      	mov	r3, r2
 8003d20:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003d24:	4b41      	ldr	r3, [pc, #260]	; (8003e2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	0c1b      	lsrs	r3, r3, #16
 8003d2a:	f003 0303 	and.w	r3, r3, #3
 8003d2e:	3301      	adds	r3, #1
 8003d30:	005b      	lsls	r3, r3, #1
 8003d32:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003d36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003d3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003d3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d42:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003d46:	e0eb      	b.n	8003f20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d48:	4b38      	ldr	r3, [pc, #224]	; (8003e2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d54:	4b35      	ldr	r3, [pc, #212]	; (8003e2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d06b      	beq.n	8003e38 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d60:	4b32      	ldr	r3, [pc, #200]	; (8003e2c <HAL_RCC_GetSysClockFreq+0x354>)
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	099b      	lsrs	r3, r3, #6
 8003d66:	2200      	movs	r2, #0
 8003d68:	66bb      	str	r3, [r7, #104]	; 0x68
 8003d6a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003d6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003d6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d72:	663b      	str	r3, [r7, #96]	; 0x60
 8003d74:	2300      	movs	r3, #0
 8003d76:	667b      	str	r3, [r7, #100]	; 0x64
 8003d78:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003d7c:	4622      	mov	r2, r4
 8003d7e:	462b      	mov	r3, r5
 8003d80:	f04f 0000 	mov.w	r0, #0
 8003d84:	f04f 0100 	mov.w	r1, #0
 8003d88:	0159      	lsls	r1, r3, #5
 8003d8a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d8e:	0150      	lsls	r0, r2, #5
 8003d90:	4602      	mov	r2, r0
 8003d92:	460b      	mov	r3, r1
 8003d94:	4621      	mov	r1, r4
 8003d96:	1a51      	subs	r1, r2, r1
 8003d98:	61b9      	str	r1, [r7, #24]
 8003d9a:	4629      	mov	r1, r5
 8003d9c:	eb63 0301 	sbc.w	r3, r3, r1
 8003da0:	61fb      	str	r3, [r7, #28]
 8003da2:	f04f 0200 	mov.w	r2, #0
 8003da6:	f04f 0300 	mov.w	r3, #0
 8003daa:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003dae:	4659      	mov	r1, fp
 8003db0:	018b      	lsls	r3, r1, #6
 8003db2:	4651      	mov	r1, sl
 8003db4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003db8:	4651      	mov	r1, sl
 8003dba:	018a      	lsls	r2, r1, #6
 8003dbc:	4651      	mov	r1, sl
 8003dbe:	ebb2 0801 	subs.w	r8, r2, r1
 8003dc2:	4659      	mov	r1, fp
 8003dc4:	eb63 0901 	sbc.w	r9, r3, r1
 8003dc8:	f04f 0200 	mov.w	r2, #0
 8003dcc:	f04f 0300 	mov.w	r3, #0
 8003dd0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003dd4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003dd8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ddc:	4690      	mov	r8, r2
 8003dde:	4699      	mov	r9, r3
 8003de0:	4623      	mov	r3, r4
 8003de2:	eb18 0303 	adds.w	r3, r8, r3
 8003de6:	613b      	str	r3, [r7, #16]
 8003de8:	462b      	mov	r3, r5
 8003dea:	eb49 0303 	adc.w	r3, r9, r3
 8003dee:	617b      	str	r3, [r7, #20]
 8003df0:	f04f 0200 	mov.w	r2, #0
 8003df4:	f04f 0300 	mov.w	r3, #0
 8003df8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003dfc:	4629      	mov	r1, r5
 8003dfe:	024b      	lsls	r3, r1, #9
 8003e00:	4621      	mov	r1, r4
 8003e02:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e06:	4621      	mov	r1, r4
 8003e08:	024a      	lsls	r2, r1, #9
 8003e0a:	4610      	mov	r0, r2
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003e12:	2200      	movs	r2, #0
 8003e14:	65bb      	str	r3, [r7, #88]	; 0x58
 8003e16:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003e18:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003e1c:	f7fc ff34 	bl	8000c88 <__aeabi_uldivmod>
 8003e20:	4602      	mov	r2, r0
 8003e22:	460b      	mov	r3, r1
 8003e24:	4613      	mov	r3, r2
 8003e26:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e2a:	e065      	b.n	8003ef8 <HAL_RCC_GetSysClockFreq+0x420>
 8003e2c:	40023800 	.word	0x40023800
 8003e30:	00f42400 	.word	0x00f42400
 8003e34:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e38:	4b3d      	ldr	r3, [pc, #244]	; (8003f30 <HAL_RCC_GetSysClockFreq+0x458>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	099b      	lsrs	r3, r3, #6
 8003e3e:	2200      	movs	r2, #0
 8003e40:	4618      	mov	r0, r3
 8003e42:	4611      	mov	r1, r2
 8003e44:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e48:	653b      	str	r3, [r7, #80]	; 0x50
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	657b      	str	r3, [r7, #84]	; 0x54
 8003e4e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003e52:	4642      	mov	r2, r8
 8003e54:	464b      	mov	r3, r9
 8003e56:	f04f 0000 	mov.w	r0, #0
 8003e5a:	f04f 0100 	mov.w	r1, #0
 8003e5e:	0159      	lsls	r1, r3, #5
 8003e60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e64:	0150      	lsls	r0, r2, #5
 8003e66:	4602      	mov	r2, r0
 8003e68:	460b      	mov	r3, r1
 8003e6a:	4641      	mov	r1, r8
 8003e6c:	1a51      	subs	r1, r2, r1
 8003e6e:	60b9      	str	r1, [r7, #8]
 8003e70:	4649      	mov	r1, r9
 8003e72:	eb63 0301 	sbc.w	r3, r3, r1
 8003e76:	60fb      	str	r3, [r7, #12]
 8003e78:	f04f 0200 	mov.w	r2, #0
 8003e7c:	f04f 0300 	mov.w	r3, #0
 8003e80:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003e84:	4659      	mov	r1, fp
 8003e86:	018b      	lsls	r3, r1, #6
 8003e88:	4651      	mov	r1, sl
 8003e8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e8e:	4651      	mov	r1, sl
 8003e90:	018a      	lsls	r2, r1, #6
 8003e92:	4651      	mov	r1, sl
 8003e94:	1a54      	subs	r4, r2, r1
 8003e96:	4659      	mov	r1, fp
 8003e98:	eb63 0501 	sbc.w	r5, r3, r1
 8003e9c:	f04f 0200 	mov.w	r2, #0
 8003ea0:	f04f 0300 	mov.w	r3, #0
 8003ea4:	00eb      	lsls	r3, r5, #3
 8003ea6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003eaa:	00e2      	lsls	r2, r4, #3
 8003eac:	4614      	mov	r4, r2
 8003eae:	461d      	mov	r5, r3
 8003eb0:	4643      	mov	r3, r8
 8003eb2:	18e3      	adds	r3, r4, r3
 8003eb4:	603b      	str	r3, [r7, #0]
 8003eb6:	464b      	mov	r3, r9
 8003eb8:	eb45 0303 	adc.w	r3, r5, r3
 8003ebc:	607b      	str	r3, [r7, #4]
 8003ebe:	f04f 0200 	mov.w	r2, #0
 8003ec2:	f04f 0300 	mov.w	r3, #0
 8003ec6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003eca:	4629      	mov	r1, r5
 8003ecc:	028b      	lsls	r3, r1, #10
 8003ece:	4621      	mov	r1, r4
 8003ed0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ed4:	4621      	mov	r1, r4
 8003ed6:	028a      	lsls	r2, r1, #10
 8003ed8:	4610      	mov	r0, r2
 8003eda:	4619      	mov	r1, r3
 8003edc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ee4:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003ee6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003eea:	f7fc fecd 	bl	8000c88 <__aeabi_uldivmod>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003ef8:	4b0d      	ldr	r3, [pc, #52]	; (8003f30 <HAL_RCC_GetSysClockFreq+0x458>)
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	0f1b      	lsrs	r3, r3, #28
 8003efe:	f003 0307 	and.w	r3, r3, #7
 8003f02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003f06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003f0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003f16:	e003      	b.n	8003f20 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f18:	4b06      	ldr	r3, [pc, #24]	; (8003f34 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003f1a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003f1e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f20:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	37b8      	adds	r7, #184	; 0xb8
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f2e:	bf00      	nop
 8003f30:	40023800 	.word	0x40023800
 8003f34:	00f42400 	.word	0x00f42400

08003f38 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d101      	bne.n	8003f4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e28d      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0301 	and.w	r3, r3, #1
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	f000 8083 	beq.w	800405e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003f58:	4b94      	ldr	r3, [pc, #592]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	f003 030c 	and.w	r3, r3, #12
 8003f60:	2b04      	cmp	r3, #4
 8003f62:	d019      	beq.n	8003f98 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003f64:	4b91      	ldr	r3, [pc, #580]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003f6c:	2b08      	cmp	r3, #8
 8003f6e:	d106      	bne.n	8003f7e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003f70:	4b8e      	ldr	r3, [pc, #568]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f78:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f7c:	d00c      	beq.n	8003f98 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f7e:	4b8b      	ldr	r3, [pc, #556]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003f86:	2b0c      	cmp	r3, #12
 8003f88:	d112      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f8a:	4b88      	ldr	r3, [pc, #544]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f96:	d10b      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f98:	4b84      	ldr	r3, [pc, #528]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d05b      	beq.n	800405c <HAL_RCC_OscConfig+0x124>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d157      	bne.n	800405c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e25a      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fb8:	d106      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x90>
 8003fba:	4b7c      	ldr	r3, [pc, #496]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a7b      	ldr	r2, [pc, #492]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003fc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	e01d      	b.n	8004004 <HAL_RCC_OscConfig+0xcc>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fd0:	d10c      	bne.n	8003fec <HAL_RCC_OscConfig+0xb4>
 8003fd2:	4b76      	ldr	r3, [pc, #472]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a75      	ldr	r2, [pc, #468]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003fd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	4b73      	ldr	r3, [pc, #460]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a72      	ldr	r2, [pc, #456]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fe8:	6013      	str	r3, [r2, #0]
 8003fea:	e00b      	b.n	8004004 <HAL_RCC_OscConfig+0xcc>
 8003fec:	4b6f      	ldr	r3, [pc, #444]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a6e      	ldr	r2, [pc, #440]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003ff2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ff6:	6013      	str	r3, [r2, #0]
 8003ff8:	4b6c      	ldr	r3, [pc, #432]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a6b      	ldr	r2, [pc, #428]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8003ffe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004002:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d013      	beq.n	8004034 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800400c:	f7fe fcf0 	bl	80029f0 <HAL_GetTick>
 8004010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004012:	e008      	b.n	8004026 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004014:	f7fe fcec 	bl	80029f0 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b64      	cmp	r3, #100	; 0x64
 8004020:	d901      	bls.n	8004026 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e21f      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004026:	4b61      	ldr	r3, [pc, #388]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d0f0      	beq.n	8004014 <HAL_RCC_OscConfig+0xdc>
 8004032:	e014      	b.n	800405e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004034:	f7fe fcdc 	bl	80029f0 <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800403c:	f7fe fcd8 	bl	80029f0 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b64      	cmp	r3, #100	; 0x64
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e20b      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800404e:	4b57      	ldr	r3, [pc, #348]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1f0      	bne.n	800403c <HAL_RCC_OscConfig+0x104>
 800405a:	e000      	b.n	800405e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800405c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d06f      	beq.n	800414a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800406a:	4b50      	ldr	r3, [pc, #320]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f003 030c 	and.w	r3, r3, #12
 8004072:	2b00      	cmp	r3, #0
 8004074:	d017      	beq.n	80040a6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004076:	4b4d      	ldr	r3, [pc, #308]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800407e:	2b08      	cmp	r3, #8
 8004080:	d105      	bne.n	800408e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004082:	4b4a      	ldr	r3, [pc, #296]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00b      	beq.n	80040a6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800408e:	4b47      	ldr	r3, [pc, #284]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004096:	2b0c      	cmp	r3, #12
 8004098:	d11c      	bne.n	80040d4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800409a:	4b44      	ldr	r3, [pc, #272]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d116      	bne.n	80040d4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040a6:	4b41      	ldr	r3, [pc, #260]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d005      	beq.n	80040be <HAL_RCC_OscConfig+0x186>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d001      	beq.n	80040be <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e1d3      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040be:	4b3b      	ldr	r3, [pc, #236]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	00db      	lsls	r3, r3, #3
 80040cc:	4937      	ldr	r1, [pc, #220]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040d2:	e03a      	b.n	800414a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d020      	beq.n	800411e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040dc:	4b34      	ldr	r3, [pc, #208]	; (80041b0 <HAL_RCC_OscConfig+0x278>)
 80040de:	2201      	movs	r2, #1
 80040e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040e2:	f7fe fc85 	bl	80029f0 <HAL_GetTick>
 80040e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040e8:	e008      	b.n	80040fc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040ea:	f7fe fc81 	bl	80029f0 <HAL_GetTick>
 80040ee:	4602      	mov	r2, r0
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	2b02      	cmp	r3, #2
 80040f6:	d901      	bls.n	80040fc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80040f8:	2303      	movs	r3, #3
 80040fa:	e1b4      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040fc:	4b2b      	ldr	r3, [pc, #172]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0302 	and.w	r3, r3, #2
 8004104:	2b00      	cmp	r3, #0
 8004106:	d0f0      	beq.n	80040ea <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004108:	4b28      	ldr	r3, [pc, #160]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	00db      	lsls	r3, r3, #3
 8004116:	4925      	ldr	r1, [pc, #148]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8004118:	4313      	orrs	r3, r2
 800411a:	600b      	str	r3, [r1, #0]
 800411c:	e015      	b.n	800414a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800411e:	4b24      	ldr	r3, [pc, #144]	; (80041b0 <HAL_RCC_OscConfig+0x278>)
 8004120:	2200      	movs	r2, #0
 8004122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004124:	f7fe fc64 	bl	80029f0 <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800412a:	e008      	b.n	800413e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800412c:	f7fe fc60 	bl	80029f0 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b02      	cmp	r3, #2
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e193      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800413e:	4b1b      	ldr	r3, [pc, #108]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0302 	and.w	r3, r3, #2
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1f0      	bne.n	800412c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0308 	and.w	r3, r3, #8
 8004152:	2b00      	cmp	r3, #0
 8004154:	d036      	beq.n	80041c4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d016      	beq.n	800418c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800415e:	4b15      	ldr	r3, [pc, #84]	; (80041b4 <HAL_RCC_OscConfig+0x27c>)
 8004160:	2201      	movs	r2, #1
 8004162:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004164:	f7fe fc44 	bl	80029f0 <HAL_GetTick>
 8004168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800416a:	e008      	b.n	800417e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800416c:	f7fe fc40 	bl	80029f0 <HAL_GetTick>
 8004170:	4602      	mov	r2, r0
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	1ad3      	subs	r3, r2, r3
 8004176:	2b02      	cmp	r3, #2
 8004178:	d901      	bls.n	800417e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800417a:	2303      	movs	r3, #3
 800417c:	e173      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800417e:	4b0b      	ldr	r3, [pc, #44]	; (80041ac <HAL_RCC_OscConfig+0x274>)
 8004180:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004182:	f003 0302 	and.w	r3, r3, #2
 8004186:	2b00      	cmp	r3, #0
 8004188:	d0f0      	beq.n	800416c <HAL_RCC_OscConfig+0x234>
 800418a:	e01b      	b.n	80041c4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800418c:	4b09      	ldr	r3, [pc, #36]	; (80041b4 <HAL_RCC_OscConfig+0x27c>)
 800418e:	2200      	movs	r2, #0
 8004190:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004192:	f7fe fc2d 	bl	80029f0 <HAL_GetTick>
 8004196:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004198:	e00e      	b.n	80041b8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800419a:	f7fe fc29 	bl	80029f0 <HAL_GetTick>
 800419e:	4602      	mov	r2, r0
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d907      	bls.n	80041b8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e15c      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
 80041ac:	40023800 	.word	0x40023800
 80041b0:	42470000 	.word	0x42470000
 80041b4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041b8:	4b8a      	ldr	r3, [pc, #552]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 80041ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041bc:	f003 0302 	and.w	r3, r3, #2
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1ea      	bne.n	800419a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0304 	and.w	r3, r3, #4
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	f000 8097 	beq.w	8004300 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041d2:	2300      	movs	r3, #0
 80041d4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041d6:	4b83      	ldr	r3, [pc, #524]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 80041d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d10f      	bne.n	8004202 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041e2:	2300      	movs	r3, #0
 80041e4:	60bb      	str	r3, [r7, #8]
 80041e6:	4b7f      	ldr	r3, [pc, #508]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 80041e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ea:	4a7e      	ldr	r2, [pc, #504]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 80041ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041f0:	6413      	str	r3, [r2, #64]	; 0x40
 80041f2:	4b7c      	ldr	r3, [pc, #496]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 80041f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041fa:	60bb      	str	r3, [r7, #8]
 80041fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041fe:	2301      	movs	r3, #1
 8004200:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004202:	4b79      	ldr	r3, [pc, #484]	; (80043e8 <HAL_RCC_OscConfig+0x4b0>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800420a:	2b00      	cmp	r3, #0
 800420c:	d118      	bne.n	8004240 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800420e:	4b76      	ldr	r3, [pc, #472]	; (80043e8 <HAL_RCC_OscConfig+0x4b0>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a75      	ldr	r2, [pc, #468]	; (80043e8 <HAL_RCC_OscConfig+0x4b0>)
 8004214:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004218:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800421a:	f7fe fbe9 	bl	80029f0 <HAL_GetTick>
 800421e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004220:	e008      	b.n	8004234 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004222:	f7fe fbe5 	bl	80029f0 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	2b02      	cmp	r3, #2
 800422e:	d901      	bls.n	8004234 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e118      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004234:	4b6c      	ldr	r3, [pc, #432]	; (80043e8 <HAL_RCC_OscConfig+0x4b0>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800423c:	2b00      	cmp	r3, #0
 800423e:	d0f0      	beq.n	8004222 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	2b01      	cmp	r3, #1
 8004246:	d106      	bne.n	8004256 <HAL_RCC_OscConfig+0x31e>
 8004248:	4b66      	ldr	r3, [pc, #408]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 800424a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800424c:	4a65      	ldr	r2, [pc, #404]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 800424e:	f043 0301 	orr.w	r3, r3, #1
 8004252:	6713      	str	r3, [r2, #112]	; 0x70
 8004254:	e01c      	b.n	8004290 <HAL_RCC_OscConfig+0x358>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	2b05      	cmp	r3, #5
 800425c:	d10c      	bne.n	8004278 <HAL_RCC_OscConfig+0x340>
 800425e:	4b61      	ldr	r3, [pc, #388]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 8004260:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004262:	4a60      	ldr	r2, [pc, #384]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 8004264:	f043 0304 	orr.w	r3, r3, #4
 8004268:	6713      	str	r3, [r2, #112]	; 0x70
 800426a:	4b5e      	ldr	r3, [pc, #376]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 800426c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800426e:	4a5d      	ldr	r2, [pc, #372]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 8004270:	f043 0301 	orr.w	r3, r3, #1
 8004274:	6713      	str	r3, [r2, #112]	; 0x70
 8004276:	e00b      	b.n	8004290 <HAL_RCC_OscConfig+0x358>
 8004278:	4b5a      	ldr	r3, [pc, #360]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 800427a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800427c:	4a59      	ldr	r2, [pc, #356]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 800427e:	f023 0301 	bic.w	r3, r3, #1
 8004282:	6713      	str	r3, [r2, #112]	; 0x70
 8004284:	4b57      	ldr	r3, [pc, #348]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 8004286:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004288:	4a56      	ldr	r2, [pc, #344]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 800428a:	f023 0304 	bic.w	r3, r3, #4
 800428e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	689b      	ldr	r3, [r3, #8]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d015      	beq.n	80042c4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004298:	f7fe fbaa 	bl	80029f0 <HAL_GetTick>
 800429c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800429e:	e00a      	b.n	80042b6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042a0:	f7fe fba6 	bl	80029f0 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d901      	bls.n	80042b6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80042b2:	2303      	movs	r3, #3
 80042b4:	e0d7      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042b6:	4b4b      	ldr	r3, [pc, #300]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 80042b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042ba:	f003 0302 	and.w	r3, r3, #2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d0ee      	beq.n	80042a0 <HAL_RCC_OscConfig+0x368>
 80042c2:	e014      	b.n	80042ee <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042c4:	f7fe fb94 	bl	80029f0 <HAL_GetTick>
 80042c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ca:	e00a      	b.n	80042e2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042cc:	f7fe fb90 	bl	80029f0 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80042da:	4293      	cmp	r3, r2
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e0c1      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042e2:	4b40      	ldr	r3, [pc, #256]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 80042e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042e6:	f003 0302 	and.w	r3, r3, #2
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d1ee      	bne.n	80042cc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042ee:	7dfb      	ldrb	r3, [r7, #23]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d105      	bne.n	8004300 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042f4:	4b3b      	ldr	r3, [pc, #236]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 80042f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f8:	4a3a      	ldr	r2, [pc, #232]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 80042fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042fe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 80ad 	beq.w	8004464 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800430a:	4b36      	ldr	r3, [pc, #216]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 800430c:	689b      	ldr	r3, [r3, #8]
 800430e:	f003 030c 	and.w	r3, r3, #12
 8004312:	2b08      	cmp	r3, #8
 8004314:	d060      	beq.n	80043d8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	2b02      	cmp	r3, #2
 800431c:	d145      	bne.n	80043aa <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800431e:	4b33      	ldr	r3, [pc, #204]	; (80043ec <HAL_RCC_OscConfig+0x4b4>)
 8004320:	2200      	movs	r2, #0
 8004322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004324:	f7fe fb64 	bl	80029f0 <HAL_GetTick>
 8004328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800432a:	e008      	b.n	800433e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800432c:	f7fe fb60 	bl	80029f0 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	2b02      	cmp	r3, #2
 8004338:	d901      	bls.n	800433e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e093      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800433e:	4b29      	ldr	r3, [pc, #164]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d1f0      	bne.n	800432c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	69da      	ldr	r2, [r3, #28]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a1b      	ldr	r3, [r3, #32]
 8004352:	431a      	orrs	r2, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004358:	019b      	lsls	r3, r3, #6
 800435a:	431a      	orrs	r2, r3
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004360:	085b      	lsrs	r3, r3, #1
 8004362:	3b01      	subs	r3, #1
 8004364:	041b      	lsls	r3, r3, #16
 8004366:	431a      	orrs	r2, r3
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800436c:	061b      	lsls	r3, r3, #24
 800436e:	431a      	orrs	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004374:	071b      	lsls	r3, r3, #28
 8004376:	491b      	ldr	r1, [pc, #108]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 8004378:	4313      	orrs	r3, r2
 800437a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800437c:	4b1b      	ldr	r3, [pc, #108]	; (80043ec <HAL_RCC_OscConfig+0x4b4>)
 800437e:	2201      	movs	r2, #1
 8004380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004382:	f7fe fb35 	bl	80029f0 <HAL_GetTick>
 8004386:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004388:	e008      	b.n	800439c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800438a:	f7fe fb31 	bl	80029f0 <HAL_GetTick>
 800438e:	4602      	mov	r2, r0
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	1ad3      	subs	r3, r2, r3
 8004394:	2b02      	cmp	r3, #2
 8004396:	d901      	bls.n	800439c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e064      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800439c:	4b11      	ldr	r3, [pc, #68]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d0f0      	beq.n	800438a <HAL_RCC_OscConfig+0x452>
 80043a8:	e05c      	b.n	8004464 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043aa:	4b10      	ldr	r3, [pc, #64]	; (80043ec <HAL_RCC_OscConfig+0x4b4>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b0:	f7fe fb1e 	bl	80029f0 <HAL_GetTick>
 80043b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043b6:	e008      	b.n	80043ca <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043b8:	f7fe fb1a 	bl	80029f0 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e04d      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ca:	4b06      	ldr	r3, [pc, #24]	; (80043e4 <HAL_RCC_OscConfig+0x4ac>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d1f0      	bne.n	80043b8 <HAL_RCC_OscConfig+0x480>
 80043d6:	e045      	b.n	8004464 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	699b      	ldr	r3, [r3, #24]
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d107      	bne.n	80043f0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e040      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
 80043e4:	40023800 	.word	0x40023800
 80043e8:	40007000 	.word	0x40007000
 80043ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043f0:	4b1f      	ldr	r3, [pc, #124]	; (8004470 <HAL_RCC_OscConfig+0x538>)
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	699b      	ldr	r3, [r3, #24]
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d030      	beq.n	8004460 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004408:	429a      	cmp	r2, r3
 800440a:	d129      	bne.n	8004460 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004416:	429a      	cmp	r2, r3
 8004418:	d122      	bne.n	8004460 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004420:	4013      	ands	r3, r2
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004426:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004428:	4293      	cmp	r3, r2
 800442a:	d119      	bne.n	8004460 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004436:	085b      	lsrs	r3, r3, #1
 8004438:	3b01      	subs	r3, #1
 800443a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800443c:	429a      	cmp	r2, r3
 800443e:	d10f      	bne.n	8004460 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800444a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800444c:	429a      	cmp	r2, r3
 800444e:	d107      	bne.n	8004460 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800445a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800445c:	429a      	cmp	r2, r3
 800445e:	d001      	beq.n	8004464 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e000      	b.n	8004466 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004464:	2300      	movs	r3, #0
}
 8004466:	4618      	mov	r0, r3
 8004468:	3718      	adds	r7, #24
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	40023800 	.word	0x40023800

08004474 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d101      	bne.n	8004486 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e041      	b.n	800450a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800448c:	b2db      	uxtb	r3, r3
 800448e:	2b00      	cmp	r3, #0
 8004490:	d106      	bne.n	80044a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f7fd fe66 	bl	800216c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2202      	movs	r2, #2
 80044a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	3304      	adds	r3, #4
 80044b0:	4619      	mov	r1, r3
 80044b2:	4610      	mov	r0, r2
 80044b4:	f000 fd92 	bl	8004fdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2201      	movs	r2, #1
 80044d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3708      	adds	r7, #8
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
	...

08004514 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004514:	b480      	push	{r7}
 8004516:	b085      	sub	sp, #20
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004522:	b2db      	uxtb	r3, r3
 8004524:	2b01      	cmp	r3, #1
 8004526:	d001      	beq.n	800452c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e046      	b.n	80045ba <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2202      	movs	r2, #2
 8004530:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a23      	ldr	r2, [pc, #140]	; (80045c8 <HAL_TIM_Base_Start+0xb4>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d022      	beq.n	8004584 <HAL_TIM_Base_Start+0x70>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004546:	d01d      	beq.n	8004584 <HAL_TIM_Base_Start+0x70>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a1f      	ldr	r2, [pc, #124]	; (80045cc <HAL_TIM_Base_Start+0xb8>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d018      	beq.n	8004584 <HAL_TIM_Base_Start+0x70>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a1e      	ldr	r2, [pc, #120]	; (80045d0 <HAL_TIM_Base_Start+0xbc>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d013      	beq.n	8004584 <HAL_TIM_Base_Start+0x70>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a1c      	ldr	r2, [pc, #112]	; (80045d4 <HAL_TIM_Base_Start+0xc0>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d00e      	beq.n	8004584 <HAL_TIM_Base_Start+0x70>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a1b      	ldr	r2, [pc, #108]	; (80045d8 <HAL_TIM_Base_Start+0xc4>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d009      	beq.n	8004584 <HAL_TIM_Base_Start+0x70>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a19      	ldr	r2, [pc, #100]	; (80045dc <HAL_TIM_Base_Start+0xc8>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d004      	beq.n	8004584 <HAL_TIM_Base_Start+0x70>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a18      	ldr	r2, [pc, #96]	; (80045e0 <HAL_TIM_Base_Start+0xcc>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d111      	bne.n	80045a8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f003 0307 	and.w	r3, r3, #7
 800458e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	2b06      	cmp	r3, #6
 8004594:	d010      	beq.n	80045b8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f042 0201 	orr.w	r2, r2, #1
 80045a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045a6:	e007      	b.n	80045b8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f042 0201 	orr.w	r2, r2, #1
 80045b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80045b8:	2300      	movs	r3, #0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3714      	adds	r7, #20
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	40010000 	.word	0x40010000
 80045cc:	40000400 	.word	0x40000400
 80045d0:	40000800 	.word	0x40000800
 80045d4:	40000c00 	.word	0x40000c00
 80045d8:	40010400 	.word	0x40010400
 80045dc:	40014000 	.word	0x40014000
 80045e0:	40001800 	.word	0x40001800

080045e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b085      	sub	sp, #20
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d001      	beq.n	80045fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	e04e      	b.n	800469a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2202      	movs	r2, #2
 8004600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	68da      	ldr	r2, [r3, #12]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f042 0201 	orr.w	r2, r2, #1
 8004612:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a23      	ldr	r2, [pc, #140]	; (80046a8 <HAL_TIM_Base_Start_IT+0xc4>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d022      	beq.n	8004664 <HAL_TIM_Base_Start_IT+0x80>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004626:	d01d      	beq.n	8004664 <HAL_TIM_Base_Start_IT+0x80>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a1f      	ldr	r2, [pc, #124]	; (80046ac <HAL_TIM_Base_Start_IT+0xc8>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d018      	beq.n	8004664 <HAL_TIM_Base_Start_IT+0x80>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a1e      	ldr	r2, [pc, #120]	; (80046b0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d013      	beq.n	8004664 <HAL_TIM_Base_Start_IT+0x80>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4a1c      	ldr	r2, [pc, #112]	; (80046b4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d00e      	beq.n	8004664 <HAL_TIM_Base_Start_IT+0x80>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a1b      	ldr	r2, [pc, #108]	; (80046b8 <HAL_TIM_Base_Start_IT+0xd4>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d009      	beq.n	8004664 <HAL_TIM_Base_Start_IT+0x80>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a19      	ldr	r2, [pc, #100]	; (80046bc <HAL_TIM_Base_Start_IT+0xd8>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d004      	beq.n	8004664 <HAL_TIM_Base_Start_IT+0x80>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a18      	ldr	r2, [pc, #96]	; (80046c0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004660:	4293      	cmp	r3, r2
 8004662:	d111      	bne.n	8004688 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f003 0307 	and.w	r3, r3, #7
 800466e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2b06      	cmp	r3, #6
 8004674:	d010      	beq.n	8004698 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f042 0201 	orr.w	r2, r2, #1
 8004684:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004686:	e007      	b.n	8004698 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f042 0201 	orr.w	r2, r2, #1
 8004696:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3714      	adds	r7, #20
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr
 80046a6:	bf00      	nop
 80046a8:	40010000 	.word	0x40010000
 80046ac:	40000400 	.word	0x40000400
 80046b0:	40000800 	.word	0x40000800
 80046b4:	40000c00 	.word	0x40000c00
 80046b8:	40010400 	.word	0x40010400
 80046bc:	40014000 	.word	0x40014000
 80046c0:	40001800 	.word	0x40001800

080046c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d101      	bne.n	80046d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	e041      	b.n	800475a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d106      	bne.n	80046f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 f839 	bl	8004762 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2202      	movs	r2, #2
 80046f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	3304      	adds	r3, #4
 8004700:	4619      	mov	r1, r3
 8004702:	4610      	mov	r0, r2
 8004704:	f000 fc6a 	bl	8004fdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004758:	2300      	movs	r3, #0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3708      	adds	r7, #8
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}

08004762 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004762:	b480      	push	{r7}
 8004764:	b083      	sub	sp, #12
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800476a:	bf00      	nop
 800476c:	370c      	adds	r7, #12
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
	...

08004778 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d109      	bne.n	800479c <HAL_TIM_PWM_Start+0x24>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800478e:	b2db      	uxtb	r3, r3
 8004790:	2b01      	cmp	r3, #1
 8004792:	bf14      	ite	ne
 8004794:	2301      	movne	r3, #1
 8004796:	2300      	moveq	r3, #0
 8004798:	b2db      	uxtb	r3, r3
 800479a:	e022      	b.n	80047e2 <HAL_TIM_PWM_Start+0x6a>
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	2b04      	cmp	r3, #4
 80047a0:	d109      	bne.n	80047b6 <HAL_TIM_PWM_Start+0x3e>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	bf14      	ite	ne
 80047ae:	2301      	movne	r3, #1
 80047b0:	2300      	moveq	r3, #0
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	e015      	b.n	80047e2 <HAL_TIM_PWM_Start+0x6a>
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	2b08      	cmp	r3, #8
 80047ba:	d109      	bne.n	80047d0 <HAL_TIM_PWM_Start+0x58>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	bf14      	ite	ne
 80047c8:	2301      	movne	r3, #1
 80047ca:	2300      	moveq	r3, #0
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	e008      	b.n	80047e2 <HAL_TIM_PWM_Start+0x6a>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	2b01      	cmp	r3, #1
 80047da:	bf14      	ite	ne
 80047dc:	2301      	movne	r3, #1
 80047de:	2300      	moveq	r3, #0
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d001      	beq.n	80047ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	e07c      	b.n	80048e4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d104      	bne.n	80047fa <HAL_TIM_PWM_Start+0x82>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047f8:	e013      	b.n	8004822 <HAL_TIM_PWM_Start+0xaa>
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	2b04      	cmp	r3, #4
 80047fe:	d104      	bne.n	800480a <HAL_TIM_PWM_Start+0x92>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2202      	movs	r2, #2
 8004804:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004808:	e00b      	b.n	8004822 <HAL_TIM_PWM_Start+0xaa>
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	2b08      	cmp	r3, #8
 800480e:	d104      	bne.n	800481a <HAL_TIM_PWM_Start+0xa2>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2202      	movs	r2, #2
 8004814:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004818:	e003      	b.n	8004822 <HAL_TIM_PWM_Start+0xaa>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2202      	movs	r2, #2
 800481e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	2201      	movs	r2, #1
 8004828:	6839      	ldr	r1, [r7, #0]
 800482a:	4618      	mov	r0, r3
 800482c:	f000 fec0 	bl	80055b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a2d      	ldr	r2, [pc, #180]	; (80048ec <HAL_TIM_PWM_Start+0x174>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d004      	beq.n	8004844 <HAL_TIM_PWM_Start+0xcc>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a2c      	ldr	r2, [pc, #176]	; (80048f0 <HAL_TIM_PWM_Start+0x178>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d101      	bne.n	8004848 <HAL_TIM_PWM_Start+0xd0>
 8004844:	2301      	movs	r3, #1
 8004846:	e000      	b.n	800484a <HAL_TIM_PWM_Start+0xd2>
 8004848:	2300      	movs	r3, #0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d007      	beq.n	800485e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800485c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a22      	ldr	r2, [pc, #136]	; (80048ec <HAL_TIM_PWM_Start+0x174>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d022      	beq.n	80048ae <HAL_TIM_PWM_Start+0x136>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004870:	d01d      	beq.n	80048ae <HAL_TIM_PWM_Start+0x136>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a1f      	ldr	r2, [pc, #124]	; (80048f4 <HAL_TIM_PWM_Start+0x17c>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d018      	beq.n	80048ae <HAL_TIM_PWM_Start+0x136>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a1d      	ldr	r2, [pc, #116]	; (80048f8 <HAL_TIM_PWM_Start+0x180>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d013      	beq.n	80048ae <HAL_TIM_PWM_Start+0x136>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a1c      	ldr	r2, [pc, #112]	; (80048fc <HAL_TIM_PWM_Start+0x184>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d00e      	beq.n	80048ae <HAL_TIM_PWM_Start+0x136>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a16      	ldr	r2, [pc, #88]	; (80048f0 <HAL_TIM_PWM_Start+0x178>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d009      	beq.n	80048ae <HAL_TIM_PWM_Start+0x136>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a18      	ldr	r2, [pc, #96]	; (8004900 <HAL_TIM_PWM_Start+0x188>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d004      	beq.n	80048ae <HAL_TIM_PWM_Start+0x136>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a16      	ldr	r2, [pc, #88]	; (8004904 <HAL_TIM_PWM_Start+0x18c>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d111      	bne.n	80048d2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f003 0307 	and.w	r3, r3, #7
 80048b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2b06      	cmp	r3, #6
 80048be:	d010      	beq.n	80048e2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0201 	orr.w	r2, r2, #1
 80048ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048d0:	e007      	b.n	80048e2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f042 0201 	orr.w	r2, r2, #1
 80048e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048e2:	2300      	movs	r3, #0
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3710      	adds	r7, #16
 80048e8:	46bd      	mov	sp, r7
 80048ea:	bd80      	pop	{r7, pc}
 80048ec:	40010000 	.word	0x40010000
 80048f0:	40010400 	.word	0x40010400
 80048f4:	40000400 	.word	0x40000400
 80048f8:	40000800 	.word	0x40000800
 80048fc:	40000c00 	.word	0x40000c00
 8004900:	40014000 	.word	0x40014000
 8004904:	40001800 	.word	0x40001800

08004908 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b086      	sub	sp, #24
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d101      	bne.n	800491c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e097      	b.n	8004a4c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004922:	b2db      	uxtb	r3, r3
 8004924:	2b00      	cmp	r3, #0
 8004926:	d106      	bne.n	8004936 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	f7fd fb9f 	bl	8002074 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2202      	movs	r2, #2
 800493a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	6812      	ldr	r2, [r2, #0]
 8004948:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800494c:	f023 0307 	bic.w	r3, r3, #7
 8004950:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	3304      	adds	r3, #4
 800495a:	4619      	mov	r1, r3
 800495c:	4610      	mov	r0, r2
 800495e:	f000 fb3d 	bl	8004fdc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	699b      	ldr	r3, [r3, #24]
 8004970:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	6a1b      	ldr	r3, [r3, #32]
 8004978:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	697a      	ldr	r2, [r7, #20]
 8004980:	4313      	orrs	r3, r2
 8004982:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800498a:	f023 0303 	bic.w	r3, r3, #3
 800498e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	689a      	ldr	r2, [r3, #8]
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	699b      	ldr	r3, [r3, #24]
 8004998:	021b      	lsls	r3, r3, #8
 800499a:	4313      	orrs	r3, r2
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	4313      	orrs	r3, r2
 80049a0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80049a8:	f023 030c 	bic.w	r3, r3, #12
 80049ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	68da      	ldr	r2, [r3, #12]
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	69db      	ldr	r3, [r3, #28]
 80049c2:	021b      	lsls	r3, r3, #8
 80049c4:	4313      	orrs	r3, r2
 80049c6:	693a      	ldr	r2, [r7, #16]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	691b      	ldr	r3, [r3, #16]
 80049d0:	011a      	lsls	r2, r3, #4
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	6a1b      	ldr	r3, [r3, #32]
 80049d6:	031b      	lsls	r3, r3, #12
 80049d8:	4313      	orrs	r3, r2
 80049da:	693a      	ldr	r2, [r7, #16]
 80049dc:	4313      	orrs	r3, r2
 80049de:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80049e6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80049ee:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	685a      	ldr	r2, [r3, #4]
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	695b      	ldr	r3, [r3, #20]
 80049f8:	011b      	lsls	r3, r3, #4
 80049fa:	4313      	orrs	r3, r2
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	697a      	ldr	r2, [r7, #20]
 8004a08:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	693a      	ldr	r2, [r7, #16]
 8004a10:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	68fa      	ldr	r2, [r7, #12]
 8004a18:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2201      	movs	r2, #1
 8004a36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2201      	movs	r2, #1
 8004a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a4a:	2300      	movs	r3, #0
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3718      	adds	r7, #24
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b082      	sub	sp, #8
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	f003 0302 	and.w	r3, r3, #2
 8004a66:	2b02      	cmp	r3, #2
 8004a68:	d122      	bne.n	8004ab0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	f003 0302 	and.w	r3, r3, #2
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	d11b      	bne.n	8004ab0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f06f 0202 	mvn.w	r2, #2
 8004a80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2201      	movs	r2, #1
 8004a86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	f003 0303 	and.w	r3, r3, #3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d003      	beq.n	8004a9e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a96:	6878      	ldr	r0, [r7, #4]
 8004a98:	f000 fa81 	bl	8004f9e <HAL_TIM_IC_CaptureCallback>
 8004a9c:	e005      	b.n	8004aaa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 fa73 	bl	8004f8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f000 fa84 	bl	8004fb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2200      	movs	r2, #0
 8004aae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	691b      	ldr	r3, [r3, #16]
 8004ab6:	f003 0304 	and.w	r3, r3, #4
 8004aba:	2b04      	cmp	r3, #4
 8004abc:	d122      	bne.n	8004b04 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	f003 0304 	and.w	r3, r3, #4
 8004ac8:	2b04      	cmp	r3, #4
 8004aca:	d11b      	bne.n	8004b04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f06f 0204 	mvn.w	r2, #4
 8004ad4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2202      	movs	r2, #2
 8004ada:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	699b      	ldr	r3, [r3, #24]
 8004ae2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d003      	beq.n	8004af2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 fa57 	bl	8004f9e <HAL_TIM_IC_CaptureCallback>
 8004af0:	e005      	b.n	8004afe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004af2:	6878      	ldr	r0, [r7, #4]
 8004af4:	f000 fa49 	bl	8004f8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f000 fa5a 	bl	8004fb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	691b      	ldr	r3, [r3, #16]
 8004b0a:	f003 0308 	and.w	r3, r3, #8
 8004b0e:	2b08      	cmp	r3, #8
 8004b10:	d122      	bne.n	8004b58 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	f003 0308 	and.w	r3, r3, #8
 8004b1c:	2b08      	cmp	r3, #8
 8004b1e:	d11b      	bne.n	8004b58 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f06f 0208 	mvn.w	r2, #8
 8004b28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2204      	movs	r2, #4
 8004b2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	69db      	ldr	r3, [r3, #28]
 8004b36:	f003 0303 	and.w	r3, r3, #3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d003      	beq.n	8004b46 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f000 fa2d 	bl	8004f9e <HAL_TIM_IC_CaptureCallback>
 8004b44:	e005      	b.n	8004b52 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f000 fa1f 	bl	8004f8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f000 fa30 	bl	8004fb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	f003 0310 	and.w	r3, r3, #16
 8004b62:	2b10      	cmp	r3, #16
 8004b64:	d122      	bne.n	8004bac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	f003 0310 	and.w	r3, r3, #16
 8004b70:	2b10      	cmp	r3, #16
 8004b72:	d11b      	bne.n	8004bac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f06f 0210 	mvn.w	r2, #16
 8004b7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2208      	movs	r2, #8
 8004b82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	69db      	ldr	r3, [r3, #28]
 8004b8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d003      	beq.n	8004b9a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 fa03 	bl	8004f9e <HAL_TIM_IC_CaptureCallback>
 8004b98:	e005      	b.n	8004ba6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f000 f9f5 	bl	8004f8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f000 fa06 	bl	8004fb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	f003 0301 	and.w	r3, r3, #1
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d10e      	bne.n	8004bd8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	f003 0301 	and.w	r3, r3, #1
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d107      	bne.n	8004bd8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f06f 0201 	mvn.w	r2, #1
 8004bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 f9cf 	bl	8004f76 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004be2:	2b80      	cmp	r3, #128	; 0x80
 8004be4:	d10e      	bne.n	8004c04 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bf0:	2b80      	cmp	r3, #128	; 0x80
 8004bf2:	d107      	bne.n	8004c04 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 fdd4 	bl	80057ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c0e:	2b40      	cmp	r3, #64	; 0x40
 8004c10:	d10e      	bne.n	8004c30 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c1c:	2b40      	cmp	r3, #64	; 0x40
 8004c1e:	d107      	bne.n	8004c30 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f000 f9cb 	bl	8004fc6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	691b      	ldr	r3, [r3, #16]
 8004c36:	f003 0320 	and.w	r3, r3, #32
 8004c3a:	2b20      	cmp	r3, #32
 8004c3c:	d10e      	bne.n	8004c5c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	f003 0320 	and.w	r3, r3, #32
 8004c48:	2b20      	cmp	r3, #32
 8004c4a:	d107      	bne.n	8004c5c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f06f 0220 	mvn.w	r2, #32
 8004c54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f000 fd9e 	bl	8005798 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c5c:	bf00      	nop
 8004c5e:	3708      	adds	r7, #8
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b086      	sub	sp, #24
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c70:	2300      	movs	r3, #0
 8004c72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d101      	bne.n	8004c82 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004c7e:	2302      	movs	r3, #2
 8004c80:	e0ae      	b.n	8004de0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2201      	movs	r2, #1
 8004c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2b0c      	cmp	r3, #12
 8004c8e:	f200 809f 	bhi.w	8004dd0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004c92:	a201      	add	r2, pc, #4	; (adr r2, 8004c98 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c98:	08004ccd 	.word	0x08004ccd
 8004c9c:	08004dd1 	.word	0x08004dd1
 8004ca0:	08004dd1 	.word	0x08004dd1
 8004ca4:	08004dd1 	.word	0x08004dd1
 8004ca8:	08004d0d 	.word	0x08004d0d
 8004cac:	08004dd1 	.word	0x08004dd1
 8004cb0:	08004dd1 	.word	0x08004dd1
 8004cb4:	08004dd1 	.word	0x08004dd1
 8004cb8:	08004d4f 	.word	0x08004d4f
 8004cbc:	08004dd1 	.word	0x08004dd1
 8004cc0:	08004dd1 	.word	0x08004dd1
 8004cc4:	08004dd1 	.word	0x08004dd1
 8004cc8:	08004d8f 	.word	0x08004d8f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68b9      	ldr	r1, [r7, #8]
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f000 fa22 	bl	800511c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	699a      	ldr	r2, [r3, #24]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f042 0208 	orr.w	r2, r2, #8
 8004ce6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	699a      	ldr	r2, [r3, #24]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0204 	bic.w	r2, r2, #4
 8004cf6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	6999      	ldr	r1, [r3, #24]
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	691a      	ldr	r2, [r3, #16]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	430a      	orrs	r2, r1
 8004d08:	619a      	str	r2, [r3, #24]
      break;
 8004d0a:	e064      	b.n	8004dd6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68b9      	ldr	r1, [r7, #8]
 8004d12:	4618      	mov	r0, r3
 8004d14:	f000 fa72 	bl	80051fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	699a      	ldr	r2, [r3, #24]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	699a      	ldr	r2, [r3, #24]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	6999      	ldr	r1, [r3, #24]
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	691b      	ldr	r3, [r3, #16]
 8004d42:	021a      	lsls	r2, r3, #8
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	430a      	orrs	r2, r1
 8004d4a:	619a      	str	r2, [r3, #24]
      break;
 8004d4c:	e043      	b.n	8004dd6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68b9      	ldr	r1, [r7, #8]
 8004d54:	4618      	mov	r0, r3
 8004d56:	f000 fac7 	bl	80052e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	69da      	ldr	r2, [r3, #28]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f042 0208 	orr.w	r2, r2, #8
 8004d68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	69da      	ldr	r2, [r3, #28]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f022 0204 	bic.w	r2, r2, #4
 8004d78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	69d9      	ldr	r1, [r3, #28]
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	691a      	ldr	r2, [r3, #16]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	430a      	orrs	r2, r1
 8004d8a:	61da      	str	r2, [r3, #28]
      break;
 8004d8c:	e023      	b.n	8004dd6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	68b9      	ldr	r1, [r7, #8]
 8004d94:	4618      	mov	r0, r3
 8004d96:	f000 fb1b 	bl	80053d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	69da      	ldr	r2, [r3, #28]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004da8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	69da      	ldr	r2, [r3, #28]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004db8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	69d9      	ldr	r1, [r3, #28]
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	021a      	lsls	r2, r3, #8
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	61da      	str	r2, [r3, #28]
      break;
 8004dce:	e002      	b.n	8004dd6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	75fb      	strb	r3, [r7, #23]
      break;
 8004dd4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004dde:	7dfb      	ldrb	r3, [r7, #23]
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3718      	adds	r7, #24
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004df2:	2300      	movs	r3, #0
 8004df4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d101      	bne.n	8004e04 <HAL_TIM_ConfigClockSource+0x1c>
 8004e00:	2302      	movs	r3, #2
 8004e02:	e0b4      	b.n	8004f6e <HAL_TIM_ConfigClockSource+0x186>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2202      	movs	r2, #2
 8004e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e2a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	68ba      	ldr	r2, [r7, #8]
 8004e32:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e3c:	d03e      	beq.n	8004ebc <HAL_TIM_ConfigClockSource+0xd4>
 8004e3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e42:	f200 8087 	bhi.w	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e4a:	f000 8086 	beq.w	8004f5a <HAL_TIM_ConfigClockSource+0x172>
 8004e4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e52:	d87f      	bhi.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e54:	2b70      	cmp	r3, #112	; 0x70
 8004e56:	d01a      	beq.n	8004e8e <HAL_TIM_ConfigClockSource+0xa6>
 8004e58:	2b70      	cmp	r3, #112	; 0x70
 8004e5a:	d87b      	bhi.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e5c:	2b60      	cmp	r3, #96	; 0x60
 8004e5e:	d050      	beq.n	8004f02 <HAL_TIM_ConfigClockSource+0x11a>
 8004e60:	2b60      	cmp	r3, #96	; 0x60
 8004e62:	d877      	bhi.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e64:	2b50      	cmp	r3, #80	; 0x50
 8004e66:	d03c      	beq.n	8004ee2 <HAL_TIM_ConfigClockSource+0xfa>
 8004e68:	2b50      	cmp	r3, #80	; 0x50
 8004e6a:	d873      	bhi.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e6c:	2b40      	cmp	r3, #64	; 0x40
 8004e6e:	d058      	beq.n	8004f22 <HAL_TIM_ConfigClockSource+0x13a>
 8004e70:	2b40      	cmp	r3, #64	; 0x40
 8004e72:	d86f      	bhi.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e74:	2b30      	cmp	r3, #48	; 0x30
 8004e76:	d064      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0x15a>
 8004e78:	2b30      	cmp	r3, #48	; 0x30
 8004e7a:	d86b      	bhi.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e7c:	2b20      	cmp	r3, #32
 8004e7e:	d060      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0x15a>
 8004e80:	2b20      	cmp	r3, #32
 8004e82:	d867      	bhi.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d05c      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0x15a>
 8004e88:	2b10      	cmp	r3, #16
 8004e8a:	d05a      	beq.n	8004f42 <HAL_TIM_ConfigClockSource+0x15a>
 8004e8c:	e062      	b.n	8004f54 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6818      	ldr	r0, [r3, #0]
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	6899      	ldr	r1, [r3, #8]
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	685a      	ldr	r2, [r3, #4]
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	f000 fb67 	bl	8005570 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004eb0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68ba      	ldr	r2, [r7, #8]
 8004eb8:	609a      	str	r2, [r3, #8]
      break;
 8004eba:	e04f      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6818      	ldr	r0, [r3, #0]
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	6899      	ldr	r1, [r3, #8]
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	685a      	ldr	r2, [r3, #4]
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	f000 fb50 	bl	8005570 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689a      	ldr	r2, [r3, #8]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ede:	609a      	str	r2, [r3, #8]
      break;
 8004ee0:	e03c      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6818      	ldr	r0, [r3, #0]
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	6859      	ldr	r1, [r3, #4]
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	461a      	mov	r2, r3
 8004ef0:	f000 fac4 	bl	800547c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2150      	movs	r1, #80	; 0x50
 8004efa:	4618      	mov	r0, r3
 8004efc:	f000 fb1d 	bl	800553a <TIM_ITRx_SetConfig>
      break;
 8004f00:	e02c      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6818      	ldr	r0, [r3, #0]
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	6859      	ldr	r1, [r3, #4]
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	461a      	mov	r2, r3
 8004f10:	f000 fae3 	bl	80054da <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2160      	movs	r1, #96	; 0x60
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f000 fb0d 	bl	800553a <TIM_ITRx_SetConfig>
      break;
 8004f20:	e01c      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6818      	ldr	r0, [r3, #0]
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	6859      	ldr	r1, [r3, #4]
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	461a      	mov	r2, r3
 8004f30:	f000 faa4 	bl	800547c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2140      	movs	r1, #64	; 0x40
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f000 fafd 	bl	800553a <TIM_ITRx_SetConfig>
      break;
 8004f40:	e00c      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4619      	mov	r1, r3
 8004f4c:	4610      	mov	r0, r2
 8004f4e:	f000 faf4 	bl	800553a <TIM_ITRx_SetConfig>
      break;
 8004f52:	e003      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	73fb      	strb	r3, [r7, #15]
      break;
 8004f58:	e000      	b.n	8004f5c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3710      	adds	r7, #16
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}

08004f76 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f76:	b480      	push	{r7}
 8004f78:	b083      	sub	sp, #12
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004f7e:	bf00      	nop
 8004f80:	370c      	adds	r7, #12
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr

08004f8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f8a:	b480      	push	{r7}
 8004f8c:	b083      	sub	sp, #12
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f92:	bf00      	nop
 8004f94:	370c      	adds	r7, #12
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr

08004f9e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f9e:	b480      	push	{r7}
 8004fa0:	b083      	sub	sp, #12
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fa6:	bf00      	nop
 8004fa8:	370c      	adds	r7, #12
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr

08004fb2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fb2:	b480      	push	{r7}
 8004fb4:	b083      	sub	sp, #12
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fba:	bf00      	nop
 8004fbc:	370c      	adds	r7, #12
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr

08004fc6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	b083      	sub	sp, #12
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fce:	bf00      	nop
 8004fd0:	370c      	adds	r7, #12
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd8:	4770      	bx	lr
	...

08004fdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	4a40      	ldr	r2, [pc, #256]	; (80050f0 <TIM_Base_SetConfig+0x114>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d013      	beq.n	800501c <TIM_Base_SetConfig+0x40>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ffa:	d00f      	beq.n	800501c <TIM_Base_SetConfig+0x40>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a3d      	ldr	r2, [pc, #244]	; (80050f4 <TIM_Base_SetConfig+0x118>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d00b      	beq.n	800501c <TIM_Base_SetConfig+0x40>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	4a3c      	ldr	r2, [pc, #240]	; (80050f8 <TIM_Base_SetConfig+0x11c>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d007      	beq.n	800501c <TIM_Base_SetConfig+0x40>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	4a3b      	ldr	r2, [pc, #236]	; (80050fc <TIM_Base_SetConfig+0x120>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d003      	beq.n	800501c <TIM_Base_SetConfig+0x40>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	4a3a      	ldr	r2, [pc, #232]	; (8005100 <TIM_Base_SetConfig+0x124>)
 8005018:	4293      	cmp	r3, r2
 800501a:	d108      	bne.n	800502e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005022:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	4313      	orrs	r3, r2
 800502c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4a2f      	ldr	r2, [pc, #188]	; (80050f0 <TIM_Base_SetConfig+0x114>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d02b      	beq.n	800508e <TIM_Base_SetConfig+0xb2>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800503c:	d027      	beq.n	800508e <TIM_Base_SetConfig+0xb2>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4a2c      	ldr	r2, [pc, #176]	; (80050f4 <TIM_Base_SetConfig+0x118>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d023      	beq.n	800508e <TIM_Base_SetConfig+0xb2>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	4a2b      	ldr	r2, [pc, #172]	; (80050f8 <TIM_Base_SetConfig+0x11c>)
 800504a:	4293      	cmp	r3, r2
 800504c:	d01f      	beq.n	800508e <TIM_Base_SetConfig+0xb2>
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	4a2a      	ldr	r2, [pc, #168]	; (80050fc <TIM_Base_SetConfig+0x120>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d01b      	beq.n	800508e <TIM_Base_SetConfig+0xb2>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a29      	ldr	r2, [pc, #164]	; (8005100 <TIM_Base_SetConfig+0x124>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d017      	beq.n	800508e <TIM_Base_SetConfig+0xb2>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a28      	ldr	r2, [pc, #160]	; (8005104 <TIM_Base_SetConfig+0x128>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d013      	beq.n	800508e <TIM_Base_SetConfig+0xb2>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	4a27      	ldr	r2, [pc, #156]	; (8005108 <TIM_Base_SetConfig+0x12c>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d00f      	beq.n	800508e <TIM_Base_SetConfig+0xb2>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	4a26      	ldr	r2, [pc, #152]	; (800510c <TIM_Base_SetConfig+0x130>)
 8005072:	4293      	cmp	r3, r2
 8005074:	d00b      	beq.n	800508e <TIM_Base_SetConfig+0xb2>
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	4a25      	ldr	r2, [pc, #148]	; (8005110 <TIM_Base_SetConfig+0x134>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d007      	beq.n	800508e <TIM_Base_SetConfig+0xb2>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a24      	ldr	r2, [pc, #144]	; (8005114 <TIM_Base_SetConfig+0x138>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d003      	beq.n	800508e <TIM_Base_SetConfig+0xb2>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a23      	ldr	r2, [pc, #140]	; (8005118 <TIM_Base_SetConfig+0x13c>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d108      	bne.n	80050a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005094:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	68fa      	ldr	r2, [r7, #12]
 800509c:	4313      	orrs	r3, r2
 800509e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	68fa      	ldr	r2, [r7, #12]
 80050b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	689a      	ldr	r2, [r3, #8]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	4a0a      	ldr	r2, [pc, #40]	; (80050f0 <TIM_Base_SetConfig+0x114>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d003      	beq.n	80050d4 <TIM_Base_SetConfig+0xf8>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4a0c      	ldr	r2, [pc, #48]	; (8005100 <TIM_Base_SetConfig+0x124>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d103      	bne.n	80050dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	691a      	ldr	r2, [r3, #16]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	615a      	str	r2, [r3, #20]
}
 80050e2:	bf00      	nop
 80050e4:	3714      	adds	r7, #20
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	40010000 	.word	0x40010000
 80050f4:	40000400 	.word	0x40000400
 80050f8:	40000800 	.word	0x40000800
 80050fc:	40000c00 	.word	0x40000c00
 8005100:	40010400 	.word	0x40010400
 8005104:	40014000 	.word	0x40014000
 8005108:	40014400 	.word	0x40014400
 800510c:	40014800 	.word	0x40014800
 8005110:	40001800 	.word	0x40001800
 8005114:	40001c00 	.word	0x40001c00
 8005118:	40002000 	.word	0x40002000

0800511c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800511c:	b480      	push	{r7}
 800511e:	b087      	sub	sp, #28
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6a1b      	ldr	r3, [r3, #32]
 800512a:	f023 0201 	bic.w	r2, r3, #1
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	699b      	ldr	r3, [r3, #24]
 8005142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800514a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f023 0303 	bic.w	r3, r3, #3
 8005152:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	4313      	orrs	r3, r2
 800515c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	f023 0302 	bic.w	r3, r3, #2
 8005164:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	697a      	ldr	r2, [r7, #20]
 800516c:	4313      	orrs	r3, r2
 800516e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	4a20      	ldr	r2, [pc, #128]	; (80051f4 <TIM_OC1_SetConfig+0xd8>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d003      	beq.n	8005180 <TIM_OC1_SetConfig+0x64>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4a1f      	ldr	r2, [pc, #124]	; (80051f8 <TIM_OC1_SetConfig+0xdc>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d10c      	bne.n	800519a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	f023 0308 	bic.w	r3, r3, #8
 8005186:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	68db      	ldr	r3, [r3, #12]
 800518c:	697a      	ldr	r2, [r7, #20]
 800518e:	4313      	orrs	r3, r2
 8005190:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	f023 0304 	bic.w	r3, r3, #4
 8005198:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a15      	ldr	r2, [pc, #84]	; (80051f4 <TIM_OC1_SetConfig+0xd8>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d003      	beq.n	80051aa <TIM_OC1_SetConfig+0x8e>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a14      	ldr	r2, [pc, #80]	; (80051f8 <TIM_OC1_SetConfig+0xdc>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d111      	bne.n	80051ce <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	695b      	ldr	r3, [r3, #20]
 80051be:	693a      	ldr	r2, [r7, #16]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	699b      	ldr	r3, [r3, #24]
 80051c8:	693a      	ldr	r2, [r7, #16]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	697a      	ldr	r2, [r7, #20]
 80051e6:	621a      	str	r2, [r3, #32]
}
 80051e8:	bf00      	nop
 80051ea:	371c      	adds	r7, #28
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr
 80051f4:	40010000 	.word	0x40010000
 80051f8:	40010400 	.word	0x40010400

080051fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b087      	sub	sp, #28
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	f023 0210 	bic.w	r2, r3, #16
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	699b      	ldr	r3, [r3, #24]
 8005222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800522a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005232:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	021b      	lsls	r3, r3, #8
 800523a:	68fa      	ldr	r2, [r7, #12]
 800523c:	4313      	orrs	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	f023 0320 	bic.w	r3, r3, #32
 8005246:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	011b      	lsls	r3, r3, #4
 800524e:	697a      	ldr	r2, [r7, #20]
 8005250:	4313      	orrs	r3, r2
 8005252:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	4a22      	ldr	r2, [pc, #136]	; (80052e0 <TIM_OC2_SetConfig+0xe4>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d003      	beq.n	8005264 <TIM_OC2_SetConfig+0x68>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4a21      	ldr	r2, [pc, #132]	; (80052e4 <TIM_OC2_SetConfig+0xe8>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d10d      	bne.n	8005280 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800526a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	011b      	lsls	r3, r3, #4
 8005272:	697a      	ldr	r2, [r7, #20]
 8005274:	4313      	orrs	r3, r2
 8005276:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800527e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	4a17      	ldr	r2, [pc, #92]	; (80052e0 <TIM_OC2_SetConfig+0xe4>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d003      	beq.n	8005290 <TIM_OC2_SetConfig+0x94>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	4a16      	ldr	r2, [pc, #88]	; (80052e4 <TIM_OC2_SetConfig+0xe8>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d113      	bne.n	80052b8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005296:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800529e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	695b      	ldr	r3, [r3, #20]
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	693a      	ldr	r2, [r7, #16]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	699b      	ldr	r3, [r3, #24]
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	693a      	ldr	r2, [r7, #16]
 80052bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	685a      	ldr	r2, [r3, #4]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	697a      	ldr	r2, [r7, #20]
 80052d0:	621a      	str	r2, [r3, #32]
}
 80052d2:	bf00      	nop
 80052d4:	371c      	adds	r7, #28
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	40010000 	.word	0x40010000
 80052e4:	40010400 	.word	0x40010400

080052e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b087      	sub	sp, #28
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
 80052f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a1b      	ldr	r3, [r3, #32]
 80052f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	69db      	ldr	r3, [r3, #28]
 800530e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005316:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f023 0303 	bic.w	r3, r3, #3
 800531e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68fa      	ldr	r2, [r7, #12]
 8005326:	4313      	orrs	r3, r2
 8005328:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005330:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	021b      	lsls	r3, r3, #8
 8005338:	697a      	ldr	r2, [r7, #20]
 800533a:	4313      	orrs	r3, r2
 800533c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a21      	ldr	r2, [pc, #132]	; (80053c8 <TIM_OC3_SetConfig+0xe0>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d003      	beq.n	800534e <TIM_OC3_SetConfig+0x66>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a20      	ldr	r2, [pc, #128]	; (80053cc <TIM_OC3_SetConfig+0xe4>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d10d      	bne.n	800536a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005354:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	021b      	lsls	r3, r3, #8
 800535c:	697a      	ldr	r2, [r7, #20]
 800535e:	4313      	orrs	r3, r2
 8005360:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005368:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a16      	ldr	r2, [pc, #88]	; (80053c8 <TIM_OC3_SetConfig+0xe0>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d003      	beq.n	800537a <TIM_OC3_SetConfig+0x92>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a15      	ldr	r2, [pc, #84]	; (80053cc <TIM_OC3_SetConfig+0xe4>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d113      	bne.n	80053a2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005380:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005388:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	695b      	ldr	r3, [r3, #20]
 800538e:	011b      	lsls	r3, r3, #4
 8005390:	693a      	ldr	r2, [r7, #16]
 8005392:	4313      	orrs	r3, r2
 8005394:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	011b      	lsls	r3, r3, #4
 800539c:	693a      	ldr	r2, [r7, #16]
 800539e:	4313      	orrs	r3, r2
 80053a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	693a      	ldr	r2, [r7, #16]
 80053a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	68fa      	ldr	r2, [r7, #12]
 80053ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	685a      	ldr	r2, [r3, #4]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	697a      	ldr	r2, [r7, #20]
 80053ba:	621a      	str	r2, [r3, #32]
}
 80053bc:	bf00      	nop
 80053be:	371c      	adds	r7, #28
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr
 80053c8:	40010000 	.word	0x40010000
 80053cc:	40010400 	.word	0x40010400

080053d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b087      	sub	sp, #28
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6a1b      	ldr	r3, [r3, #32]
 80053de:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6a1b      	ldr	r3, [r3, #32]
 80053ea:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	69db      	ldr	r3, [r3, #28]
 80053f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80053fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005406:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	021b      	lsls	r3, r3, #8
 800540e:	68fa      	ldr	r2, [r7, #12]
 8005410:	4313      	orrs	r3, r2
 8005412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005414:	693b      	ldr	r3, [r7, #16]
 8005416:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800541a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	031b      	lsls	r3, r3, #12
 8005422:	693a      	ldr	r2, [r7, #16]
 8005424:	4313      	orrs	r3, r2
 8005426:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a12      	ldr	r2, [pc, #72]	; (8005474 <TIM_OC4_SetConfig+0xa4>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d003      	beq.n	8005438 <TIM_OC4_SetConfig+0x68>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a11      	ldr	r2, [pc, #68]	; (8005478 <TIM_OC4_SetConfig+0xa8>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d109      	bne.n	800544c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800543e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	695b      	ldr	r3, [r3, #20]
 8005444:	019b      	lsls	r3, r3, #6
 8005446:	697a      	ldr	r2, [r7, #20]
 8005448:	4313      	orrs	r3, r2
 800544a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	697a      	ldr	r2, [r7, #20]
 8005450:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	68fa      	ldr	r2, [r7, #12]
 8005456:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	685a      	ldr	r2, [r3, #4]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	693a      	ldr	r2, [r7, #16]
 8005464:	621a      	str	r2, [r3, #32]
}
 8005466:	bf00      	nop
 8005468:	371c      	adds	r7, #28
 800546a:	46bd      	mov	sp, r7
 800546c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005470:	4770      	bx	lr
 8005472:	bf00      	nop
 8005474:	40010000 	.word	0x40010000
 8005478:	40010400 	.word	0x40010400

0800547c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800547c:	b480      	push	{r7}
 800547e:	b087      	sub	sp, #28
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6a1b      	ldr	r3, [r3, #32]
 800548c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	f023 0201 	bic.w	r2, r3, #1
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80054a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	011b      	lsls	r3, r3, #4
 80054ac:	693a      	ldr	r2, [r7, #16]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	f023 030a 	bic.w	r3, r3, #10
 80054b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	4313      	orrs	r3, r2
 80054c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	693a      	ldr	r2, [r7, #16]
 80054c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	697a      	ldr	r2, [r7, #20]
 80054cc:	621a      	str	r2, [r3, #32]
}
 80054ce:	bf00      	nop
 80054d0:	371c      	adds	r7, #28
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr

080054da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054da:	b480      	push	{r7}
 80054dc:	b087      	sub	sp, #28
 80054de:	af00      	add	r7, sp, #0
 80054e0:	60f8      	str	r0, [r7, #12]
 80054e2:	60b9      	str	r1, [r7, #8]
 80054e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	6a1b      	ldr	r3, [r3, #32]
 80054ea:	f023 0210 	bic.w	r2, r3, #16
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	699b      	ldr	r3, [r3, #24]
 80054f6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6a1b      	ldr	r3, [r3, #32]
 80054fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005504:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	031b      	lsls	r3, r3, #12
 800550a:	697a      	ldr	r2, [r7, #20]
 800550c:	4313      	orrs	r3, r2
 800550e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005516:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	011b      	lsls	r3, r3, #4
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4313      	orrs	r3, r2
 8005520:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	697a      	ldr	r2, [r7, #20]
 8005526:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	693a      	ldr	r2, [r7, #16]
 800552c:	621a      	str	r2, [r3, #32]
}
 800552e:	bf00      	nop
 8005530:	371c      	adds	r7, #28
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr

0800553a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800553a:	b480      	push	{r7}
 800553c:	b085      	sub	sp, #20
 800553e:	af00      	add	r7, sp, #0
 8005540:	6078      	str	r0, [r7, #4]
 8005542:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005550:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005552:	683a      	ldr	r2, [r7, #0]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	4313      	orrs	r3, r2
 8005558:	f043 0307 	orr.w	r3, r3, #7
 800555c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	609a      	str	r2, [r3, #8]
}
 8005564:	bf00      	nop
 8005566:	3714      	adds	r7, #20
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005570:	b480      	push	{r7}
 8005572:	b087      	sub	sp, #28
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	607a      	str	r2, [r7, #4]
 800557c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800558a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	021a      	lsls	r2, r3, #8
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	431a      	orrs	r2, r3
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	4313      	orrs	r3, r2
 8005598:	697a      	ldr	r2, [r7, #20]
 800559a:	4313      	orrs	r3, r2
 800559c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	697a      	ldr	r2, [r7, #20]
 80055a2:	609a      	str	r2, [r3, #8]
}
 80055a4:	bf00      	nop
 80055a6:	371c      	adds	r7, #28
 80055a8:	46bd      	mov	sp, r7
 80055aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ae:	4770      	bx	lr

080055b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b087      	sub	sp, #28
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	f003 031f 	and.w	r3, r3, #31
 80055c2:	2201      	movs	r2, #1
 80055c4:	fa02 f303 	lsl.w	r3, r2, r3
 80055c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6a1a      	ldr	r2, [r3, #32]
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	43db      	mvns	r3, r3
 80055d2:	401a      	ands	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6a1a      	ldr	r2, [r3, #32]
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	f003 031f 	and.w	r3, r3, #31
 80055e2:	6879      	ldr	r1, [r7, #4]
 80055e4:	fa01 f303 	lsl.w	r3, r1, r3
 80055e8:	431a      	orrs	r2, r3
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	621a      	str	r2, [r3, #32]
}
 80055ee:	bf00      	nop
 80055f0:	371c      	adds	r7, #28
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr
	...

080055fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b085      	sub	sp, #20
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800560c:	2b01      	cmp	r3, #1
 800560e:	d101      	bne.n	8005614 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005610:	2302      	movs	r3, #2
 8005612:	e05a      	b.n	80056ca <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2202      	movs	r2, #2
 8005620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800563a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	68fa      	ldr	r2, [r7, #12]
 8005642:	4313      	orrs	r3, r2
 8005644:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	68fa      	ldr	r2, [r7, #12]
 800564c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a21      	ldr	r2, [pc, #132]	; (80056d8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d022      	beq.n	800569e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005660:	d01d      	beq.n	800569e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	4a1d      	ldr	r2, [pc, #116]	; (80056dc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005668:	4293      	cmp	r3, r2
 800566a:	d018      	beq.n	800569e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4a1b      	ldr	r2, [pc, #108]	; (80056e0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d013      	beq.n	800569e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a1a      	ldr	r2, [pc, #104]	; (80056e4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d00e      	beq.n	800569e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a18      	ldr	r2, [pc, #96]	; (80056e8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d009      	beq.n	800569e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4a17      	ldr	r2, [pc, #92]	; (80056ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d004      	beq.n	800569e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	4a15      	ldr	r2, [pc, #84]	; (80056f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d10c      	bne.n	80056b8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	4313      	orrs	r3, r2
 80056ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68ba      	ldr	r2, [r7, #8]
 80056b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3714      	adds	r7, #20
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr
 80056d6:	bf00      	nop
 80056d8:	40010000 	.word	0x40010000
 80056dc:	40000400 	.word	0x40000400
 80056e0:	40000800 	.word	0x40000800
 80056e4:	40000c00 	.word	0x40000c00
 80056e8:	40010400 	.word	0x40010400
 80056ec:	40014000 	.word	0x40014000
 80056f0:	40001800 	.word	0x40001800

080056f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b085      	sub	sp, #20
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80056fe:	2300      	movs	r3, #0
 8005700:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005708:	2b01      	cmp	r3, #1
 800570a:	d101      	bne.n	8005710 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800570c:	2302      	movs	r3, #2
 800570e:	e03d      	b.n	800578c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	4313      	orrs	r3, r2
 8005724:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	4313      	orrs	r3, r2
 8005732:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	4313      	orrs	r3, r2
 8005740:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4313      	orrs	r3, r2
 800574e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	4313      	orrs	r3, r2
 800575c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	695b      	ldr	r3, [r3, #20]
 8005768:	4313      	orrs	r3, r2
 800576a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	69db      	ldr	r3, [r3, #28]
 8005776:	4313      	orrs	r3, r2
 8005778:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	68fa      	ldr	r2, [r7, #12]
 8005780:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800578a:	2300      	movs	r3, #0
}
 800578c:	4618      	mov	r0, r3
 800578e:	3714      	adds	r7, #20
 8005790:	46bd      	mov	sp, r7
 8005792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005796:	4770      	bx	lr

08005798 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005798:	b480      	push	{r7}
 800579a:	b083      	sub	sp, #12
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057a0:	bf00      	nop
 80057a2:	370c      	adds	r7, #12
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057ac:	b480      	push	{r7}
 80057ae:	b083      	sub	sp, #12
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057b4:	bf00      	nop
 80057b6:	370c      	adds	r7, #12
 80057b8:	46bd      	mov	sp, r7
 80057ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057be:	4770      	bx	lr

080057c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b082      	sub	sp, #8
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d101      	bne.n	80057d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	e03f      	b.n	8005852 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d106      	bne.n	80057ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2200      	movs	r2, #0
 80057e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f7fc fec0 	bl	800256c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2224      	movs	r2, #36	; 0x24
 80057f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	68da      	ldr	r2, [r3, #12]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005802:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 ffd7 	bl	80067b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	691a      	ldr	r2, [r3, #16]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005818:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	695a      	ldr	r2, [r3, #20]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005828:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68da      	ldr	r2, [r3, #12]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005838:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2220      	movs	r2, #32
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2220      	movs	r2, #32
 800584c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005850:	2300      	movs	r3, #0
}
 8005852:	4618      	mov	r0, r3
 8005854:	3708      	adds	r7, #8
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}

0800585a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800585a:	b580      	push	{r7, lr}
 800585c:	b08a      	sub	sp, #40	; 0x28
 800585e:	af02      	add	r7, sp, #8
 8005860:	60f8      	str	r0, [r7, #12]
 8005862:	60b9      	str	r1, [r7, #8]
 8005864:	603b      	str	r3, [r7, #0]
 8005866:	4613      	mov	r3, r2
 8005868:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800586a:	2300      	movs	r3, #0
 800586c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005874:	b2db      	uxtb	r3, r3
 8005876:	2b20      	cmp	r3, #32
 8005878:	d17c      	bne.n	8005974 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d002      	beq.n	8005886 <HAL_UART_Transmit+0x2c>
 8005880:	88fb      	ldrh	r3, [r7, #6]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d101      	bne.n	800588a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	e075      	b.n	8005976 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005890:	2b01      	cmp	r3, #1
 8005892:	d101      	bne.n	8005898 <HAL_UART_Transmit+0x3e>
 8005894:	2302      	movs	r3, #2
 8005896:	e06e      	b.n	8005976 <HAL_UART_Transmit+0x11c>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2200      	movs	r2, #0
 80058a4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2221      	movs	r2, #33	; 0x21
 80058aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058ae:	f7fd f89f 	bl	80029f0 <HAL_GetTick>
 80058b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	88fa      	ldrh	r2, [r7, #6]
 80058b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	88fa      	ldrh	r2, [r7, #6]
 80058be:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058c8:	d108      	bne.n	80058dc <HAL_UART_Transmit+0x82>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	691b      	ldr	r3, [r3, #16]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d104      	bne.n	80058dc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80058d2:	2300      	movs	r3, #0
 80058d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	61bb      	str	r3, [r7, #24]
 80058da:	e003      	b.n	80058e4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058e0:	2300      	movs	r3, #0
 80058e2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80058ec:	e02a      	b.n	8005944 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	9300      	str	r3, [sp, #0]
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	2200      	movs	r2, #0
 80058f6:	2180      	movs	r1, #128	; 0x80
 80058f8:	68f8      	ldr	r0, [r7, #12]
 80058fa:	f000 fc51 	bl	80061a0 <UART_WaitOnFlagUntilTimeout>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d001      	beq.n	8005908 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005904:	2303      	movs	r3, #3
 8005906:	e036      	b.n	8005976 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d10b      	bne.n	8005926 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800590e:	69bb      	ldr	r3, [r7, #24]
 8005910:	881b      	ldrh	r3, [r3, #0]
 8005912:	461a      	mov	r2, r3
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800591c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800591e:	69bb      	ldr	r3, [r7, #24]
 8005920:	3302      	adds	r3, #2
 8005922:	61bb      	str	r3, [r7, #24]
 8005924:	e007      	b.n	8005936 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	781a      	ldrb	r2, [r3, #0]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005930:	69fb      	ldr	r3, [r7, #28]
 8005932:	3301      	adds	r3, #1
 8005934:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800593a:	b29b      	uxth	r3, r3
 800593c:	3b01      	subs	r3, #1
 800593e:	b29a      	uxth	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005948:	b29b      	uxth	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1cf      	bne.n	80058ee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	9300      	str	r3, [sp, #0]
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	2200      	movs	r2, #0
 8005956:	2140      	movs	r1, #64	; 0x40
 8005958:	68f8      	ldr	r0, [r7, #12]
 800595a:	f000 fc21 	bl	80061a0 <UART_WaitOnFlagUntilTimeout>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d001      	beq.n	8005968 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e006      	b.n	8005976 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2220      	movs	r2, #32
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005970:	2300      	movs	r3, #0
 8005972:	e000      	b.n	8005976 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005974:	2302      	movs	r3, #2
  }
}
 8005976:	4618      	mov	r0, r3
 8005978:	3720      	adds	r7, #32
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800597e:	b580      	push	{r7, lr}
 8005980:	b084      	sub	sp, #16
 8005982:	af00      	add	r7, sp, #0
 8005984:	60f8      	str	r0, [r7, #12]
 8005986:	60b9      	str	r1, [r7, #8]
 8005988:	4613      	mov	r3, r2
 800598a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005992:	b2db      	uxtb	r3, r3
 8005994:	2b20      	cmp	r3, #32
 8005996:	d11d      	bne.n	80059d4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d002      	beq.n	80059a4 <HAL_UART_Receive_IT+0x26>
 800599e:	88fb      	ldrh	r3, [r7, #6]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d101      	bne.n	80059a8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e016      	b.n	80059d6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d101      	bne.n	80059b6 <HAL_UART_Receive_IT+0x38>
 80059b2:	2302      	movs	r3, #2
 80059b4:	e00f      	b.n	80059d6 <HAL_UART_Receive_IT+0x58>
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2201      	movs	r2, #1
 80059ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2200      	movs	r2, #0
 80059c2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80059c4:	88fb      	ldrh	r3, [r7, #6]
 80059c6:	461a      	mov	r2, r3
 80059c8:	68b9      	ldr	r1, [r7, #8]
 80059ca:	68f8      	ldr	r0, [r7, #12]
 80059cc:	f000 fc56 	bl	800627c <UART_Start_Receive_IT>
 80059d0:	4603      	mov	r3, r0
 80059d2:	e000      	b.n	80059d6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80059d4:	2302      	movs	r3, #2
  }
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3710      	adds	r7, #16
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}

080059de <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059de:	b580      	push	{r7, lr}
 80059e0:	b084      	sub	sp, #16
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	60f8      	str	r0, [r7, #12]
 80059e6:	60b9      	str	r1, [r7, #8]
 80059e8:	4613      	mov	r3, r2
 80059ea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	2b20      	cmp	r3, #32
 80059f6:	d11d      	bne.n	8005a34 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d002      	beq.n	8005a04 <HAL_UART_Receive_DMA+0x26>
 80059fe:	88fb      	ldrh	r3, [r7, #6]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d101      	bne.n	8005a08 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e016      	b.n	8005a36 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a0e:	2b01      	cmp	r3, #1
 8005a10:	d101      	bne.n	8005a16 <HAL_UART_Receive_DMA+0x38>
 8005a12:	2302      	movs	r3, #2
 8005a14:	e00f      	b.n	8005a36 <HAL_UART_Receive_DMA+0x58>
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	2201      	movs	r2, #1
 8005a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2200      	movs	r2, #0
 8005a22:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005a24:	88fb      	ldrh	r3, [r7, #6]
 8005a26:	461a      	mov	r2, r3
 8005a28:	68b9      	ldr	r1, [r7, #8]
 8005a2a:	68f8      	ldr	r0, [r7, #12]
 8005a2c:	f000 fc64 	bl	80062f8 <UART_Start_Receive_DMA>
 8005a30:	4603      	mov	r3, r0
 8005a32:	e000      	b.n	8005a36 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005a34:	2302      	movs	r3, #2
  }
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
	...

08005a40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b0ba      	sub	sp, #232	; 0xe8
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005a66:	2300      	movs	r3, #0
 8005a68:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a76:	f003 030f 	and.w	r3, r3, #15
 8005a7a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005a7e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d10f      	bne.n	8005aa6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a8a:	f003 0320 	and.w	r3, r3, #32
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d009      	beq.n	8005aa6 <HAL_UART_IRQHandler+0x66>
 8005a92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a96:	f003 0320 	and.w	r3, r3, #32
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d003      	beq.n	8005aa6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f000 fdcf 	bl	8006642 <UART_Receive_IT>
      return;
 8005aa4:	e256      	b.n	8005f54 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005aa6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	f000 80de 	beq.w	8005c6c <HAL_UART_IRQHandler+0x22c>
 8005ab0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ab4:	f003 0301 	and.w	r3, r3, #1
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d106      	bne.n	8005aca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005abc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ac0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	f000 80d1 	beq.w	8005c6c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005aca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ace:	f003 0301 	and.w	r3, r3, #1
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d00b      	beq.n	8005aee <HAL_UART_IRQHandler+0xae>
 8005ad6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d005      	beq.n	8005aee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae6:	f043 0201 	orr.w	r2, r3, #1
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005af2:	f003 0304 	and.w	r3, r3, #4
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d00b      	beq.n	8005b12 <HAL_UART_IRQHandler+0xd2>
 8005afa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005afe:	f003 0301 	and.w	r3, r3, #1
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d005      	beq.n	8005b12 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0a:	f043 0202 	orr.w	r2, r3, #2
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b16:	f003 0302 	and.w	r3, r3, #2
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00b      	beq.n	8005b36 <HAL_UART_IRQHandler+0xf6>
 8005b1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d005      	beq.n	8005b36 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2e:	f043 0204 	orr.w	r2, r3, #4
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005b36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b3a:	f003 0308 	and.w	r3, r3, #8
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d011      	beq.n	8005b66 <HAL_UART_IRQHandler+0x126>
 8005b42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b46:	f003 0320 	and.w	r3, r3, #32
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d105      	bne.n	8005b5a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005b4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d005      	beq.n	8005b66 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5e:	f043 0208 	orr.w	r2, r3, #8
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	f000 81ed 	beq.w	8005f4a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b74:	f003 0320 	and.w	r3, r3, #32
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d008      	beq.n	8005b8e <HAL_UART_IRQHandler+0x14e>
 8005b7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005b80:	f003 0320 	and.w	r3, r3, #32
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d002      	beq.n	8005b8e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f000 fd5a 	bl	8006642 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	695b      	ldr	r3, [r3, #20]
 8005b94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b98:	2b40      	cmp	r3, #64	; 0x40
 8005b9a:	bf0c      	ite	eq
 8005b9c:	2301      	moveq	r3, #1
 8005b9e:	2300      	movne	r3, #0
 8005ba0:	b2db      	uxtb	r3, r3
 8005ba2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005baa:	f003 0308 	and.w	r3, r3, #8
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d103      	bne.n	8005bba <HAL_UART_IRQHandler+0x17a>
 8005bb2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d04f      	beq.n	8005c5a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f000 fc62 	bl	8006484 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	695b      	ldr	r3, [r3, #20]
 8005bc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bca:	2b40      	cmp	r3, #64	; 0x40
 8005bcc:	d141      	bne.n	8005c52 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	3314      	adds	r3, #20
 8005bd4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005bdc:	e853 3f00 	ldrex	r3, [r3]
 8005be0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005be4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005be8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005bec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	3314      	adds	r3, #20
 8005bf6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005bfa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005bfe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c02:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005c06:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005c0a:	e841 2300 	strex	r3, r2, [r1]
 8005c0e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005c12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d1d9      	bne.n	8005bce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d013      	beq.n	8005c4a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c26:	4a7d      	ldr	r2, [pc, #500]	; (8005e1c <HAL_UART_IRQHandler+0x3dc>)
 8005c28:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f7fd f996 	bl	8002f60 <HAL_DMA_Abort_IT>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d016      	beq.n	8005c68 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c40:	687a      	ldr	r2, [r7, #4]
 8005c42:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005c44:	4610      	mov	r0, r2
 8005c46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c48:	e00e      	b.n	8005c68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 f99a 	bl	8005f84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c50:	e00a      	b.n	8005c68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 f996 	bl	8005f84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c58:	e006      	b.n	8005c68 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 f992 	bl	8005f84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005c66:	e170      	b.n	8005f4a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c68:	bf00      	nop
    return;
 8005c6a:	e16e      	b.n	8005f4a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	f040 814a 	bne.w	8005f0a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c7a:	f003 0310 	and.w	r3, r3, #16
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	f000 8143 	beq.w	8005f0a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005c84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c88:	f003 0310 	and.w	r3, r3, #16
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	f000 813c 	beq.w	8005f0a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c92:	2300      	movs	r3, #0
 8005c94:	60bb      	str	r3, [r7, #8]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	60bb      	str	r3, [r7, #8]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	60bb      	str	r3, [r7, #8]
 8005ca6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	695b      	ldr	r3, [r3, #20]
 8005cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cb2:	2b40      	cmp	r3, #64	; 0x40
 8005cb4:	f040 80b4 	bne.w	8005e20 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005cc4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	f000 8140 	beq.w	8005f4e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005cd2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	f080 8139 	bcs.w	8005f4e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005ce2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ce8:	69db      	ldr	r3, [r3, #28]
 8005cea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005cee:	f000 8088 	beq.w	8005e02 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	330c      	adds	r3, #12
 8005cf8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005d00:	e853 3f00 	ldrex	r3, [r3]
 8005d04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005d08:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005d0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005d10:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	330c      	adds	r3, #12
 8005d1a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005d1e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005d22:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d26:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005d2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005d2e:	e841 2300 	strex	r3, r2, [r1]
 8005d32:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005d36:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d1d9      	bne.n	8005cf2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	3314      	adds	r3, #20
 8005d44:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d48:	e853 3f00 	ldrex	r3, [r3]
 8005d4c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005d4e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d50:	f023 0301 	bic.w	r3, r3, #1
 8005d54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	3314      	adds	r3, #20
 8005d5e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005d62:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005d66:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d68:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005d6a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005d6e:	e841 2300 	strex	r3, r2, [r1]
 8005d72:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005d74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1e1      	bne.n	8005d3e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	3314      	adds	r3, #20
 8005d80:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d84:	e853 3f00 	ldrex	r3, [r3]
 8005d88:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005d8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d90:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	3314      	adds	r3, #20
 8005d9a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005d9e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005da0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005da4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005da6:	e841 2300 	strex	r3, r2, [r1]
 8005daa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005dac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d1e3      	bne.n	8005d7a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2220      	movs	r2, #32
 8005db6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	330c      	adds	r3, #12
 8005dc6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dca:	e853 3f00 	ldrex	r3, [r3]
 8005dce:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005dd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005dd2:	f023 0310 	bic.w	r3, r3, #16
 8005dd6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	330c      	adds	r3, #12
 8005de0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005de4:	65ba      	str	r2, [r7, #88]	; 0x58
 8005de6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005dea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005dec:	e841 2300 	strex	r3, r2, [r1]
 8005df0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005df2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d1e3      	bne.n	8005dc0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f7fd f83f 	bl	8002e80 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	1ad3      	subs	r3, r2, r3
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	4619      	mov	r1, r3
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 f8c0 	bl	8005f98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e18:	e099      	b.n	8005f4e <HAL_UART_IRQHandler+0x50e>
 8005e1a:	bf00      	nop
 8005e1c:	0800654b 	.word	0x0800654b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e28:	b29b      	uxth	r3, r3
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	f000 808b 	beq.w	8005f52 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005e3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f000 8086 	beq.w	8005f52 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	330c      	adds	r3, #12
 8005e4c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e50:	e853 3f00 	ldrex	r3, [r3]
 8005e54:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e58:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e5c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	330c      	adds	r3, #12
 8005e66:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005e6a:	647a      	str	r2, [r7, #68]	; 0x44
 8005e6c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005e70:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005e72:	e841 2300 	strex	r3, r2, [r1]
 8005e76:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005e78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d1e3      	bne.n	8005e46 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	3314      	adds	r3, #20
 8005e84:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e88:	e853 3f00 	ldrex	r3, [r3]
 8005e8c:	623b      	str	r3, [r7, #32]
   return(result);
 8005e8e:	6a3b      	ldr	r3, [r7, #32]
 8005e90:	f023 0301 	bic.w	r3, r3, #1
 8005e94:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	3314      	adds	r3, #20
 8005e9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005ea2:	633a      	str	r2, [r7, #48]	; 0x30
 8005ea4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ea8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005eaa:	e841 2300 	strex	r3, r2, [r1]
 8005eae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d1e3      	bne.n	8005e7e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2220      	movs	r2, #32
 8005eba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	330c      	adds	r3, #12
 8005eca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	e853 3f00 	ldrex	r3, [r3]
 8005ed2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f023 0310 	bic.w	r3, r3, #16
 8005eda:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	330c      	adds	r3, #12
 8005ee4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005ee8:	61fa      	str	r2, [r7, #28]
 8005eea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eec:	69b9      	ldr	r1, [r7, #24]
 8005eee:	69fa      	ldr	r2, [r7, #28]
 8005ef0:	e841 2300 	strex	r3, r2, [r1]
 8005ef4:	617b      	str	r3, [r7, #20]
   return(result);
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d1e3      	bne.n	8005ec4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005efc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005f00:	4619      	mov	r1, r3
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f000 f848 	bl	8005f98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f08:	e023      	b.n	8005f52 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d009      	beq.n	8005f2a <HAL_UART_IRQHandler+0x4ea>
 8005f16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d003      	beq.n	8005f2a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f000 fb25 	bl	8006572 <UART_Transmit_IT>
    return;
 8005f28:	e014      	b.n	8005f54 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005f2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d00e      	beq.n	8005f54 <HAL_UART_IRQHandler+0x514>
 8005f36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d008      	beq.n	8005f54 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f000 fb65 	bl	8006612 <UART_EndTransmit_IT>
    return;
 8005f48:	e004      	b.n	8005f54 <HAL_UART_IRQHandler+0x514>
    return;
 8005f4a:	bf00      	nop
 8005f4c:	e002      	b.n	8005f54 <HAL_UART_IRQHandler+0x514>
      return;
 8005f4e:	bf00      	nop
 8005f50:	e000      	b.n	8005f54 <HAL_UART_IRQHandler+0x514>
      return;
 8005f52:	bf00      	nop
  }
}
 8005f54:	37e8      	adds	r7, #232	; 0xe8
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}
 8005f5a:	bf00      	nop

08005f5c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b083      	sub	sp, #12
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005f64:	bf00      	nop
 8005f66:	370c      	adds	r7, #12
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr

08005f70 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b083      	sub	sp, #12
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005f78:	bf00      	nop
 8005f7a:	370c      	adds	r7, #12
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr

08005f84 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005f8c:	bf00      	nop
 8005f8e:	370c      	adds	r7, #12
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	460b      	mov	r3, r1
 8005fa2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fa4:	bf00      	nop
 8005fa6:	370c      	adds	r7, #12
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b09c      	sub	sp, #112	; 0x70
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fbc:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d172      	bne.n	80060b2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005fcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fce:	2200      	movs	r2, #0
 8005fd0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	330c      	adds	r3, #12
 8005fd8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fdc:	e853 3f00 	ldrex	r3, [r3]
 8005fe0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005fe2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005fe4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fe8:	66bb      	str	r3, [r7, #104]	; 0x68
 8005fea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	330c      	adds	r3, #12
 8005ff0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005ff2:	65ba      	str	r2, [r7, #88]	; 0x58
 8005ff4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005ff8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005ffa:	e841 2300 	strex	r3, r2, [r1]
 8005ffe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006000:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006002:	2b00      	cmp	r3, #0
 8006004:	d1e5      	bne.n	8005fd2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006006:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	3314      	adds	r3, #20
 800600c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800600e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006010:	e853 3f00 	ldrex	r3, [r3]
 8006014:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006016:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006018:	f023 0301 	bic.w	r3, r3, #1
 800601c:	667b      	str	r3, [r7, #100]	; 0x64
 800601e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	3314      	adds	r3, #20
 8006024:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006026:	647a      	str	r2, [r7, #68]	; 0x44
 8006028:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800602a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800602c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800602e:	e841 2300 	strex	r3, r2, [r1]
 8006032:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006034:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006036:	2b00      	cmp	r3, #0
 8006038:	d1e5      	bne.n	8006006 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800603a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	3314      	adds	r3, #20
 8006040:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006044:	e853 3f00 	ldrex	r3, [r3]
 8006048:	623b      	str	r3, [r7, #32]
   return(result);
 800604a:	6a3b      	ldr	r3, [r7, #32]
 800604c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006050:	663b      	str	r3, [r7, #96]	; 0x60
 8006052:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	3314      	adds	r3, #20
 8006058:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800605a:	633a      	str	r2, [r7, #48]	; 0x30
 800605c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800605e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006060:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006062:	e841 2300 	strex	r3, r2, [r1]
 8006066:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1e5      	bne.n	800603a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800606e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006070:	2220      	movs	r2, #32
 8006072:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006076:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800607a:	2b01      	cmp	r3, #1
 800607c:	d119      	bne.n	80060b2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800607e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	330c      	adds	r3, #12
 8006084:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	e853 3f00 	ldrex	r3, [r3]
 800608c:	60fb      	str	r3, [r7, #12]
   return(result);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f023 0310 	bic.w	r3, r3, #16
 8006094:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006096:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	330c      	adds	r3, #12
 800609c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800609e:	61fa      	str	r2, [r7, #28]
 80060a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a2:	69b9      	ldr	r1, [r7, #24]
 80060a4:	69fa      	ldr	r2, [r7, #28]
 80060a6:	e841 2300 	strex	r3, r2, [r1]
 80060aa:	617b      	str	r3, [r7, #20]
   return(result);
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d1e5      	bne.n	800607e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d106      	bne.n	80060c8 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80060ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060bc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80060be:	4619      	mov	r1, r3
 80060c0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80060c2:	f7ff ff69 	bl	8005f98 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80060c6:	e002      	b.n	80060ce <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80060c8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80060ca:	f003 f8f1 	bl	80092b0 <HAL_UART_RxCpltCallback>
}
 80060ce:	bf00      	nop
 80060d0:	3770      	adds	r7, #112	; 0x70
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bd80      	pop	{r7, pc}

080060d6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80060d6:	b580      	push	{r7, lr}
 80060d8:	b084      	sub	sp, #16
 80060da:	af00      	add	r7, sp, #0
 80060dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060e2:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d108      	bne.n	80060fe <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80060f0:	085b      	lsrs	r3, r3, #1
 80060f2:	b29b      	uxth	r3, r3
 80060f4:	4619      	mov	r1, r3
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f7ff ff4e 	bl	8005f98 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80060fc:	e002      	b.n	8006104 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80060fe:	68f8      	ldr	r0, [r7, #12]
 8006100:	f7ff ff36 	bl	8005f70 <HAL_UART_RxHalfCpltCallback>
}
 8006104:	bf00      	nop
 8006106:	3710      	adds	r7, #16
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006114:	2300      	movs	r3, #0
 8006116:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800611c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	695b      	ldr	r3, [r3, #20]
 8006124:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006128:	2b80      	cmp	r3, #128	; 0x80
 800612a:	bf0c      	ite	eq
 800612c:	2301      	moveq	r3, #1
 800612e:	2300      	movne	r3, #0
 8006130:	b2db      	uxtb	r3, r3
 8006132:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800613a:	b2db      	uxtb	r3, r3
 800613c:	2b21      	cmp	r3, #33	; 0x21
 800613e:	d108      	bne.n	8006152 <UART_DMAError+0x46>
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d005      	beq.n	8006152 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	2200      	movs	r2, #0
 800614a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800614c:	68b8      	ldr	r0, [r7, #8]
 800614e:	f000 f971 	bl	8006434 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	695b      	ldr	r3, [r3, #20]
 8006158:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800615c:	2b40      	cmp	r3, #64	; 0x40
 800615e:	bf0c      	ite	eq
 8006160:	2301      	moveq	r3, #1
 8006162:	2300      	movne	r3, #0
 8006164:	b2db      	uxtb	r3, r3
 8006166:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800616e:	b2db      	uxtb	r3, r3
 8006170:	2b22      	cmp	r3, #34	; 0x22
 8006172:	d108      	bne.n	8006186 <UART_DMAError+0x7a>
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d005      	beq.n	8006186 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	2200      	movs	r2, #0
 800617e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006180:	68b8      	ldr	r0, [r7, #8]
 8006182:	f000 f97f 	bl	8006484 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800618a:	f043 0210 	orr.w	r2, r3, #16
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006192:	68b8      	ldr	r0, [r7, #8]
 8006194:	f7ff fef6 	bl	8005f84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006198:	bf00      	nop
 800619a:	3710      	adds	r7, #16
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b090      	sub	sp, #64	; 0x40
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	603b      	str	r3, [r7, #0]
 80061ac:	4613      	mov	r3, r2
 80061ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061b0:	e050      	b.n	8006254 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b8:	d04c      	beq.n	8006254 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80061ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d007      	beq.n	80061d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80061c0:	f7fc fc16 	bl	80029f0 <HAL_GetTick>
 80061c4:	4602      	mov	r2, r0
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	1ad3      	subs	r3, r2, r3
 80061ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d241      	bcs.n	8006254 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	330c      	adds	r3, #12
 80061d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061da:	e853 3f00 	ldrex	r3, [r3]
 80061de:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80061e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80061e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	330c      	adds	r3, #12
 80061ee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80061f0:	637a      	str	r2, [r7, #52]	; 0x34
 80061f2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80061f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80061f8:	e841 2300 	strex	r3, r2, [r1]
 80061fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80061fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006200:	2b00      	cmp	r3, #0
 8006202:	d1e5      	bne.n	80061d0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	3314      	adds	r3, #20
 800620a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	e853 3f00 	ldrex	r3, [r3]
 8006212:	613b      	str	r3, [r7, #16]
   return(result);
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	f023 0301 	bic.w	r3, r3, #1
 800621a:	63bb      	str	r3, [r7, #56]	; 0x38
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	3314      	adds	r3, #20
 8006222:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006224:	623a      	str	r2, [r7, #32]
 8006226:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006228:	69f9      	ldr	r1, [r7, #28]
 800622a:	6a3a      	ldr	r2, [r7, #32]
 800622c:	e841 2300 	strex	r3, r2, [r1]
 8006230:	61bb      	str	r3, [r7, #24]
   return(result);
 8006232:	69bb      	ldr	r3, [r7, #24]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d1e5      	bne.n	8006204 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2220      	movs	r2, #32
 800623c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2220      	movs	r2, #32
 8006244:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006250:	2303      	movs	r3, #3
 8006252:	e00f      	b.n	8006274 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681a      	ldr	r2, [r3, #0]
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	4013      	ands	r3, r2
 800625e:	68ba      	ldr	r2, [r7, #8]
 8006260:	429a      	cmp	r2, r3
 8006262:	bf0c      	ite	eq
 8006264:	2301      	moveq	r3, #1
 8006266:	2300      	movne	r3, #0
 8006268:	b2db      	uxtb	r3, r3
 800626a:	461a      	mov	r2, r3
 800626c:	79fb      	ldrb	r3, [r7, #7]
 800626e:	429a      	cmp	r2, r3
 8006270:	d09f      	beq.n	80061b2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006272:	2300      	movs	r3, #0
}
 8006274:	4618      	mov	r0, r3
 8006276:	3740      	adds	r7, #64	; 0x40
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}

0800627c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800627c:	b480      	push	{r7}
 800627e:	b085      	sub	sp, #20
 8006280:	af00      	add	r7, sp, #0
 8006282:	60f8      	str	r0, [r7, #12]
 8006284:	60b9      	str	r1, [r7, #8]
 8006286:	4613      	mov	r3, r2
 8006288:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	68ba      	ldr	r2, [r7, #8]
 800628e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	88fa      	ldrh	r2, [r7, #6]
 8006294:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	88fa      	ldrh	r2, [r7, #6]
 800629a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2200      	movs	r2, #0
 80062a0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2222      	movs	r2, #34	; 0x22
 80062a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	2200      	movs	r2, #0
 80062ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d007      	beq.n	80062ca <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	68da      	ldr	r2, [r3, #12]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062c8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	695a      	ldr	r2, [r3, #20]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f042 0201 	orr.w	r2, r2, #1
 80062d8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	68da      	ldr	r2, [r3, #12]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f042 0220 	orr.w	r2, r2, #32
 80062e8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80062ea:	2300      	movs	r3, #0
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3714      	adds	r7, #20
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr

080062f8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b098      	sub	sp, #96	; 0x60
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	60f8      	str	r0, [r7, #12]
 8006300:	60b9      	str	r1, [r7, #8]
 8006302:	4613      	mov	r3, r2
 8006304:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006306:	68ba      	ldr	r2, [r7, #8]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	88fa      	ldrh	r2, [r7, #6]
 8006310:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2200      	movs	r2, #0
 8006316:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2222      	movs	r2, #34	; 0x22
 800631c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006324:	4a40      	ldr	r2, [pc, #256]	; (8006428 <UART_Start_Receive_DMA+0x130>)
 8006326:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800632c:	4a3f      	ldr	r2, [pc, #252]	; (800642c <UART_Start_Receive_DMA+0x134>)
 800632e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006334:	4a3e      	ldr	r2, [pc, #248]	; (8006430 <UART_Start_Receive_DMA+0x138>)
 8006336:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800633c:	2200      	movs	r2, #0
 800633e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006340:	f107 0308 	add.w	r3, r7, #8
 8006344:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	3304      	adds	r3, #4
 8006350:	4619      	mov	r1, r3
 8006352:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	88fb      	ldrh	r3, [r7, #6]
 8006358:	f7fc fd3a 	bl	8002dd0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800635c:	2300      	movs	r3, #0
 800635e:	613b      	str	r3, [r7, #16]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	613b      	str	r3, [r7, #16]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	685b      	ldr	r3, [r3, #4]
 800636e:	613b      	str	r3, [r7, #16]
 8006370:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2200      	movs	r2, #0
 8006376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d019      	beq.n	80063b6 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	330c      	adds	r3, #12
 8006388:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800638a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800638c:	e853 3f00 	ldrex	r3, [r3]
 8006390:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006398:	65bb      	str	r3, [r7, #88]	; 0x58
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	330c      	adds	r3, #12
 80063a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80063a2:	64fa      	str	r2, [r7, #76]	; 0x4c
 80063a4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80063a8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80063aa:	e841 2300 	strex	r3, r2, [r1]
 80063ae:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80063b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1e5      	bne.n	8006382 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	3314      	adds	r3, #20
 80063bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063c0:	e853 3f00 	ldrex	r3, [r3]
 80063c4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80063c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063c8:	f043 0301 	orr.w	r3, r3, #1
 80063cc:	657b      	str	r3, [r7, #84]	; 0x54
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	3314      	adds	r3, #20
 80063d4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80063d6:	63ba      	str	r2, [r7, #56]	; 0x38
 80063d8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063da:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80063dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80063de:	e841 2300 	strex	r3, r2, [r1]
 80063e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80063e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d1e5      	bne.n	80063b6 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	3314      	adds	r3, #20
 80063f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063f2:	69bb      	ldr	r3, [r7, #24]
 80063f4:	e853 3f00 	ldrex	r3, [r3]
 80063f8:	617b      	str	r3, [r7, #20]
   return(result);
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006400:	653b      	str	r3, [r7, #80]	; 0x50
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	3314      	adds	r3, #20
 8006408:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800640a:	627a      	str	r2, [r7, #36]	; 0x24
 800640c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800640e:	6a39      	ldr	r1, [r7, #32]
 8006410:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006412:	e841 2300 	strex	r3, r2, [r1]
 8006416:	61fb      	str	r3, [r7, #28]
   return(result);
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d1e5      	bne.n	80063ea <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800641e:	2300      	movs	r3, #0
}
 8006420:	4618      	mov	r0, r3
 8006422:	3760      	adds	r7, #96	; 0x60
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}
 8006428:	08005fb1 	.word	0x08005fb1
 800642c:	080060d7 	.word	0x080060d7
 8006430:	0800610d 	.word	0x0800610d

08006434 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006434:	b480      	push	{r7}
 8006436:	b089      	sub	sp, #36	; 0x24
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	330c      	adds	r3, #12
 8006442:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	e853 3f00 	ldrex	r3, [r3]
 800644a:	60bb      	str	r3, [r7, #8]
   return(result);
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006452:	61fb      	str	r3, [r7, #28]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	330c      	adds	r3, #12
 800645a:	69fa      	ldr	r2, [r7, #28]
 800645c:	61ba      	str	r2, [r7, #24]
 800645e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006460:	6979      	ldr	r1, [r7, #20]
 8006462:	69ba      	ldr	r2, [r7, #24]
 8006464:	e841 2300 	strex	r3, r2, [r1]
 8006468:	613b      	str	r3, [r7, #16]
   return(result);
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d1e5      	bne.n	800643c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2220      	movs	r2, #32
 8006474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8006478:	bf00      	nop
 800647a:	3724      	adds	r7, #36	; 0x24
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr

08006484 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006484:	b480      	push	{r7}
 8006486:	b095      	sub	sp, #84	; 0x54
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	330c      	adds	r3, #12
 8006492:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006496:	e853 3f00 	ldrex	r3, [r3]
 800649a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800649c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800649e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80064a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	330c      	adds	r3, #12
 80064aa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80064ac:	643a      	str	r2, [r7, #64]	; 0x40
 80064ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80064b2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80064b4:	e841 2300 	strex	r3, r2, [r1]
 80064b8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80064ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d1e5      	bne.n	800648c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	3314      	adds	r3, #20
 80064c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c8:	6a3b      	ldr	r3, [r7, #32]
 80064ca:	e853 3f00 	ldrex	r3, [r3]
 80064ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80064d0:	69fb      	ldr	r3, [r7, #28]
 80064d2:	f023 0301 	bic.w	r3, r3, #1
 80064d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	3314      	adds	r3, #20
 80064de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80064e0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80064e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80064e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064e8:	e841 2300 	strex	r3, r2, [r1]
 80064ec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80064ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d1e5      	bne.n	80064c0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d119      	bne.n	8006530 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	330c      	adds	r3, #12
 8006502:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	e853 3f00 	ldrex	r3, [r3]
 800650a:	60bb      	str	r3, [r7, #8]
   return(result);
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	f023 0310 	bic.w	r3, r3, #16
 8006512:	647b      	str	r3, [r7, #68]	; 0x44
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	330c      	adds	r3, #12
 800651a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800651c:	61ba      	str	r2, [r7, #24]
 800651e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006520:	6979      	ldr	r1, [r7, #20]
 8006522:	69ba      	ldr	r2, [r7, #24]
 8006524:	e841 2300 	strex	r3, r2, [r1]
 8006528:	613b      	str	r3, [r7, #16]
   return(result);
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1e5      	bne.n	80064fc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2220      	movs	r2, #32
 8006534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800653e:	bf00      	nop
 8006540:	3754      	adds	r7, #84	; 0x54
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr

0800654a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800654a:	b580      	push	{r7, lr}
 800654c:	b084      	sub	sp, #16
 800654e:	af00      	add	r7, sp, #0
 8006550:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006556:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2200      	movs	r2, #0
 800655c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2200      	movs	r2, #0
 8006562:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006564:	68f8      	ldr	r0, [r7, #12]
 8006566:	f7ff fd0d 	bl	8005f84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800656a:	bf00      	nop
 800656c:	3710      	adds	r7, #16
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}

08006572 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006572:	b480      	push	{r7}
 8006574:	b085      	sub	sp, #20
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006580:	b2db      	uxtb	r3, r3
 8006582:	2b21      	cmp	r3, #33	; 0x21
 8006584:	d13e      	bne.n	8006604 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	689b      	ldr	r3, [r3, #8]
 800658a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800658e:	d114      	bne.n	80065ba <UART_Transmit_IT+0x48>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	691b      	ldr	r3, [r3, #16]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d110      	bne.n	80065ba <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6a1b      	ldr	r3, [r3, #32]
 800659c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	881b      	ldrh	r3, [r3, #0]
 80065a2:	461a      	mov	r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065ac:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a1b      	ldr	r3, [r3, #32]
 80065b2:	1c9a      	adds	r2, r3, #2
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	621a      	str	r2, [r3, #32]
 80065b8:	e008      	b.n	80065cc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6a1b      	ldr	r3, [r3, #32]
 80065be:	1c59      	adds	r1, r3, #1
 80065c0:	687a      	ldr	r2, [r7, #4]
 80065c2:	6211      	str	r1, [r2, #32]
 80065c4:	781a      	ldrb	r2, [r3, #0]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	3b01      	subs	r3, #1
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	687a      	ldr	r2, [r7, #4]
 80065d8:	4619      	mov	r1, r3
 80065da:	84d1      	strh	r1, [r2, #38]	; 0x26
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d10f      	bne.n	8006600 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68da      	ldr	r2, [r3, #12]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065ee:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	68da      	ldr	r2, [r3, #12]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80065fe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006600:	2300      	movs	r3, #0
 8006602:	e000      	b.n	8006606 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006604:	2302      	movs	r3, #2
  }
}
 8006606:	4618      	mov	r0, r3
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr

08006612 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006612:	b580      	push	{r7, lr}
 8006614:	b082      	sub	sp, #8
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	68da      	ldr	r2, [r3, #12]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006628:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2220      	movs	r2, #32
 800662e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f7ff fc92 	bl	8005f5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006638:	2300      	movs	r3, #0
}
 800663a:	4618      	mov	r0, r3
 800663c:	3708      	adds	r7, #8
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}

08006642 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006642:	b580      	push	{r7, lr}
 8006644:	b08c      	sub	sp, #48	; 0x30
 8006646:	af00      	add	r7, sp, #0
 8006648:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006650:	b2db      	uxtb	r3, r3
 8006652:	2b22      	cmp	r3, #34	; 0x22
 8006654:	f040 80ab 	bne.w	80067ae <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006660:	d117      	bne.n	8006692 <UART_Receive_IT+0x50>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	691b      	ldr	r3, [r3, #16]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d113      	bne.n	8006692 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800666a:	2300      	movs	r3, #0
 800666c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006672:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	b29b      	uxth	r3, r3
 800667c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006680:	b29a      	uxth	r2, r3
 8006682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006684:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800668a:	1c9a      	adds	r2, r3, #2
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	629a      	str	r2, [r3, #40]	; 0x28
 8006690:	e026      	b.n	80066e0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006696:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006698:	2300      	movs	r3, #0
 800669a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066a4:	d007      	beq.n	80066b6 <UART_Receive_IT+0x74>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	689b      	ldr	r3, [r3, #8]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d10a      	bne.n	80066c4 <UART_Receive_IT+0x82>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	691b      	ldr	r3, [r3, #16]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d106      	bne.n	80066c4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	b2da      	uxtb	r2, r3
 80066be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066c0:	701a      	strb	r2, [r3, #0]
 80066c2:	e008      	b.n	80066d6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80066d0:	b2da      	uxtb	r2, r3
 80066d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066d4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066da:	1c5a      	adds	r2, r3, #1
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	3b01      	subs	r3, #1
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	4619      	mov	r1, r3
 80066ee:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d15a      	bne.n	80067aa <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	68da      	ldr	r2, [r3, #12]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f022 0220 	bic.w	r2, r2, #32
 8006702:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	68da      	ldr	r2, [r3, #12]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006712:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	695a      	ldr	r2, [r3, #20]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f022 0201 	bic.w	r2, r2, #1
 8006722:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2220      	movs	r2, #32
 8006728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006730:	2b01      	cmp	r3, #1
 8006732:	d135      	bne.n	80067a0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	330c      	adds	r3, #12
 8006740:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	e853 3f00 	ldrex	r3, [r3]
 8006748:	613b      	str	r3, [r7, #16]
   return(result);
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	f023 0310 	bic.w	r3, r3, #16
 8006750:	627b      	str	r3, [r7, #36]	; 0x24
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	330c      	adds	r3, #12
 8006758:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800675a:	623a      	str	r2, [r7, #32]
 800675c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800675e:	69f9      	ldr	r1, [r7, #28]
 8006760:	6a3a      	ldr	r2, [r7, #32]
 8006762:	e841 2300 	strex	r3, r2, [r1]
 8006766:	61bb      	str	r3, [r7, #24]
   return(result);
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1e5      	bne.n	800673a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f003 0310 	and.w	r3, r3, #16
 8006778:	2b10      	cmp	r3, #16
 800677a:	d10a      	bne.n	8006792 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800677c:	2300      	movs	r3, #0
 800677e:	60fb      	str	r3, [r7, #12]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	60fb      	str	r3, [r7, #12]
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	685b      	ldr	r3, [r3, #4]
 800678e:	60fb      	str	r3, [r7, #12]
 8006790:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006796:	4619      	mov	r1, r3
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f7ff fbfd 	bl	8005f98 <HAL_UARTEx_RxEventCallback>
 800679e:	e002      	b.n	80067a6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f002 fd85 	bl	80092b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80067a6:	2300      	movs	r3, #0
 80067a8:	e002      	b.n	80067b0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80067aa:	2300      	movs	r3, #0
 80067ac:	e000      	b.n	80067b0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80067ae:	2302      	movs	r3, #2
  }
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3730      	adds	r7, #48	; 0x30
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80067bc:	b0c0      	sub	sp, #256	; 0x100
 80067be:	af00      	add	r7, sp, #0
 80067c0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80067d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067d4:	68d9      	ldr	r1, [r3, #12]
 80067d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	ea40 0301 	orr.w	r3, r0, r1
 80067e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80067e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067e6:	689a      	ldr	r2, [r3, #8]
 80067e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067ec:	691b      	ldr	r3, [r3, #16]
 80067ee:	431a      	orrs	r2, r3
 80067f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067f4:	695b      	ldr	r3, [r3, #20]
 80067f6:	431a      	orrs	r2, r3
 80067f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067fc:	69db      	ldr	r3, [r3, #28]
 80067fe:	4313      	orrs	r3, r2
 8006800:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006810:	f021 010c 	bic.w	r1, r1, #12
 8006814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800681e:	430b      	orrs	r3, r1
 8006820:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	695b      	ldr	r3, [r3, #20]
 800682a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800682e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006832:	6999      	ldr	r1, [r3, #24]
 8006834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006838:	681a      	ldr	r2, [r3, #0]
 800683a:	ea40 0301 	orr.w	r3, r0, r1
 800683e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006844:	681a      	ldr	r2, [r3, #0]
 8006846:	4b8f      	ldr	r3, [pc, #572]	; (8006a84 <UART_SetConfig+0x2cc>)
 8006848:	429a      	cmp	r2, r3
 800684a:	d005      	beq.n	8006858 <UART_SetConfig+0xa0>
 800684c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	4b8d      	ldr	r3, [pc, #564]	; (8006a88 <UART_SetConfig+0x2d0>)
 8006854:	429a      	cmp	r2, r3
 8006856:	d104      	bne.n	8006862 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006858:	f7fd f92a 	bl	8003ab0 <HAL_RCC_GetPCLK2Freq>
 800685c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006860:	e003      	b.n	800686a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006862:	f7fd f911 	bl	8003a88 <HAL_RCC_GetPCLK1Freq>
 8006866:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800686a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800686e:	69db      	ldr	r3, [r3, #28]
 8006870:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006874:	f040 810c 	bne.w	8006a90 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006878:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800687c:	2200      	movs	r2, #0
 800687e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006882:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006886:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800688a:	4622      	mov	r2, r4
 800688c:	462b      	mov	r3, r5
 800688e:	1891      	adds	r1, r2, r2
 8006890:	65b9      	str	r1, [r7, #88]	; 0x58
 8006892:	415b      	adcs	r3, r3
 8006894:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006896:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800689a:	4621      	mov	r1, r4
 800689c:	eb12 0801 	adds.w	r8, r2, r1
 80068a0:	4629      	mov	r1, r5
 80068a2:	eb43 0901 	adc.w	r9, r3, r1
 80068a6:	f04f 0200 	mov.w	r2, #0
 80068aa:	f04f 0300 	mov.w	r3, #0
 80068ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80068b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80068b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80068ba:	4690      	mov	r8, r2
 80068bc:	4699      	mov	r9, r3
 80068be:	4623      	mov	r3, r4
 80068c0:	eb18 0303 	adds.w	r3, r8, r3
 80068c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80068c8:	462b      	mov	r3, r5
 80068ca:	eb49 0303 	adc.w	r3, r9, r3
 80068ce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80068d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80068de:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80068e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80068e6:	460b      	mov	r3, r1
 80068e8:	18db      	adds	r3, r3, r3
 80068ea:	653b      	str	r3, [r7, #80]	; 0x50
 80068ec:	4613      	mov	r3, r2
 80068ee:	eb42 0303 	adc.w	r3, r2, r3
 80068f2:	657b      	str	r3, [r7, #84]	; 0x54
 80068f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80068f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80068fc:	f7fa f9c4 	bl	8000c88 <__aeabi_uldivmod>
 8006900:	4602      	mov	r2, r0
 8006902:	460b      	mov	r3, r1
 8006904:	4b61      	ldr	r3, [pc, #388]	; (8006a8c <UART_SetConfig+0x2d4>)
 8006906:	fba3 2302 	umull	r2, r3, r3, r2
 800690a:	095b      	lsrs	r3, r3, #5
 800690c:	011c      	lsls	r4, r3, #4
 800690e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006912:	2200      	movs	r2, #0
 8006914:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006918:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800691c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006920:	4642      	mov	r2, r8
 8006922:	464b      	mov	r3, r9
 8006924:	1891      	adds	r1, r2, r2
 8006926:	64b9      	str	r1, [r7, #72]	; 0x48
 8006928:	415b      	adcs	r3, r3
 800692a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800692c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006930:	4641      	mov	r1, r8
 8006932:	eb12 0a01 	adds.w	sl, r2, r1
 8006936:	4649      	mov	r1, r9
 8006938:	eb43 0b01 	adc.w	fp, r3, r1
 800693c:	f04f 0200 	mov.w	r2, #0
 8006940:	f04f 0300 	mov.w	r3, #0
 8006944:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006948:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800694c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006950:	4692      	mov	sl, r2
 8006952:	469b      	mov	fp, r3
 8006954:	4643      	mov	r3, r8
 8006956:	eb1a 0303 	adds.w	r3, sl, r3
 800695a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800695e:	464b      	mov	r3, r9
 8006960:	eb4b 0303 	adc.w	r3, fp, r3
 8006964:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006968:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800696c:	685b      	ldr	r3, [r3, #4]
 800696e:	2200      	movs	r2, #0
 8006970:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006974:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006978:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800697c:	460b      	mov	r3, r1
 800697e:	18db      	adds	r3, r3, r3
 8006980:	643b      	str	r3, [r7, #64]	; 0x40
 8006982:	4613      	mov	r3, r2
 8006984:	eb42 0303 	adc.w	r3, r2, r3
 8006988:	647b      	str	r3, [r7, #68]	; 0x44
 800698a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800698e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006992:	f7fa f979 	bl	8000c88 <__aeabi_uldivmod>
 8006996:	4602      	mov	r2, r0
 8006998:	460b      	mov	r3, r1
 800699a:	4611      	mov	r1, r2
 800699c:	4b3b      	ldr	r3, [pc, #236]	; (8006a8c <UART_SetConfig+0x2d4>)
 800699e:	fba3 2301 	umull	r2, r3, r3, r1
 80069a2:	095b      	lsrs	r3, r3, #5
 80069a4:	2264      	movs	r2, #100	; 0x64
 80069a6:	fb02 f303 	mul.w	r3, r2, r3
 80069aa:	1acb      	subs	r3, r1, r3
 80069ac:	00db      	lsls	r3, r3, #3
 80069ae:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80069b2:	4b36      	ldr	r3, [pc, #216]	; (8006a8c <UART_SetConfig+0x2d4>)
 80069b4:	fba3 2302 	umull	r2, r3, r3, r2
 80069b8:	095b      	lsrs	r3, r3, #5
 80069ba:	005b      	lsls	r3, r3, #1
 80069bc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80069c0:	441c      	add	r4, r3
 80069c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80069c6:	2200      	movs	r2, #0
 80069c8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80069cc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80069d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80069d4:	4642      	mov	r2, r8
 80069d6:	464b      	mov	r3, r9
 80069d8:	1891      	adds	r1, r2, r2
 80069da:	63b9      	str	r1, [r7, #56]	; 0x38
 80069dc:	415b      	adcs	r3, r3
 80069de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80069e4:	4641      	mov	r1, r8
 80069e6:	1851      	adds	r1, r2, r1
 80069e8:	6339      	str	r1, [r7, #48]	; 0x30
 80069ea:	4649      	mov	r1, r9
 80069ec:	414b      	adcs	r3, r1
 80069ee:	637b      	str	r3, [r7, #52]	; 0x34
 80069f0:	f04f 0200 	mov.w	r2, #0
 80069f4:	f04f 0300 	mov.w	r3, #0
 80069f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80069fc:	4659      	mov	r1, fp
 80069fe:	00cb      	lsls	r3, r1, #3
 8006a00:	4651      	mov	r1, sl
 8006a02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a06:	4651      	mov	r1, sl
 8006a08:	00ca      	lsls	r2, r1, #3
 8006a0a:	4610      	mov	r0, r2
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	4603      	mov	r3, r0
 8006a10:	4642      	mov	r2, r8
 8006a12:	189b      	adds	r3, r3, r2
 8006a14:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006a18:	464b      	mov	r3, r9
 8006a1a:	460a      	mov	r2, r1
 8006a1c:	eb42 0303 	adc.w	r3, r2, r3
 8006a20:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006a30:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006a34:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006a38:	460b      	mov	r3, r1
 8006a3a:	18db      	adds	r3, r3, r3
 8006a3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a3e:	4613      	mov	r3, r2
 8006a40:	eb42 0303 	adc.w	r3, r2, r3
 8006a44:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a46:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006a4a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006a4e:	f7fa f91b 	bl	8000c88 <__aeabi_uldivmod>
 8006a52:	4602      	mov	r2, r0
 8006a54:	460b      	mov	r3, r1
 8006a56:	4b0d      	ldr	r3, [pc, #52]	; (8006a8c <UART_SetConfig+0x2d4>)
 8006a58:	fba3 1302 	umull	r1, r3, r3, r2
 8006a5c:	095b      	lsrs	r3, r3, #5
 8006a5e:	2164      	movs	r1, #100	; 0x64
 8006a60:	fb01 f303 	mul.w	r3, r1, r3
 8006a64:	1ad3      	subs	r3, r2, r3
 8006a66:	00db      	lsls	r3, r3, #3
 8006a68:	3332      	adds	r3, #50	; 0x32
 8006a6a:	4a08      	ldr	r2, [pc, #32]	; (8006a8c <UART_SetConfig+0x2d4>)
 8006a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8006a70:	095b      	lsrs	r3, r3, #5
 8006a72:	f003 0207 	and.w	r2, r3, #7
 8006a76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4422      	add	r2, r4
 8006a7e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006a80:	e106      	b.n	8006c90 <UART_SetConfig+0x4d8>
 8006a82:	bf00      	nop
 8006a84:	40011000 	.word	0x40011000
 8006a88:	40011400 	.word	0x40011400
 8006a8c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a94:	2200      	movs	r2, #0
 8006a96:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006a9a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006a9e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006aa2:	4642      	mov	r2, r8
 8006aa4:	464b      	mov	r3, r9
 8006aa6:	1891      	adds	r1, r2, r2
 8006aa8:	6239      	str	r1, [r7, #32]
 8006aaa:	415b      	adcs	r3, r3
 8006aac:	627b      	str	r3, [r7, #36]	; 0x24
 8006aae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ab2:	4641      	mov	r1, r8
 8006ab4:	1854      	adds	r4, r2, r1
 8006ab6:	4649      	mov	r1, r9
 8006ab8:	eb43 0501 	adc.w	r5, r3, r1
 8006abc:	f04f 0200 	mov.w	r2, #0
 8006ac0:	f04f 0300 	mov.w	r3, #0
 8006ac4:	00eb      	lsls	r3, r5, #3
 8006ac6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006aca:	00e2      	lsls	r2, r4, #3
 8006acc:	4614      	mov	r4, r2
 8006ace:	461d      	mov	r5, r3
 8006ad0:	4643      	mov	r3, r8
 8006ad2:	18e3      	adds	r3, r4, r3
 8006ad4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006ad8:	464b      	mov	r3, r9
 8006ada:	eb45 0303 	adc.w	r3, r5, r3
 8006ade:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	2200      	movs	r2, #0
 8006aea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006aee:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006af2:	f04f 0200 	mov.w	r2, #0
 8006af6:	f04f 0300 	mov.w	r3, #0
 8006afa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006afe:	4629      	mov	r1, r5
 8006b00:	008b      	lsls	r3, r1, #2
 8006b02:	4621      	mov	r1, r4
 8006b04:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b08:	4621      	mov	r1, r4
 8006b0a:	008a      	lsls	r2, r1, #2
 8006b0c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006b10:	f7fa f8ba 	bl	8000c88 <__aeabi_uldivmod>
 8006b14:	4602      	mov	r2, r0
 8006b16:	460b      	mov	r3, r1
 8006b18:	4b60      	ldr	r3, [pc, #384]	; (8006c9c <UART_SetConfig+0x4e4>)
 8006b1a:	fba3 2302 	umull	r2, r3, r3, r2
 8006b1e:	095b      	lsrs	r3, r3, #5
 8006b20:	011c      	lsls	r4, r3, #4
 8006b22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b26:	2200      	movs	r2, #0
 8006b28:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006b2c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006b30:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006b34:	4642      	mov	r2, r8
 8006b36:	464b      	mov	r3, r9
 8006b38:	1891      	adds	r1, r2, r2
 8006b3a:	61b9      	str	r1, [r7, #24]
 8006b3c:	415b      	adcs	r3, r3
 8006b3e:	61fb      	str	r3, [r7, #28]
 8006b40:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006b44:	4641      	mov	r1, r8
 8006b46:	1851      	adds	r1, r2, r1
 8006b48:	6139      	str	r1, [r7, #16]
 8006b4a:	4649      	mov	r1, r9
 8006b4c:	414b      	adcs	r3, r1
 8006b4e:	617b      	str	r3, [r7, #20]
 8006b50:	f04f 0200 	mov.w	r2, #0
 8006b54:	f04f 0300 	mov.w	r3, #0
 8006b58:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b5c:	4659      	mov	r1, fp
 8006b5e:	00cb      	lsls	r3, r1, #3
 8006b60:	4651      	mov	r1, sl
 8006b62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b66:	4651      	mov	r1, sl
 8006b68:	00ca      	lsls	r2, r1, #3
 8006b6a:	4610      	mov	r0, r2
 8006b6c:	4619      	mov	r1, r3
 8006b6e:	4603      	mov	r3, r0
 8006b70:	4642      	mov	r2, r8
 8006b72:	189b      	adds	r3, r3, r2
 8006b74:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006b78:	464b      	mov	r3, r9
 8006b7a:	460a      	mov	r2, r1
 8006b7c:	eb42 0303 	adc.w	r3, r2, r3
 8006b80:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	67bb      	str	r3, [r7, #120]	; 0x78
 8006b8e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006b90:	f04f 0200 	mov.w	r2, #0
 8006b94:	f04f 0300 	mov.w	r3, #0
 8006b98:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006b9c:	4649      	mov	r1, r9
 8006b9e:	008b      	lsls	r3, r1, #2
 8006ba0:	4641      	mov	r1, r8
 8006ba2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ba6:	4641      	mov	r1, r8
 8006ba8:	008a      	lsls	r2, r1, #2
 8006baa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006bae:	f7fa f86b 	bl	8000c88 <__aeabi_uldivmod>
 8006bb2:	4602      	mov	r2, r0
 8006bb4:	460b      	mov	r3, r1
 8006bb6:	4611      	mov	r1, r2
 8006bb8:	4b38      	ldr	r3, [pc, #224]	; (8006c9c <UART_SetConfig+0x4e4>)
 8006bba:	fba3 2301 	umull	r2, r3, r3, r1
 8006bbe:	095b      	lsrs	r3, r3, #5
 8006bc0:	2264      	movs	r2, #100	; 0x64
 8006bc2:	fb02 f303 	mul.w	r3, r2, r3
 8006bc6:	1acb      	subs	r3, r1, r3
 8006bc8:	011b      	lsls	r3, r3, #4
 8006bca:	3332      	adds	r3, #50	; 0x32
 8006bcc:	4a33      	ldr	r2, [pc, #204]	; (8006c9c <UART_SetConfig+0x4e4>)
 8006bce:	fba2 2303 	umull	r2, r3, r2, r3
 8006bd2:	095b      	lsrs	r3, r3, #5
 8006bd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006bd8:	441c      	add	r4, r3
 8006bda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bde:	2200      	movs	r2, #0
 8006be0:	673b      	str	r3, [r7, #112]	; 0x70
 8006be2:	677a      	str	r2, [r7, #116]	; 0x74
 8006be4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006be8:	4642      	mov	r2, r8
 8006bea:	464b      	mov	r3, r9
 8006bec:	1891      	adds	r1, r2, r2
 8006bee:	60b9      	str	r1, [r7, #8]
 8006bf0:	415b      	adcs	r3, r3
 8006bf2:	60fb      	str	r3, [r7, #12]
 8006bf4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006bf8:	4641      	mov	r1, r8
 8006bfa:	1851      	adds	r1, r2, r1
 8006bfc:	6039      	str	r1, [r7, #0]
 8006bfe:	4649      	mov	r1, r9
 8006c00:	414b      	adcs	r3, r1
 8006c02:	607b      	str	r3, [r7, #4]
 8006c04:	f04f 0200 	mov.w	r2, #0
 8006c08:	f04f 0300 	mov.w	r3, #0
 8006c0c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006c10:	4659      	mov	r1, fp
 8006c12:	00cb      	lsls	r3, r1, #3
 8006c14:	4651      	mov	r1, sl
 8006c16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c1a:	4651      	mov	r1, sl
 8006c1c:	00ca      	lsls	r2, r1, #3
 8006c1e:	4610      	mov	r0, r2
 8006c20:	4619      	mov	r1, r3
 8006c22:	4603      	mov	r3, r0
 8006c24:	4642      	mov	r2, r8
 8006c26:	189b      	adds	r3, r3, r2
 8006c28:	66bb      	str	r3, [r7, #104]	; 0x68
 8006c2a:	464b      	mov	r3, r9
 8006c2c:	460a      	mov	r2, r1
 8006c2e:	eb42 0303 	adc.w	r3, r2, r3
 8006c32:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	663b      	str	r3, [r7, #96]	; 0x60
 8006c3e:	667a      	str	r2, [r7, #100]	; 0x64
 8006c40:	f04f 0200 	mov.w	r2, #0
 8006c44:	f04f 0300 	mov.w	r3, #0
 8006c48:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006c4c:	4649      	mov	r1, r9
 8006c4e:	008b      	lsls	r3, r1, #2
 8006c50:	4641      	mov	r1, r8
 8006c52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c56:	4641      	mov	r1, r8
 8006c58:	008a      	lsls	r2, r1, #2
 8006c5a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006c5e:	f7fa f813 	bl	8000c88 <__aeabi_uldivmod>
 8006c62:	4602      	mov	r2, r0
 8006c64:	460b      	mov	r3, r1
 8006c66:	4b0d      	ldr	r3, [pc, #52]	; (8006c9c <UART_SetConfig+0x4e4>)
 8006c68:	fba3 1302 	umull	r1, r3, r3, r2
 8006c6c:	095b      	lsrs	r3, r3, #5
 8006c6e:	2164      	movs	r1, #100	; 0x64
 8006c70:	fb01 f303 	mul.w	r3, r1, r3
 8006c74:	1ad3      	subs	r3, r2, r3
 8006c76:	011b      	lsls	r3, r3, #4
 8006c78:	3332      	adds	r3, #50	; 0x32
 8006c7a:	4a08      	ldr	r2, [pc, #32]	; (8006c9c <UART_SetConfig+0x4e4>)
 8006c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c80:	095b      	lsrs	r3, r3, #5
 8006c82:	f003 020f 	and.w	r2, r3, #15
 8006c86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4422      	add	r2, r4
 8006c8e:	609a      	str	r2, [r3, #8]
}
 8006c90:	bf00      	nop
 8006c92:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006c96:	46bd      	mov	sp, r7
 8006c98:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c9c:	51eb851f 	.word	0x51eb851f

08006ca0 <avoidance_initialize>:
AvoidanceState avoidanceState;
Bezier* avoidanceCurve;
float backtrackingAim;
float avoidanceSpeedFactor;

void avoidance_initialize() {
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	af00      	add	r7, sp, #0
	avoidanceState = PATH_CLEAR;
 8006ca4:	4b08      	ldr	r3, [pc, #32]	; (8006cc8 <avoidance_initialize+0x28>)
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	701a      	strb	r2, [r3, #0]
	avoidanceCurve = bezier_newEmpty();
 8006caa:	f000 f921 	bl	8006ef0 <bezier_newEmpty>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	4a06      	ldr	r2, [pc, #24]	; (8006ccc <avoidance_initialize+0x2c>)
 8006cb2:	6013      	str	r3, [r2, #0]
	backtrackingAim = 0;
 8006cb4:	4b06      	ldr	r3, [pc, #24]	; (8006cd0 <avoidance_initialize+0x30>)
 8006cb6:	f04f 0200 	mov.w	r2, #0
 8006cba:	601a      	str	r2, [r3, #0]
	avoidanceSpeedFactor = 1;
 8006cbc:	4b05      	ldr	r3, [pc, #20]	; (8006cd4 <avoidance_initialize+0x34>)
 8006cbe:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8006cc2:	601a      	str	r2, [r3, #0]
}
 8006cc4:	bf00      	nop
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	20000648 	.word	0x20000648
 8006ccc:	2000064c 	.word	0x2000064c
 8006cd0:	20000650 	.word	0x20000650
 8006cd4:	20000654 	.word	0x20000654

08006cd8 <avoidance_update>:


void avoidance_update(float t, Direction dir) {
 8006cd8:	b5b0      	push	{r4, r5, r7, lr}
 8006cda:	b084      	sub	sp, #16
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	ed87 0a01 	vstr	s0, [r7, #4]
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	70fb      	strb	r3, [r7, #3]
	int distance = lidar_getDistance(dir);
 8006ce6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006cea:	4618      	mov	r0, r3
 8006cec:	f001 f828 	bl	8007d40 <lidar_getDistance>
 8006cf0:	60f8      	str	r0, [r7, #12]
	if(distance == 0)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d102      	bne.n	8006cfe <avoidance_update+0x26>
		distance = 1000;
 8006cf8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006cfc:	60fb      	str	r3, [r7, #12]

	if ((avoidanceState == PATH_CLEAR || avoidanceState == PATH_CROWDED) && distance < LIDAR_THRESHOLD) {
 8006cfe:	4b5a      	ldr	r3, [pc, #360]	; (8006e68 <avoidance_update+0x190>)
 8006d00:	781b      	ldrb	r3, [r3, #0]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d003      	beq.n	8006d0e <avoidance_update+0x36>
 8006d06:	4b58      	ldr	r3, [pc, #352]	; (8006e68 <avoidance_update+0x190>)
 8006d08:	781b      	ldrb	r3, [r3, #0]
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d115      	bne.n	8006d3a <avoidance_update+0x62>
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006d14:	da11      	bge.n	8006d3a <avoidance_update+0x62>
		avoidanceState = PATH_OBSTRUCTED;
 8006d16:	4b54      	ldr	r3, [pc, #336]	; (8006e68 <avoidance_update+0x190>)
 8006d18:	2202      	movs	r2, #2
 8006d1a:	701a      	strb	r2, [r3, #0]
		printf("Obstacle detected. Waiting 2s...\r\n");
 8006d1c:	4853      	ldr	r0, [pc, #332]	; (8006e6c <avoidance_update+0x194>)
 8006d1e:	f003 fe85 	bl	800aa2c <puts>
		propulsion_setSpeeds(0, 0, 0);
 8006d22:	ed9f 1a53 	vldr	s2, [pc, #332]	; 8006e70 <avoidance_update+0x198>
 8006d26:	eddf 0a52 	vldr	s1, [pc, #328]	; 8006e70 <avoidance_update+0x198>
 8006d2a:	ed9f 0a51 	vldr	s0, [pc, #324]	; 8006e70 <avoidance_update+0x198>
 8006d2e:	f001 fbdb 	bl	80084e8 <propulsion_setSpeeds>
		HAL_Delay(2000);
 8006d32:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006d36:	f7fb fe67 	bl	8002a08 <HAL_Delay>
	}

	if ((avoidanceState == PATH_CLEAR || avoidanceState == PATH_OBSTRUCTED) && distance > LIDAR_THRESHOLD && distance < LIDAR_MAX_DISTANCE) {
 8006d3a:	4b4b      	ldr	r3, [pc, #300]	; (8006e68 <avoidance_update+0x190>)
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d003      	beq.n	8006d4a <avoidance_update+0x72>
 8006d42:	4b49      	ldr	r3, [pc, #292]	; (8006e68 <avoidance_update+0x190>)
 8006d44:	781b      	ldrb	r3, [r3, #0]
 8006d46:	2b02      	cmp	r3, #2
 8006d48:	d11a      	bne.n	8006d80 <avoidance_update+0xa8>
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006d50:	dd16      	ble.n	8006d80 <avoidance_update+0xa8>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8006d58:	da12      	bge.n	8006d80 <avoidance_update+0xa8>
		avoidanceSpeedFactor = (distance - LIDAR_THRESHOLD) / (LIDAR_MAX_DISTANCE - LIDAR_THRESHOLD);
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8006d60:	4a44      	ldr	r2, [pc, #272]	; (8006e74 <avoidance_update+0x19c>)
 8006d62:	fb82 1203 	smull	r1, r2, r2, r3
 8006d66:	1192      	asrs	r2, r2, #6
 8006d68:	17db      	asrs	r3, r3, #31
 8006d6a:	1ad3      	subs	r3, r2, r3
 8006d6c:	ee07 3a90 	vmov	s15, r3
 8006d70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006d74:	4b40      	ldr	r3, [pc, #256]	; (8006e78 <avoidance_update+0x1a0>)
 8006d76:	edc3 7a00 	vstr	s15, [r3]
		avoidanceState = PATH_CROWDED;
 8006d7a:	4b3b      	ldr	r3, [pc, #236]	; (8006e68 <avoidance_update+0x190>)
 8006d7c:	2201      	movs	r2, #1
 8006d7e:	701a      	strb	r2, [r3, #0]
	}

	if (avoidanceState == PATH_CROWDED && distance > LIDAR_MAX_DISTANCE) {
 8006d80:	4b39      	ldr	r3, [pc, #228]	; (8006e68 <avoidance_update+0x190>)
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d106      	bne.n	8006d96 <avoidance_update+0xbe>
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8006d8e:	dd02      	ble.n	8006d96 <avoidance_update+0xbe>
		avoidanceState = PATH_CLEAR;
 8006d90:	4b35      	ldr	r3, [pc, #212]	; (8006e68 <avoidance_update+0x190>)
 8006d92:	2200      	movs	r2, #0
 8006d94:	701a      	strb	r2, [r3, #0]
	}

	if (avoidanceState == PATH_OBSTRUCTED && distance >= LIDAR_THRESHOLD) {
 8006d96:	4b34      	ldr	r3, [pc, #208]	; (8006e68 <avoidance_update+0x190>)
 8006d98:	781b      	ldrb	r3, [r3, #0]
 8006d9a:	2b02      	cmp	r3, #2
 8006d9c:	d109      	bne.n	8006db2 <avoidance_update+0xda>
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006da4:	db05      	blt.n	8006db2 <avoidance_update+0xda>
		avoidanceState = PATH_CLEAR;
 8006da6:	4b30      	ldr	r3, [pc, #192]	; (8006e68 <avoidance_update+0x190>)
 8006da8:	2200      	movs	r2, #0
 8006daa:	701a      	strb	r2, [r3, #0]
		printf("Path cleared.\r\n");
 8006dac:	4833      	ldr	r0, [pc, #204]	; (8006e7c <avoidance_update+0x1a4>)
 8006dae:	f003 fe3d 	bl	800aa2c <puts>
	}

	if (avoidanceState == PATH_OBSTRUCTED && distance < LIDAR_THRESHOLD) {
 8006db2:	4b2d      	ldr	r3, [pc, #180]	; (8006e68 <avoidance_update+0x190>)
 8006db4:	781b      	ldrb	r3, [r3, #0]
 8006db6:	2b02      	cmp	r3, #2
 8006db8:	d126      	bne.n	8006e08 <avoidance_update+0x130>
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006dc0:	da22      	bge.n	8006e08 <avoidance_update+0x130>
		avoidanceState = BACKTRACKING;
 8006dc2:	4b29      	ldr	r3, [pc, #164]	; (8006e68 <avoidance_update+0x190>)
 8006dc4:	2203      	movs	r2, #3
 8006dc6:	701a      	strb	r2, [r3, #0]
		printf("Backtracking...\r\n");
 8006dc8:	482d      	ldr	r0, [pc, #180]	; (8006e80 <avoidance_update+0x1a8>)
 8006dca:	f003 fe2f 	bl	800aa2c <puts>
		backtrackingAim = t - 0.2;
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f7f9 fbda 	bl	8000588 <__aeabi_f2d>
 8006dd4:	a320      	add	r3, pc, #128	; (adr r3, 8006e58 <avoidance_update+0x180>)
 8006dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dda:	f7f9 fa75 	bl	80002c8 <__aeabi_dsub>
 8006dde:	4602      	mov	r2, r0
 8006de0:	460b      	mov	r3, r1
 8006de2:	4610      	mov	r0, r2
 8006de4:	4619      	mov	r1, r3
 8006de6:	f7f9 feff 	bl	8000be8 <__aeabi_d2f>
 8006dea:	4603      	mov	r3, r0
 8006dec:	4a25      	ldr	r2, [pc, #148]	; (8006e84 <avoidance_update+0x1ac>)
 8006dee:	6013      	str	r3, [r2, #0]
		if (backtrackingAim < 0) {
 8006df0:	4b24      	ldr	r3, [pc, #144]	; (8006e84 <avoidance_update+0x1ac>)
 8006df2:	edd3 7a00 	vldr	s15, [r3]
 8006df6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dfe:	d503      	bpl.n	8006e08 <avoidance_update+0x130>
			backtrackingAim = 0;
 8006e00:	4b20      	ldr	r3, [pc, #128]	; (8006e84 <avoidance_update+0x1ac>)
 8006e02:	f04f 0200 	mov.w	r2, #0
 8006e06:	601a      	str	r2, [r3, #0]
		}
	}

	if (avoidanceState == BACKTRACKING && t <= backtrackingAim + 0.01) {
 8006e08:	4b17      	ldr	r3, [pc, #92]	; (8006e68 <avoidance_update+0x190>)
 8006e0a:	781b      	ldrb	r3, [r3, #0]
 8006e0c:	2b03      	cmp	r3, #3
 8006e0e:	d11e      	bne.n	8006e4e <avoidance_update+0x176>
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f7f9 fbb9 	bl	8000588 <__aeabi_f2d>
 8006e16:	4604      	mov	r4, r0
 8006e18:	460d      	mov	r5, r1
 8006e1a:	4b1a      	ldr	r3, [pc, #104]	; (8006e84 <avoidance_update+0x1ac>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f7f9 fbb2 	bl	8000588 <__aeabi_f2d>
 8006e24:	a30e      	add	r3, pc, #56	; (adr r3, 8006e60 <avoidance_update+0x188>)
 8006e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e2a:	f7f9 fa4f 	bl	80002cc <__adddf3>
 8006e2e:	4602      	mov	r2, r0
 8006e30:	460b      	mov	r3, r1
 8006e32:	4620      	mov	r0, r4
 8006e34:	4629      	mov	r1, r5
 8006e36:	f7f9 fe7b 	bl	8000b30 <__aeabi_dcmple>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d100      	bne.n	8006e42 <avoidance_update+0x16a>
		avoidanceState = PATH_CLEAR;
		printf("Trying again...\r\n");
	}
}
 8006e40:	e005      	b.n	8006e4e <avoidance_update+0x176>
		avoidanceState = PATH_CLEAR;
 8006e42:	4b09      	ldr	r3, [pc, #36]	; (8006e68 <avoidance_update+0x190>)
 8006e44:	2200      	movs	r2, #0
 8006e46:	701a      	strb	r2, [r3, #0]
		printf("Trying again...\r\n");
 8006e48:	480f      	ldr	r0, [pc, #60]	; (8006e88 <avoidance_update+0x1b0>)
 8006e4a:	f003 fdef 	bl	800aa2c <puts>
}
 8006e4e:	bf00      	nop
 8006e50:	3710      	adds	r7, #16
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bdb0      	pop	{r4, r5, r7, pc}
 8006e56:	bf00      	nop
 8006e58:	9999999a 	.word	0x9999999a
 8006e5c:	3fc99999 	.word	0x3fc99999
 8006e60:	47ae147b 	.word	0x47ae147b
 8006e64:	3f847ae1 	.word	0x3f847ae1
 8006e68:	20000648 	.word	0x20000648
 8006e6c:	0800f000 	.word	0x0800f000
 8006e70:	00000000 	.word	0x00000000
 8006e74:	51eb851f 	.word	0x51eb851f
 8006e78:	20000654 	.word	0x20000654
 8006e7c:	0800f024 	.word	0x0800f024
 8006e80:	0800f034 	.word	0x0800f034
 8006e84:	20000650 	.word	0x20000650
 8006e88:	0800f048 	.word	0x0800f048

08006e8c <bezier_new>:
#include "bezier.h"


Bezier* bezier_new(float x1, float y1, float x2, float y2, float x3, float y3, float x4, float y4, int lutLength) {
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b08c      	sub	sp, #48	; 0x30
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8006e96:	edc7 0a08 	vstr	s1, [r7, #32]
 8006e9a:	ed87 1a07 	vstr	s2, [r7, #28]
 8006e9e:	edc7 1a06 	vstr	s3, [r7, #24]
 8006ea2:	ed87 2a05 	vstr	s4, [r7, #20]
 8006ea6:	edc7 2a04 	vstr	s5, [r7, #16]
 8006eaa:	ed87 3a03 	vstr	s6, [r7, #12]
 8006eae:	edc7 3a02 	vstr	s7, [r7, #8]
 8006eb2:	6078      	str	r0, [r7, #4]
    Bezier* b = (Bezier*) malloc(sizeof(Bezier));
 8006eb4:	2028      	movs	r0, #40	; 0x28
 8006eb6:	f002 ff89 	bl	8009dcc <malloc>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
    bezier_set(b, x1, y1, x2, y2, x3, y3, x4, y4, lutLength);
 8006ebe:	6879      	ldr	r1, [r7, #4]
 8006ec0:	edd7 3a02 	vldr	s7, [r7, #8]
 8006ec4:	ed97 3a03 	vldr	s6, [r7, #12]
 8006ec8:	edd7 2a04 	vldr	s5, [r7, #16]
 8006ecc:	ed97 2a05 	vldr	s4, [r7, #20]
 8006ed0:	edd7 1a06 	vldr	s3, [r7, #24]
 8006ed4:	ed97 1a07 	vldr	s2, [r7, #28]
 8006ed8:	edd7 0a08 	vldr	s1, [r7, #32]
 8006edc:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8006ee0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006ee2:	f000 f812 	bl	8006f0a <bezier_set>
    return b;
 8006ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3730      	adds	r7, #48	; 0x30
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <bezier_newEmpty>:


Bezier* bezier_newEmpty() {
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b082      	sub	sp, #8
 8006ef4:	af00      	add	r7, sp, #0
    Bezier* b = (Bezier*) malloc(sizeof(Bezier));
 8006ef6:	2028      	movs	r0, #40	; 0x28
 8006ef8:	f002 ff68 	bl	8009dcc <malloc>
 8006efc:	4603      	mov	r3, r0
 8006efe:	607b      	str	r3, [r7, #4]
    return b;
 8006f00:	687b      	ldr	r3, [r7, #4]
}
 8006f02:	4618      	mov	r0, r3
 8006f04:	3708      	adds	r7, #8
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}

08006f0a <bezier_set>:


void bezier_set(Bezier* b, float x1, float y1, float x2, float y2, float x3, float y3, float x4, float y4, int lutLength) {
 8006f0a:	b590      	push	{r4, r7, lr}
 8006f0c:	b08f      	sub	sp, #60	; 0x3c
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6278      	str	r0, [r7, #36]	; 0x24
 8006f12:	ed87 0a08 	vstr	s0, [r7, #32]
 8006f16:	edc7 0a07 	vstr	s1, [r7, #28]
 8006f1a:	ed87 1a06 	vstr	s2, [r7, #24]
 8006f1e:	edc7 1a05 	vstr	s3, [r7, #20]
 8006f22:	ed87 2a04 	vstr	s4, [r7, #16]
 8006f26:	edc7 2a03 	vstr	s5, [r7, #12]
 8006f2a:	ed87 3a02 	vstr	s6, [r7, #8]
 8006f2e:	edc7 3a01 	vstr	s7, [r7, #4]
 8006f32:	6039      	str	r1, [r7, #0]
    b->p1 = vector2_new(x1, y1);
 8006f34:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8006f36:	edd7 0a07 	vldr	s1, [r7, #28]
 8006f3a:	ed97 0a08 	vldr	s0, [r7, #32]
 8006f3e:	f002 fe0f 	bl	8009b60 <vector2_new>
 8006f42:	eeb0 7a40 	vmov.f32	s14, s0
 8006f46:	eef0 7a60 	vmov.f32	s15, s1
 8006f4a:	ed84 7a00 	vstr	s14, [r4]
 8006f4e:	edc4 7a01 	vstr	s15, [r4, #4]
    b->p2 = vector2_new(x2, y2);
 8006f52:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8006f54:	edd7 0a05 	vldr	s1, [r7, #20]
 8006f58:	ed97 0a06 	vldr	s0, [r7, #24]
 8006f5c:	f002 fe00 	bl	8009b60 <vector2_new>
 8006f60:	eeb0 7a40 	vmov.f32	s14, s0
 8006f64:	eef0 7a60 	vmov.f32	s15, s1
 8006f68:	ed84 7a02 	vstr	s14, [r4, #8]
 8006f6c:	edc4 7a03 	vstr	s15, [r4, #12]
    b->p3 = vector2_new(x3, y3);
 8006f70:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8006f72:	edd7 0a03 	vldr	s1, [r7, #12]
 8006f76:	ed97 0a04 	vldr	s0, [r7, #16]
 8006f7a:	f002 fdf1 	bl	8009b60 <vector2_new>
 8006f7e:	eeb0 7a40 	vmov.f32	s14, s0
 8006f82:	eef0 7a60 	vmov.f32	s15, s1
 8006f86:	ed84 7a04 	vstr	s14, [r4, #16]
 8006f8a:	edc4 7a05 	vstr	s15, [r4, #20]
    b->p4 = vector2_new(x4, y4);
 8006f8e:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8006f90:	edd7 0a01 	vldr	s1, [r7, #4]
 8006f94:	ed97 0a02 	vldr	s0, [r7, #8]
 8006f98:	f002 fde2 	bl	8009b60 <vector2_new>
 8006f9c:	eeb0 7a40 	vmov.f32	s14, s0
 8006fa0:	eef0 7a60 	vmov.f32	s15, s1
 8006fa4:	ed84 7a06 	vstr	s14, [r4, #24]
 8006fa8:	edc4 7a07 	vstr	s15, [r4, #28]
    b->lutLength = lutLength;
 8006fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fae:	683a      	ldr	r2, [r7, #0]
 8006fb0:	625a      	str	r2, [r3, #36]	; 0x24
    b->lut = (Vector2*) malloc(sizeof(Vector2) * b->lutLength);
 8006fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fb6:	00db      	lsls	r3, r3, #3
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f002 ff07 	bl	8009dcc <malloc>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc4:	621a      	str	r2, [r3, #32]
    for (int i=0; i<b->lutLength; i++) {
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	637b      	str	r3, [r7, #52]	; 0x34
 8006fca:	e02b      	b.n	8007024 <bezier_set+0x11a>
        float t = (float) i/(b->lutLength-1);
 8006fcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fce:	ee07 3a90 	vmov	s15, r3
 8006fd2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fda:	3b01      	subs	r3, #1
 8006fdc:	ee07 3a90 	vmov	s15, r3
 8006fe0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006fe4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fe8:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
        Vector2 eval = bezier_eval(b, t);
 8006fec:	ed97 0a0c 	vldr	s0, [r7, #48]	; 0x30
 8006ff0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006ff2:	f000 f821 	bl	8007038 <bezier_eval>
 8006ff6:	eeb0 7a40 	vmov.f32	s14, s0
 8006ffa:	eef0 7a60 	vmov.f32	s15, s1
 8006ffe:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 8007002:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        b->lut[i] = eval;
 8007006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007008:	6a1a      	ldr	r2, [r3, #32]
 800700a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800700c:	00db      	lsls	r3, r3, #3
 800700e:	4413      	add	r3, r2
 8007010:	461a      	mov	r2, r3
 8007012:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8007016:	e893 0003 	ldmia.w	r3, {r0, r1}
 800701a:	e882 0003 	stmia.w	r2, {r0, r1}
    for (int i=0; i<b->lutLength; i++) {
 800701e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007020:	3301      	adds	r3, #1
 8007022:	637b      	str	r3, [r7, #52]	; 0x34
 8007024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007028:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800702a:	429a      	cmp	r2, r3
 800702c:	dbce      	blt.n	8006fcc <bezier_set+0xc2>
    }
}
 800702e:	bf00      	nop
 8007030:	bf00      	nop
 8007032:	373c      	adds	r7, #60	; 0x3c
 8007034:	46bd      	mov	sp, r7
 8007036:	bd90      	pop	{r4, r7, pc}

08007038 <bezier_eval>:
    vector2_display(b->p4);
    printf("}\r\n");
}


Vector2 bezier_eval(Bezier* b, float t) {
 8007038:	b480      	push	{r7}
 800703a:	b08d      	sub	sp, #52	; 0x34
 800703c:	af00      	add	r7, sp, #0
 800703e:	60f8      	str	r0, [r7, #12]
 8007040:	ed87 0a02 	vstr	s0, [r7, #8]
    float u = 1-t;
 8007044:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007048:	edd7 7a02 	vldr	s15, [r7, #8]
 800704c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007050:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    float x = b->p1.x * u*u*u + b->p2.x * 3*u*u*t + b->p3.x * 3*u*t*t + b->p4.x * t*t*t;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	ed93 7a00 	vldr	s14, [r3]
 800705a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800705e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007062:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8007066:	ee27 7a27 	vmul.f32	s14, s14, s15
 800706a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800706e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	edd3 7a02 	vldr	s15, [r3, #8]
 8007078:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800707c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8007080:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8007084:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8007088:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800708c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8007090:	edd7 7a02 	vldr	s15, [r7, #8]
 8007094:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007098:	ee37 7a27 	vadd.f32	s14, s14, s15
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	edd3 7a04 	vldr	s15, [r3, #16]
 80070a2:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80070a6:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80070aa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80070ae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80070b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80070b6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80070ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80070be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80070c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	edd3 6a06 	vldr	s13, [r3, #24]
 80070cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80070d0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80070d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80070d8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80070dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80070e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80070e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80070e8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    float y = b->p1.y * u*u*u + b->p2.y * 3*u*u*t + b->p3.y * 3*u*t*t + b->p4.y * t*t*t;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	ed93 7a01 	vldr	s14, [r3, #4]
 80070f2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80070f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80070fa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80070fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007102:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8007106:	ee27 7a27 	vmul.f32	s14, s14, s15
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	edd3 7a03 	vldr	s15, [r3, #12]
 8007110:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8007114:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8007118:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800711c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8007120:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8007124:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8007128:	edd7 7a02 	vldr	s15, [r7, #8]
 800712c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007130:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	edd3 7a05 	vldr	s15, [r3, #20]
 800713a:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800713e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8007142:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8007146:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800714a:	edd7 7a02 	vldr	s15, [r7, #8]
 800714e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8007152:	edd7 7a02 	vldr	s15, [r7, #8]
 8007156:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800715a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	edd3 6a07 	vldr	s13, [r3, #28]
 8007164:	edd7 7a02 	vldr	s15, [r7, #8]
 8007168:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800716c:	edd7 7a02 	vldr	s15, [r7, #8]
 8007170:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8007174:	edd7 7a02 	vldr	s15, [r7, #8]
 8007178:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800717c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007180:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    Vector2 eval = { x, y };
 8007184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007186:	617b      	str	r3, [r7, #20]
 8007188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800718a:	61bb      	str	r3, [r7, #24]
    return eval;
 800718c:	f107 031c 	add.w	r3, r7, #28
 8007190:	f107 0214 	add.w	r2, r7, #20
 8007194:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007198:	e883 0003 	stmia.w	r3, {r0, r1}
 800719c:	69fa      	ldr	r2, [r7, #28]
 800719e:	6a3b      	ldr	r3, [r7, #32]
 80071a0:	ee07 2a10 	vmov	s14, r2
 80071a4:	ee07 3a90 	vmov	s15, r3
}
 80071a8:	eeb0 0a47 	vmov.f32	s0, s14
 80071ac:	eef0 0a67 	vmov.f32	s1, s15
 80071b0:	3734      	adds	r7, #52	; 0x34
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr

080071ba <bezier_deriv1>:
    int i = round(t*(b->lutLength-1));
    return b->lut[i];
}


Vector2 bezier_deriv1(Bezier* b, float t) {
 80071ba:	b480      	push	{r7}
 80071bc:	b08d      	sub	sp, #52	; 0x34
 80071be:	af00      	add	r7, sp, #0
 80071c0:	60f8      	str	r0, [r7, #12]
 80071c2:	ed87 0a02 	vstr	s0, [r7, #8]
    float u = 1-t;
 80071c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80071ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80071ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80071d2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    float x = (b->p2.x - b->p1.x) * 3*u*u + (b->p3.x - b->p2.x) * 6*u*t + (b->p4.x - b->p3.x) * 3*t*t;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	ed93 7a02 	vldr	s14, [r3, #8]
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	edd3 7a00 	vldr	s15, [r3]
 80071e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80071e6:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80071ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80071ee:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80071f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80071f6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80071fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	edd3 6a04 	vldr	s13, [r3, #16]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	edd3 7a02 	vldr	s15, [r3, #8]
 800720a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800720e:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8007212:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8007216:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800721a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800721e:	edd7 7a02 	vldr	s15, [r7, #8]
 8007222:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007226:	ee37 7a27 	vadd.f32	s14, s14, s15
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	edd3 6a06 	vldr	s13, [r3, #24]
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	edd3 7a04 	vldr	s15, [r3, #16]
 8007236:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800723a:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800723e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8007242:	edd7 7a02 	vldr	s15, [r7, #8]
 8007246:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800724a:	edd7 7a02 	vldr	s15, [r7, #8]
 800724e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007252:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007256:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    float y = (b->p2.y - b->p1.y) * 3*u*u + (b->p3.y - b->p2.y) * 6*u*t + (b->p4.y - b->p3.y) * 3*t*t;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	ed93 7a03 	vldr	s14, [r3, #12]
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	edd3 7a01 	vldr	s15, [r3, #4]
 8007266:	ee77 7a67 	vsub.f32	s15, s14, s15
 800726a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800726e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007272:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8007276:	ee27 7a27 	vmul.f32	s14, s14, s15
 800727a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800727e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	edd3 6a05 	vldr	s13, [r3, #20]
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	edd3 7a03 	vldr	s15, [r3, #12]
 800728e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007292:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8007296:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800729a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800729e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80072a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80072a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80072aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	edd3 6a07 	vldr	s13, [r3, #28]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	edd3 7a05 	vldr	s15, [r3, #20]
 80072ba:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80072be:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80072c2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80072c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80072ca:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80072ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80072d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80072d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80072da:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    Vector2 eval = { x, y };
 80072de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072e0:	617b      	str	r3, [r7, #20]
 80072e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072e4:	61bb      	str	r3, [r7, #24]
    return eval;
 80072e6:	f107 031c 	add.w	r3, r7, #28
 80072ea:	f107 0214 	add.w	r2, r7, #20
 80072ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 80072f2:	e883 0003 	stmia.w	r3, {r0, r1}
 80072f6:	69fa      	ldr	r2, [r7, #28]
 80072f8:	6a3b      	ldr	r3, [r7, #32]
 80072fa:	ee07 2a10 	vmov	s14, r2
 80072fe:	ee07 3a90 	vmov	s15, r3
}
 8007302:	eeb0 0a47 	vmov.f32	s0, s14
 8007306:	eef0 0a67 	vmov.f32	s1, s15
 800730a:	3734      	adds	r7, #52	; 0x34
 800730c:	46bd      	mov	sp, r7
 800730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007312:	4770      	bx	lr

08007314 <bezier_deriv2>:


Vector2 bezier_deriv2(Bezier* b, float t) {
 8007314:	b480      	push	{r7}
 8007316:	b08d      	sub	sp, #52	; 0x34
 8007318:	af00      	add	r7, sp, #0
 800731a:	60f8      	str	r0, [r7, #12]
 800731c:	ed87 0a02 	vstr	s0, [r7, #8]
    float u = 1-t;
 8007320:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007324:	edd7 7a02 	vldr	s15, [r7, #8]
 8007328:	ee77 7a67 	vsub.f32	s15, s14, s15
 800732c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    float x = (b->p3.x - 2*b->p2.x + b->p1.x) * 6*u + (b->p4.x - 2*b->p3.x + b->p2.x) * 6*t;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	ed93 7a04 	vldr	s14, [r3, #16]
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	edd3 7a02 	vldr	s15, [r3, #8]
 800733c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8007340:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	edd3 7a00 	vldr	s15, [r3]
 800734a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800734e:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8007352:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007356:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800735a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	edd3 6a06 	vldr	s13, [r3, #24]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	edd3 7a04 	vldr	s15, [r3, #16]
 800736a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800736e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	edd3 7a02 	vldr	s15, [r3, #8]
 8007378:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800737c:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 8007380:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8007384:	edd7 7a02 	vldr	s15, [r7, #8]
 8007388:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800738c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007390:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    float y = (b->p3.y - 2*b->p2.y + b->p1.y) * 6*u + (b->p4.y - 2*b->p3.y + b->p2.y) * 6*t;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	ed93 7a05 	vldr	s14, [r3, #20]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	edd3 7a03 	vldr	s15, [r3, #12]
 80073a0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80073a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	edd3 7a01 	vldr	s15, [r3, #4]
 80073ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80073b2:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 80073b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80073ba:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80073be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	edd3 6a07 	vldr	s13, [r3, #28]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	edd3 7a05 	vldr	s15, [r3, #20]
 80073ce:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80073d2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	edd3 7a03 	vldr	s15, [r3, #12]
 80073dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073e0:	eef1 6a08 	vmov.f32	s13, #24	; 0x40c00000  6.0
 80073e4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80073e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80073ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80073f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80073f4:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    Vector2 eval = { x, y };
 80073f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073fa:	617b      	str	r3, [r7, #20]
 80073fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073fe:	61bb      	str	r3, [r7, #24]
    return eval;
 8007400:	f107 031c 	add.w	r3, r7, #28
 8007404:	f107 0214 	add.w	r2, r7, #20
 8007408:	e892 0003 	ldmia.w	r2, {r0, r1}
 800740c:	e883 0003 	stmia.w	r3, {r0, r1}
 8007410:	69fa      	ldr	r2, [r7, #28]
 8007412:	6a3b      	ldr	r3, [r7, #32]
 8007414:	ee07 2a10 	vmov	s14, r2
 8007418:	ee07 3a90 	vmov	s15, r3
}
 800741c:	eeb0 0a47 	vmov.f32	s0, s14
 8007420:	eef0 0a67 	vmov.f32	s1, s15
 8007424:	3734      	adds	r7, #52	; 0x34
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr
	...

08007430 <bezier_curvature>:


float bezier_curvature(Bezier* b, float t) {
 8007430:	b580      	push	{r7, lr}
 8007432:	b088      	sub	sp, #32
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	ed87 0a00 	vstr	s0, [r7]
    Vector2 diff1 = bezier_deriv1(b, t); // B'(t)
 800743c:	ed97 0a00 	vldr	s0, [r7]
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f7ff feba 	bl	80071ba <bezier_deriv1>
 8007446:	eeb0 7a40 	vmov.f32	s14, s0
 800744a:	eef0 7a60 	vmov.f32	s15, s1
 800744e:	ed87 7a04 	vstr	s14, [r7, #16]
 8007452:	edc7 7a05 	vstr	s15, [r7, #20]
    Vector2 diff2 = bezier_deriv2(b, t); // B''(t)
 8007456:	ed97 0a00 	vldr	s0, [r7]
 800745a:	6878      	ldr	r0, [r7, #4]
 800745c:	f7ff ff5a 	bl	8007314 <bezier_deriv2>
 8007460:	eeb0 7a40 	vmov.f32	s14, s0
 8007464:	eef0 7a60 	vmov.f32	s15, s1
 8007468:	ed87 7a02 	vstr	s14, [r7, #8]
 800746c:	edc7 7a03 	vstr	s15, [r7, #12]
    float num = vector2_cross(diff1, diff2);
 8007470:	ed97 6a02 	vldr	s12, [r7, #8]
 8007474:	edd7 6a03 	vldr	s13, [r7, #12]
 8007478:	ed97 7a04 	vldr	s14, [r7, #16]
 800747c:	edd7 7a05 	vldr	s15, [r7, #20]
 8007480:	eeb0 1a46 	vmov.f32	s2, s12
 8007484:	eef0 1a66 	vmov.f32	s3, s13
 8007488:	eeb0 0a47 	vmov.f32	s0, s14
 800748c:	eef0 0a67 	vmov.f32	s1, s15
 8007490:	f002 fc56 	bl	8009d40 <vector2_cross>
 8007494:	ed87 0a07 	vstr	s0, [r7, #28]
    float den = vector2_norm(diff1);
 8007498:	ed97 7a04 	vldr	s14, [r7, #16]
 800749c:	edd7 7a05 	vldr	s15, [r7, #20]
 80074a0:	eeb0 0a47 	vmov.f32	s0, s14
 80074a4:	eef0 0a67 	vmov.f32	s1, s15
 80074a8:	f002 fb7c 	bl	8009ba4 <vector2_norm>
 80074ac:	ed87 0a06 	vstr	s0, [r7, #24]
    if (den == 0)
 80074b0:	edd7 7a06 	vldr	s15, [r7, #24]
 80074b4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80074b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074bc:	d102      	bne.n	80074c4 <bezier_curvature+0x94>
        return INFINITY;
 80074be:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80074ec <bezier_curvature+0xbc>
 80074c2:	e00b      	b.n	80074dc <bezier_curvature+0xac>
    return num/(den*den*den);
 80074c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80074c8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80074cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80074d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074d4:	ed97 7a07 	vldr	s14, [r7, #28]
 80074d8:	eec7 6a27 	vdiv.f32	s13, s14, s15
}
 80074dc:	eef0 7a66 	vmov.f32	s15, s13
 80074e0:	eeb0 0a67 	vmov.f32	s0, s15
 80074e4:	3720      	adds	r7, #32
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
 80074ea:	bf00      	nop
 80074ec:	7f800000 	.word	0x7f800000

080074f0 <bezier_projectLut>:


float bezier_projectLut(Bezier* b, Vector2 p) {
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b08a      	sub	sp, #40	; 0x28
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	60f8      	str	r0, [r7, #12]
 80074f8:	eeb0 7a40 	vmov.f32	s14, s0
 80074fc:	eef0 7a60 	vmov.f32	s15, s1
 8007500:	ed87 7a01 	vstr	s14, [r7, #4]
 8007504:	edc7 7a02 	vstr	s15, [r7, #8]
    float minDist = INFINITY;
 8007508:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 800750c:	627b      	str	r3, [r7, #36]	; 0x24
    float minIndex = 0;
 800750e:	f04f 0300 	mov.w	r3, #0
 8007512:	623b      	str	r3, [r7, #32]
    for (int i=0; i<b->lutLength; i++) {
 8007514:	2300      	movs	r3, #0
 8007516:	61fb      	str	r3, [r7, #28]
 8007518:	e02d      	b.n	8007576 <bezier_projectLut+0x86>
        float dist = vector2_dist2(p, b->lut[i]);
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	6a1a      	ldr	r2, [r3, #32]
 800751e:	69fb      	ldr	r3, [r7, #28]
 8007520:	00db      	lsls	r3, r3, #3
 8007522:	4413      	add	r3, r2
 8007524:	ed93 6a00 	vldr	s12, [r3]
 8007528:	edd3 6a01 	vldr	s13, [r3, #4]
 800752c:	ed97 7a01 	vldr	s14, [r7, #4]
 8007530:	edd7 7a02 	vldr	s15, [r7, #8]
 8007534:	eeb0 1a46 	vmov.f32	s2, s12
 8007538:	eef0 1a66 	vmov.f32	s3, s13
 800753c:	eeb0 0a47 	vmov.f32	s0, s14
 8007540:	eef0 0a67 	vmov.f32	s1, s15
 8007544:	f002 fb8a 	bl	8009c5c <vector2_dist2>
 8007548:	ed87 0a05 	vstr	s0, [r7, #20]
        if (dist < minDist) {
 800754c:	ed97 7a05 	vldr	s14, [r7, #20]
 8007550:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8007554:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800755c:	d508      	bpl.n	8007570 <bezier_projectLut+0x80>
            minDist = dist;
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	627b      	str	r3, [r7, #36]	; 0x24
            minIndex = i;
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	ee07 3a90 	vmov	s15, r3
 8007568:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800756c:	edc7 7a08 	vstr	s15, [r7, #32]
    for (int i=0; i<b->lutLength; i++) {
 8007570:	69fb      	ldr	r3, [r7, #28]
 8007572:	3301      	adds	r3, #1
 8007574:	61fb      	str	r3, [r7, #28]
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800757a:	69fa      	ldr	r2, [r7, #28]
 800757c:	429a      	cmp	r2, r3
 800757e:	dbcc      	blt.n	800751a <bezier_projectLut+0x2a>
        }
    }
    float tLut = (float) minIndex/(b->lutLength-1);
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007584:	3b01      	subs	r3, #1
 8007586:	ee07 3a90 	vmov	s15, r3
 800758a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800758e:	edd7 6a08 	vldr	s13, [r7, #32]
 8007592:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007596:	edc7 7a06 	vstr	s15, [r7, #24]
    return tLut;
 800759a:	69bb      	ldr	r3, [r7, #24]
 800759c:	ee07 3a90 	vmov	s15, r3
}
 80075a0:	eeb0 0a67 	vmov.f32	s0, s15
 80075a4:	3728      	adds	r7, #40	; 0x28
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}
	...

080075ac <bezier_project>:


float bezier_project(Bezier* b, Vector2 p, float precision) {
 80075ac:	b580      	push	{r7, lr}
 80075ae:	ed2d 8b02 	vpush	{d8}
 80075b2:	b08c      	sub	sp, #48	; 0x30
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	eeb0 7a40 	vmov.f32	s14, s0
 80075bc:	eef0 7a60 	vmov.f32	s15, s1
 80075c0:	ed87 1a00 	vstr	s2, [r7]
 80075c4:	ed87 7a01 	vstr	s14, [r7, #4]
 80075c8:	edc7 7a02 	vstr	s15, [r7, #8]
    float tLut = bezier_projectLut(b, p);
 80075cc:	ed97 7a01 	vldr	s14, [r7, #4]
 80075d0:	edd7 7a02 	vldr	s15, [r7, #8]
 80075d4:	eeb0 0a47 	vmov.f32	s0, s14
 80075d8:	eef0 0a67 	vmov.f32	s1, s15
 80075dc:	68f8      	ldr	r0, [r7, #12]
 80075de:	f7ff ff87 	bl	80074f0 <bezier_projectLut>
 80075e2:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24

    float halfWidth = 1.0/(b->lutLength-1);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075ea:	3b01      	subs	r3, #1
 80075ec:	4618      	mov	r0, r3
 80075ee:	f7f8 ffb9 	bl	8000564 <__aeabi_i2d>
 80075f2:	4602      	mov	r2, r0
 80075f4:	460b      	mov	r3, r1
 80075f6:	f04f 0000 	mov.w	r0, #0
 80075fa:	495b      	ldr	r1, [pc, #364]	; (8007768 <bezier_project+0x1bc>)
 80075fc:	f7f9 f946 	bl	800088c <__aeabi_ddiv>
 8007600:	4602      	mov	r2, r0
 8007602:	460b      	mov	r3, r1
 8007604:	4610      	mov	r0, r2
 8007606:	4619      	mov	r1, r3
 8007608:	f7f9 faee 	bl	8000be8 <__aeabi_d2f>
 800760c:	4603      	mov	r3, r0
 800760e:	623b      	str	r3, [r7, #32]

    float t_a = tLut - halfWidth;
 8007610:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8007614:	edd7 7a08 	vldr	s15, [r7, #32]
 8007618:	ee77 7a67 	vsub.f32	s15, s14, s15
 800761c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    t_a = (t_a<0)?0:t_a;
 8007620:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8007624:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800762c:	d502      	bpl.n	8007634 <bezier_project+0x88>
 800762e:	f04f 0300 	mov.w	r3, #0
 8007632:	e000      	b.n	8007636 <bezier_project+0x8a>
 8007634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007636:	62fb      	str	r3, [r7, #44]	; 0x2c

    float t_b = tLut + halfWidth;
 8007638:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800763c:	edd7 7a08 	vldr	s15, [r7, #32]
 8007640:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007644:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    t_b = (t_b>1)?1:t_b;
 8007648:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800764c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007650:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007658:	dd02      	ble.n	8007660 <bezier_project+0xb4>
 800765a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800765e:	e000      	b.n	8007662 <bezier_project+0xb6>
 8007660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007662:	62bb      	str	r3, [r7, #40]	; 0x28

    Vector2 p_a, p_b;

    while (t_b - t_a > precision) {
 8007664:	e05f      	b.n	8007726 <bezier_project+0x17a>
        p_a = bezier_eval(b, t_a);
 8007666:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 800766a:	68f8      	ldr	r0, [r7, #12]
 800766c:	f7ff fce4 	bl	8007038 <bezier_eval>
 8007670:	eeb0 7a40 	vmov.f32	s14, s0
 8007674:	eef0 7a60 	vmov.f32	s15, s1
 8007678:	ed87 7a06 	vstr	s14, [r7, #24]
 800767c:	edc7 7a07 	vstr	s15, [r7, #28]
        p_b = bezier_eval(b, t_b);
 8007680:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8007684:	68f8      	ldr	r0, [r7, #12]
 8007686:	f7ff fcd7 	bl	8007038 <bezier_eval>
 800768a:	eeb0 7a40 	vmov.f32	s14, s0
 800768e:	eef0 7a60 	vmov.f32	s15, s1
 8007692:	ed87 7a04 	vstr	s14, [r7, #16]
 8007696:	edc7 7a05 	vstr	s15, [r7, #20]
        if (vector2_dist2(p, p_a) < vector2_dist2(p, p_b))
 800769a:	ed97 6a06 	vldr	s12, [r7, #24]
 800769e:	edd7 6a07 	vldr	s13, [r7, #28]
 80076a2:	ed97 7a01 	vldr	s14, [r7, #4]
 80076a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80076aa:	eeb0 1a46 	vmov.f32	s2, s12
 80076ae:	eef0 1a66 	vmov.f32	s3, s13
 80076b2:	eeb0 0a47 	vmov.f32	s0, s14
 80076b6:	eef0 0a67 	vmov.f32	s1, s15
 80076ba:	f002 facf 	bl	8009c5c <vector2_dist2>
 80076be:	eeb0 8a40 	vmov.f32	s16, s0
 80076c2:	ed97 6a04 	vldr	s12, [r7, #16]
 80076c6:	edd7 6a05 	vldr	s13, [r7, #20]
 80076ca:	ed97 7a01 	vldr	s14, [r7, #4]
 80076ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80076d2:	eeb0 1a46 	vmov.f32	s2, s12
 80076d6:	eef0 1a66 	vmov.f32	s3, s13
 80076da:	eeb0 0a47 	vmov.f32	s0, s14
 80076de:	eef0 0a67 	vmov.f32	s1, s15
 80076e2:	f002 fabb 	bl	8009c5c <vector2_dist2>
 80076e6:	eef0 7a40 	vmov.f32	s15, s0
 80076ea:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80076ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076f2:	d50c      	bpl.n	800770e <bezier_project+0x162>
            t_b = (t_a + t_b)/2;
 80076f4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80076f8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80076fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007700:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8007704:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007708:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 800770c:	e00b      	b.n	8007726 <bezier_project+0x17a>
        else
            t_a = (t_a + t_b)/2;
 800770e:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8007712:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8007716:	ee37 7a27 	vadd.f32	s14, s14, s15
 800771a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800771e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007722:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    while (t_b - t_a > precision) {
 8007726:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800772a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800772e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007732:	ed97 7a00 	vldr	s14, [r7]
 8007736:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800773a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800773e:	d492      	bmi.n	8007666 <bezier_project+0xba>
    }
    return (t_a + t_b)/2;
 8007740:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8007744:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8007748:	ee77 7a27 	vadd.f32	s15, s14, s15
 800774c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8007750:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007754:	eef0 7a66 	vmov.f32	s15, s13
}
 8007758:	eeb0 0a67 	vmov.f32	s0, s15
 800775c:	3730      	adds	r7, #48	; 0x30
 800775e:	46bd      	mov	sp, r7
 8007760:	ecbd 8b02 	vpop	{d8}
 8007764:	bd80      	pop	{r7, pc}
 8007766:	bf00      	nop
 8007768:	3ff00000 	.word	0x3ff00000

0800776c <Pcorr>:
float derivative[3] = {0.0,0.0,0.0};



float Pcorr(float Kp, float error)
{
 800776c:	b480      	push	{r7}
 800776e:	b083      	sub	sp, #12
 8007770:	af00      	add	r7, sp, #0
 8007772:	ed87 0a01 	vstr	s0, [r7, #4]
 8007776:	edc7 0a00 	vstr	s1, [r7]
	return Kp*error;
 800777a:	ed97 7a01 	vldr	s14, [r7, #4]
 800777e:	edd7 7a00 	vldr	s15, [r7]
 8007782:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8007786:	eeb0 0a67 	vmov.f32	s0, s15
 800778a:	370c      	adds	r7, #12
 800778c:	46bd      	mov	sp, r7
 800778e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007792:	4770      	bx	lr

08007794 <Icorr>:

float Icorr(float Ki, float error, float * integral, float Ilim)
{
 8007794:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007798:	b084      	sub	sp, #16
 800779a:	af00      	add	r7, sp, #0
 800779c:	ed87 0a03 	vstr	s0, [r7, #12]
 80077a0:	edc7 0a02 	vstr	s1, [r7, #8]
 80077a4:	6078      	str	r0, [r7, #4]
 80077a6:	ed87 1a00 	vstr	s2, [r7]
	*integral += error;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	ed93 7a00 	vldr	s14, [r3]
 80077b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80077b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	edc3 7a00 	vstr	s15, [r3]
	return (fabs(*integral) > Ilim/Ki?(Ilim*(*integral)/(Ki*fabs(*integral))):(*integral));
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	edd3 7a00 	vldr	s15, [r3]
 80077c4:	eeb0 7ae7 	vabs.f32	s14, s15
 80077c8:	ed97 6a00 	vldr	s12, [r7]
 80077cc:	edd7 6a03 	vldr	s13, [r7, #12]
 80077d0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80077d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80077d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077dc:	dd2e      	ble.n	800783c <Icorr+0xa8>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	ed93 7a00 	vldr	s14, [r3]
 80077e4:	edd7 7a00 	vldr	s15, [r7]
 80077e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077ec:	ee17 0a90 	vmov	r0, s15
 80077f0:	f7f8 feca 	bl	8000588 <__aeabi_f2d>
 80077f4:	4604      	mov	r4, r0
 80077f6:	460d      	mov	r5, r1
 80077f8:	68f8      	ldr	r0, [r7, #12]
 80077fa:	f7f8 fec5 	bl	8000588 <__aeabi_f2d>
 80077fe:	4680      	mov	r8, r0
 8007800:	4689      	mov	r9, r1
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	edd3 7a00 	vldr	s15, [r3]
 8007808:	eef0 7ae7 	vabs.f32	s15, s15
 800780c:	ee17 0a90 	vmov	r0, s15
 8007810:	f7f8 feba 	bl	8000588 <__aeabi_f2d>
 8007814:	4602      	mov	r2, r0
 8007816:	460b      	mov	r3, r1
 8007818:	4640      	mov	r0, r8
 800781a:	4649      	mov	r1, r9
 800781c:	f7f8 ff0c 	bl	8000638 <__aeabi_dmul>
 8007820:	4602      	mov	r2, r0
 8007822:	460b      	mov	r3, r1
 8007824:	4620      	mov	r0, r4
 8007826:	4629      	mov	r1, r5
 8007828:	f7f9 f830 	bl	800088c <__aeabi_ddiv>
 800782c:	4602      	mov	r2, r0
 800782e:	460b      	mov	r3, r1
 8007830:	4610      	mov	r0, r2
 8007832:	4619      	mov	r1, r3
 8007834:	f7f9 f9d8 	bl	8000be8 <__aeabi_d2f>
 8007838:	4603      	mov	r3, r0
 800783a:	e001      	b.n	8007840 <Icorr+0xac>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	ee07 3a90 	vmov	s15, r3
}
 8007844:	eeb0 0a67 	vmov.f32	s0, s15
 8007848:	3710      	adds	r7, #16
 800784a:	46bd      	mov	sp, r7
 800784c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08007850 <deriv>:

float deriv(float a, float b, float dt)
{
 8007850:	b480      	push	{r7}
 8007852:	b085      	sub	sp, #20
 8007854:	af00      	add	r7, sp, #0
 8007856:	ed87 0a03 	vstr	s0, [r7, #12]
 800785a:	edc7 0a02 	vstr	s1, [r7, #8]
 800785e:	ed87 1a01 	vstr	s2, [r7, #4]
	return (b-a)/dt;
 8007862:	ed97 7a02 	vldr	s14, [r7, #8]
 8007866:	edd7 7a03 	vldr	s15, [r7, #12]
 800786a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800786e:	edd7 7a01 	vldr	s15, [r7, #4]
 8007872:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007876:	eef0 7a66 	vmov.f32	s15, s13
}
 800787a:	eeb0 0a67 	vmov.f32	s0, s15
 800787e:	3714      	adds	r7, #20
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr

08007888 <Dcorr>:

float Dcorr(float * error, float Kd, float dt)
{
 8007888:	b580      	push	{r7, lr}
 800788a:	ed2d 8b02 	vpush	{d8}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
 8007892:	60f8      	str	r0, [r7, #12]
 8007894:	ed87 0a02 	vstr	s0, [r7, #8]
 8007898:	edc7 0a01 	vstr	s1, [r7, #4]
	dt = (dt == 0?0.0001:dt);
 800789c:	edd7 7a01 	vldr	s15, [r7, #4]
 80078a0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80078a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078a8:	d001      	beq.n	80078ae <Dcorr+0x26>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	e000      	b.n	80078b0 <Dcorr+0x28>
 80078ae:	4b25      	ldr	r3, [pc, #148]	; (8007944 <Dcorr+0xbc>)
 80078b0:	607b      	str	r3, [r7, #4]
	/*derivative[2] = derivative[1];
	derivative[1] = derivative[0];
	derivative[0] = deriv(error[0],error[1],dt);
	return Kd*(derivative[0]+derivative[1]+derivative[2])/3;*/
	return Kd*(deriv(error[0],error[1],dt)+deriv(error[1],error[2],dt)+deriv(error[0],error[2],dt))/3;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	edd3 7a00 	vldr	s15, [r3]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	3304      	adds	r3, #4
 80078bc:	ed93 7a00 	vldr	s14, [r3]
 80078c0:	ed97 1a01 	vldr	s2, [r7, #4]
 80078c4:	eef0 0a47 	vmov.f32	s1, s14
 80078c8:	eeb0 0a67 	vmov.f32	s0, s15
 80078cc:	f7ff ffc0 	bl	8007850 <deriv>
 80078d0:	eeb0 8a40 	vmov.f32	s16, s0
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	3304      	adds	r3, #4
 80078d8:	edd3 7a00 	vldr	s15, [r3]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	3308      	adds	r3, #8
 80078e0:	ed93 7a00 	vldr	s14, [r3]
 80078e4:	ed97 1a01 	vldr	s2, [r7, #4]
 80078e8:	eef0 0a47 	vmov.f32	s1, s14
 80078ec:	eeb0 0a67 	vmov.f32	s0, s15
 80078f0:	f7ff ffae 	bl	8007850 <deriv>
 80078f4:	eef0 7a40 	vmov.f32	s15, s0
 80078f8:	ee38 8a27 	vadd.f32	s16, s16, s15
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	edd3 7a00 	vldr	s15, [r3]
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	3308      	adds	r3, #8
 8007906:	ed93 7a00 	vldr	s14, [r3]
 800790a:	ed97 1a01 	vldr	s2, [r7, #4]
 800790e:	eef0 0a47 	vmov.f32	s1, s14
 8007912:	eeb0 0a67 	vmov.f32	s0, s15
 8007916:	f7ff ff9b 	bl	8007850 <deriv>
 800791a:	eef0 7a40 	vmov.f32	s15, s0
 800791e:	ee38 7a27 	vadd.f32	s14, s16, s15
 8007922:	edd7 7a02 	vldr	s15, [r7, #8]
 8007926:	ee67 7a27 	vmul.f32	s15, s14, s15
 800792a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800792e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007932:	eef0 7a66 	vmov.f32	s15, s13
	//return Kd*deriv(error[0],error[1],dt);
}
 8007936:	eeb0 0a67 	vmov.f32	s0, s15
 800793a:	3710      	adds	r7, #16
 800793c:	46bd      	mov	sp, r7
 800793e:	ecbd 8b02 	vpop	{d8}
 8007942:	bd80      	pop	{r7, pc}
 8007944:	38d1b717 	.word	0x38d1b717

08007948 <corrector>:
 * Ilim : Integral correction bounds
 * integral : integral value
 */

float corrector(float * error, float correction, float Kp, float Ki, float Kd, float Kf, float dt, float Ilim, float * integral)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	ed2d 8b02 	vpush	{d8}
 800794e:	b08a      	sub	sp, #40	; 0x28
 8007950:	af00      	add	r7, sp, #0
 8007952:	6278      	str	r0, [r7, #36]	; 0x24
 8007954:	ed87 0a08 	vstr	s0, [r7, #32]
 8007958:	edc7 0a07 	vstr	s1, [r7, #28]
 800795c:	ed87 1a06 	vstr	s2, [r7, #24]
 8007960:	edc7 1a05 	vstr	s3, [r7, #20]
 8007964:	ed87 2a04 	vstr	s4, [r7, #16]
 8007968:	edc7 2a03 	vstr	s5, [r7, #12]
 800796c:	ed87 3a02 	vstr	s6, [r7, #8]
 8007970:	6079      	str	r1, [r7, #4]
	return -Pcorr(Kp, error[0]) - Icorr(Ki, error[0], integral, Ilim) - Dcorr(error,Kd,dt) + Kf*(correction);
 8007972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007974:	edd3 7a00 	vldr	s15, [r3]
 8007978:	eef0 0a67 	vmov.f32	s1, s15
 800797c:	ed97 0a07 	vldr	s0, [r7, #28]
 8007980:	f7ff fef4 	bl	800776c <Pcorr>
 8007984:	eef0 7a40 	vmov.f32	s15, s0
 8007988:	eeb1 8a67 	vneg.f32	s16, s15
 800798c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800798e:	edd3 7a00 	vldr	s15, [r3]
 8007992:	ed97 1a02 	vldr	s2, [r7, #8]
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	eef0 0a67 	vmov.f32	s1, s15
 800799c:	ed97 0a06 	vldr	s0, [r7, #24]
 80079a0:	f7ff fef8 	bl	8007794 <Icorr>
 80079a4:	eef0 7a40 	vmov.f32	s15, s0
 80079a8:	ee38 8a67 	vsub.f32	s16, s16, s15
 80079ac:	edd7 0a03 	vldr	s1, [r7, #12]
 80079b0:	ed97 0a05 	vldr	s0, [r7, #20]
 80079b4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80079b6:	f7ff ff67 	bl	8007888 <Dcorr>
 80079ba:	eef0 7a40 	vmov.f32	s15, s0
 80079be:	ee38 7a67 	vsub.f32	s14, s16, s15
 80079c2:	edd7 6a04 	vldr	s13, [r7, #16]
 80079c6:	edd7 7a08 	vldr	s15, [r7, #32]
 80079ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80079ce:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80079d2:	eeb0 0a67 	vmov.f32	s0, s15
 80079d6:	3728      	adds	r7, #40	; 0x28
 80079d8:	46bd      	mov	sp, r7
 80079da:	ecbd 8b02 	vpop	{d8}
 80079de:	bd80      	pop	{r7, pc}

080079e0 <KalmanInit>:
 * stateInit = {x,v,a}: initial current state, strategy start point
 * stateFin = {x,v,a}: estimated future state (prior state for next iteration)
 * dt : time interval
 */
void KalmanInit(float * stateInit, float * stateFin, float dt)
{
 80079e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80079e4:	b084      	sub	sp, #16
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	60f8      	str	r0, [r7, #12]
 80079ea:	60b9      	str	r1, [r7, #8]
 80079ec:	ed87 0a01 	vstr	s0, [r7, #4]
	stateFin[0] = stateInit[0] + stateInit[1]*dt + stateInit[2]*pow(dt,2)/2;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	ed93 7a00 	vldr	s14, [r3]
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	3304      	adds	r3, #4
 80079fa:	edd3 6a00 	vldr	s13, [r3]
 80079fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8007a02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007a06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007a0a:	ee17 0a90 	vmov	r0, s15
 8007a0e:	f7f8 fdbb 	bl	8000588 <__aeabi_f2d>
 8007a12:	4604      	mov	r4, r0
 8007a14:	460d      	mov	r5, r1
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	3308      	adds	r3, #8
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	f7f8 fdb3 	bl	8000588 <__aeabi_f2d>
 8007a22:	4680      	mov	r8, r0
 8007a24:	4689      	mov	r9, r1
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f7f8 fdae 	bl	8000588 <__aeabi_f2d>
 8007a2c:	4602      	mov	r2, r0
 8007a2e:	460b      	mov	r3, r1
 8007a30:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8007ab8 <KalmanInit+0xd8>
 8007a34:	ec43 2b10 	vmov	d0, r2, r3
 8007a38:	f004 fef8 	bl	800c82c <pow>
 8007a3c:	ec53 2b10 	vmov	r2, r3, d0
 8007a40:	4640      	mov	r0, r8
 8007a42:	4649      	mov	r1, r9
 8007a44:	f7f8 fdf8 	bl	8000638 <__aeabi_dmul>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	460b      	mov	r3, r1
 8007a4c:	4610      	mov	r0, r2
 8007a4e:	4619      	mov	r1, r3
 8007a50:	f04f 0200 	mov.w	r2, #0
 8007a54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007a58:	f7f8 ff18 	bl	800088c <__aeabi_ddiv>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	460b      	mov	r3, r1
 8007a60:	4620      	mov	r0, r4
 8007a62:	4629      	mov	r1, r5
 8007a64:	f7f8 fc32 	bl	80002cc <__adddf3>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	4610      	mov	r0, r2
 8007a6e:	4619      	mov	r1, r3
 8007a70:	f7f9 f8ba 	bl	8000be8 <__aeabi_d2f>
 8007a74:	4602      	mov	r2, r0
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	601a      	str	r2, [r3, #0]
	stateFin[1] = stateInit[1] + stateInit[2]*dt;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	3304      	adds	r3, #4
 8007a7e:	ed93 7a00 	vldr	s14, [r3]
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	3308      	adds	r3, #8
 8007a86:	edd3 6a00 	vldr	s13, [r3]
 8007a8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8007a8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	3304      	adds	r3, #4
 8007a96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007a9a:	edc3 7a00 	vstr	s15, [r3]
	stateFin[2] = stateInit[2];
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	3308      	adds	r3, #8
 8007aa2:	68fa      	ldr	r2, [r7, #12]
 8007aa4:	6892      	ldr	r2, [r2, #8]
 8007aa6:	601a      	str	r2, [r3, #0]
}
 8007aa8:	bf00      	nop
 8007aaa:	3710      	adds	r7, #16
 8007aac:	46bd      	mov	sp, r7
 8007aae:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007ab2:	bf00      	nop
 8007ab4:	f3af 8000 	nop.w
 8007ab8:	00000000 	.word	0x00000000
 8007abc:	40000000 	.word	0x40000000

08007ac0 <drv8825_initialize>:


void drv8825_initialize(Stepper *stepper, uint16_t enablePin,
                  GPIO_TypeDef* enableGPIO, uint16_t dirPin, 
                  GPIO_TypeDef *dirGPIO, TIM_HandleTypeDef *timer, 
                  uint8_t channel) {
 8007ac0:	b480      	push	{r7}
 8007ac2:	b085      	sub	sp, #20
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	60f8      	str	r0, [r7, #12]
 8007ac8:	607a      	str	r2, [r7, #4]
 8007aca:	461a      	mov	r2, r3
 8007acc:	460b      	mov	r3, r1
 8007ace:	817b      	strh	r3, [r7, #10]
 8007ad0:	4613      	mov	r3, r2
 8007ad2:	813b      	strh	r3, [r7, #8]
	stepper->enablePin = enablePin;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	897a      	ldrh	r2, [r7, #10]
 8007ad8:	801a      	strh	r2, [r3, #0]
	stepper->enableGPIO = enableGPIO;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	687a      	ldr	r2, [r7, #4]
 8007ade:	605a      	str	r2, [r3, #4]

	stepper->dirPin = dirPin;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	893a      	ldrh	r2, [r7, #8]
 8007ae4:	811a      	strh	r2, [r3, #8]
	stepper->dirGPIO = dirGPIO;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	69ba      	ldr	r2, [r7, #24]
 8007aea:	60da      	str	r2, [r3, #12]

	stepper->timer = timer;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	69fa      	ldr	r2, [r7, #28]
 8007af0:	611a      	str	r2, [r3, #16]
	stepper->channel = channel;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007af8:	751a      	strb	r2, [r3, #20]
}
 8007afa:	bf00      	nop
 8007afc:	3714      	adds	r7, #20
 8007afe:	46bd      	mov	sp, r7
 8007b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b04:	4770      	bx	lr

08007b06 <drv8825_setDirection>:


void drv8825_setDirection(Stepper *stepper, StepperDirection direction) {
 8007b06:	b580      	push	{r7, lr}
 8007b08:	b082      	sub	sp, #8
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	6078      	str	r0, [r7, #4]
 8007b0e:	460b      	mov	r3, r1
 8007b10:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(stepper->dirGPIO, stepper->dirPin, (uint8_t) direction);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	68d8      	ldr	r0, [r3, #12]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	891b      	ldrh	r3, [r3, #8]
 8007b1a:	78fa      	ldrb	r2, [r7, #3]
 8007b1c:	4619      	mov	r1, r3
 8007b1e:	f7fb fe57 	bl	80037d0 <HAL_GPIO_WritePin>
}
 8007b22:	bf00      	nop
 8007b24:	3708      	adds	r7, #8
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}

08007b2a <drv8825_enable>:


void drv8825_enable(Stepper *stepper) {
 8007b2a:	b580      	push	{r7, lr}
 8007b2c:	b082      	sub	sp, #8
 8007b2e:	af00      	add	r7, sp, #0
 8007b30:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6858      	ldr	r0, [r3, #4]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	881b      	ldrh	r3, [r3, #0]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	f7fb fe47 	bl	80037d0 <HAL_GPIO_WritePin>
		stepper->enableGPIO, 
		stepper->enablePin, 
		(uint8_t) ACTIVE
	);
}
 8007b42:	bf00      	nop
 8007b44:	3708      	adds	r7, #8
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}

08007b4a <drv8825_disable>:


void drv8825_disable(Stepper *stepper) {
 8007b4a:	b580      	push	{r7, lr}
 8007b4c:	b082      	sub	sp, #8
 8007b4e:	af00      	add	r7, sp, #0
 8007b50:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6858      	ldr	r0, [r3, #4]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	881b      	ldrh	r3, [r3, #0]
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	4619      	mov	r1, r3
 8007b5e:	f7fb fe37 	bl	80037d0 <HAL_GPIO_WritePin>
		stepper->enableGPIO, 
		stepper->enablePin,
		(uint8_t) PASSIVE
	);
}
 8007b62:	bf00      	nop
 8007b64:	3708      	adds	r7, #8
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}
	...

08007b6c <drv8825_setPWMFrequency>:


void drv8825_setPWMFrequency(Stepper* stepper, uint16_t frequency) {
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b082      	sub	sp, #8
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
 8007b74:	460b      	mov	r3, r1
 8007b76:	807b      	strh	r3, [r7, #2]
	 * freq = (clock)/{(PSC+1)(ARR+1)})             *
	 *												*
	 * clock = 180Mhz   PSC = 179                   *
	 * ARR = la valeur que l'on souhaite appliquer  *
	 ************************************************/
	if (frequency != 0) {
 8007b78:	887b      	ldrh	r3, [r7, #2]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d00b      	beq.n	8007b96 <drv8825_setPWMFrequency+0x2a>
		stepper->timer->Init.Prescaler = 179;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	691b      	ldr	r3, [r3, #16]
 8007b82:	22b3      	movs	r2, #179	; 0xb3
 8007b84:	605a      	str	r2, [r3, #4]
		stepper->timer->Init.Period = (uint32_t)1000000/frequency;
 8007b86:	887a      	ldrh	r2, [r7, #2]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	691b      	ldr	r3, [r3, #16]
 8007b8c:	4945      	ldr	r1, [pc, #276]	; (8007ca4 <drv8825_setPWMFrequency+0x138>)
 8007b8e:	fbb1 f2f2 	udiv	r2, r1, r2
 8007b92:	60da      	str	r2, [r3, #12]
 8007b94:	e009      	b.n	8007baa <drv8825_setPWMFrequency+0x3e>
	} else {
		stepper->timer->Init.Prescaler = 0xFFFE;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	691b      	ldr	r3, [r3, #16]
 8007b9a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007b9e:	605a      	str	r2, [r3, #4]
		stepper->timer->Init.Period = 0xFFFE;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	691b      	ldr	r3, [r3, #16]
 8007ba4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007ba8:	60da      	str	r2, [r3, #12]
	}
	/************************************************
	 * si l'initialisation du timerc'est bien passé *
	 ************************************************/
	if (HAL_TIM_Base_Init(stepper->timer) != HAL_OK) {
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	691b      	ldr	r3, [r3, #16]
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7fc fc60 	bl	8004474 <HAL_TIM_Base_Init>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d001      	beq.n	8007bbe <drv8825_setPWMFrequency+0x52>
		//nous affichons l'erreur qui c'est produit
		Error_Handler();
 8007bba:	f7f9 fde3 	bl	8001784 <Error_Handler>
	}

	/******************************************************
	 * si l'initialisation du signal PWM c'est bien passé *
	 ******************************************************/
	if (HAL_TIM_PWM_Init(stepper->timer) != HAL_OK) {
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	691b      	ldr	r3, [r3, #16]
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f7fc fd7e 	bl	80046c4 <HAL_TIM_PWM_Init>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d001      	beq.n	8007bd2 <drv8825_setPWMFrequency+0x66>
		//nous affichons l'erreur qui c'est produit
		Error_Handler();
 8007bce:	f7f9 fdd9 	bl	8001784 <Error_Handler>
	}

	/**********************************
	 * nous déclanchons le signal PWM *
	 **********************************/
	HAL_TIM_PWM_Start(stepper->timer, stepper->channel);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	691a      	ldr	r2, [r3, #16]
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	7d1b      	ldrb	r3, [r3, #20]
 8007bda:	4619      	mov	r1, r3
 8007bdc:	4610      	mov	r0, r2
 8007bde:	f7fc fdcb 	bl	8004778 <HAL_TIM_PWM_Start>

	/****************************************
	 * nous configurons le rapport cyclique *
	 * pour qu'il soit à 50%                *
	 ****************************************/
	switch (stepper->channel) {
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	7d1b      	ldrb	r3, [r3, #20]
 8007be6:	2b0c      	cmp	r3, #12
 8007be8:	d858      	bhi.n	8007c9c <drv8825_setPWMFrequency+0x130>
 8007bea:	a201      	add	r2, pc, #4	; (adr r2, 8007bf0 <drv8825_setPWMFrequency+0x84>)
 8007bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bf0:	08007c25 	.word	0x08007c25
 8007bf4:	08007c9d 	.word	0x08007c9d
 8007bf8:	08007c9d 	.word	0x08007c9d
 8007bfc:	08007c9d 	.word	0x08007c9d
 8007c00:	08007c43 	.word	0x08007c43
 8007c04:	08007c9d 	.word	0x08007c9d
 8007c08:	08007c9d 	.word	0x08007c9d
 8007c0c:	08007c9d 	.word	0x08007c9d
 8007c10:	08007c61 	.word	0x08007c61
 8007c14:	08007c9d 	.word	0x08007c9d
 8007c18:	08007c9d 	.word	0x08007c9d
 8007c1c:	08007c9d 	.word	0x08007c9d
 8007c20:	08007c7f 	.word	0x08007c7f
		case (TIM_CHANNEL_1):
			stepper->timer->Instance->CCR1 = (50*stepper->timer->Init.Period)/100;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	691b      	ldr	r3, [r3, #16]
 8007c28:	68db      	ldr	r3, [r3, #12]
 8007c2a:	2232      	movs	r2, #50	; 0x32
 8007c2c:	fb03 f202 	mul.w	r2, r3, r2
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	691b      	ldr	r3, [r3, #16]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	491c      	ldr	r1, [pc, #112]	; (8007ca8 <drv8825_setPWMFrequency+0x13c>)
 8007c38:	fba1 1202 	umull	r1, r2, r1, r2
 8007c3c:	0952      	lsrs	r2, r2, #5
 8007c3e:	635a      	str	r2, [r3, #52]	; 0x34
			break;
 8007c40:	e02c      	b.n	8007c9c <drv8825_setPWMFrequency+0x130>
		case (TIM_CHANNEL_2):
			stepper->timer->Instance->CCR2 = (50*stepper->timer->Init.Period)/100;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	691b      	ldr	r3, [r3, #16]
 8007c46:	68db      	ldr	r3, [r3, #12]
 8007c48:	2232      	movs	r2, #50	; 0x32
 8007c4a:	fb03 f202 	mul.w	r2, r3, r2
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	691b      	ldr	r3, [r3, #16]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4914      	ldr	r1, [pc, #80]	; (8007ca8 <drv8825_setPWMFrequency+0x13c>)
 8007c56:	fba1 1202 	umull	r1, r2, r1, r2
 8007c5a:	0952      	lsrs	r2, r2, #5
 8007c5c:	639a      	str	r2, [r3, #56]	; 0x38
			break;
 8007c5e:	e01d      	b.n	8007c9c <drv8825_setPWMFrequency+0x130>
		case (TIM_CHANNEL_3):
			stepper->timer->Instance->CCR3 = (50*stepper->timer->Init.Period)/100;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	691b      	ldr	r3, [r3, #16]
 8007c64:	68db      	ldr	r3, [r3, #12]
 8007c66:	2232      	movs	r2, #50	; 0x32
 8007c68:	fb03 f202 	mul.w	r2, r3, r2
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	691b      	ldr	r3, [r3, #16]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	490d      	ldr	r1, [pc, #52]	; (8007ca8 <drv8825_setPWMFrequency+0x13c>)
 8007c74:	fba1 1202 	umull	r1, r2, r1, r2
 8007c78:	0952      	lsrs	r2, r2, #5
 8007c7a:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8007c7c:	e00e      	b.n	8007c9c <drv8825_setPWMFrequency+0x130>
		case (TIM_CHANNEL_4):
			stepper->timer->Instance->CCR4 = (50*stepper->timer->Init.Period)/100;
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	691b      	ldr	r3, [r3, #16]
 8007c82:	68db      	ldr	r3, [r3, #12]
 8007c84:	2232      	movs	r2, #50	; 0x32
 8007c86:	fb03 f202 	mul.w	r2, r3, r2
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	691b      	ldr	r3, [r3, #16]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4905      	ldr	r1, [pc, #20]	; (8007ca8 <drv8825_setPWMFrequency+0x13c>)
 8007c92:	fba1 1202 	umull	r1, r2, r1, r2
 8007c96:	0952      	lsrs	r2, r2, #5
 8007c98:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 8007c9a:	bf00      	nop
	}
}
 8007c9c:	bf00      	nop
 8007c9e:	3708      	adds	r7, #8
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}
 8007ca4:	000f4240 	.word	0x000f4240
 8007ca8:	51eb851f 	.word	0x51eb851f

08007cac <drv8825_setRotationSpeed>:


void drv8825_setRotationSpeed(Stepper *stepper, float rpm) {
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b084      	sub	sp, #16
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
 8007cb4:	ed87 0a00 	vstr	s0, [r7]
	uint16_t f = (rpm / 60) * STEPS_PER_REV * MICROSTEPS;
 8007cb8:	ed97 7a00 	vldr	s14, [r7]
 8007cbc:	eddf 6a0c 	vldr	s13, [pc, #48]	; 8007cf0 <drv8825_setRotationSpeed+0x44>
 8007cc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007cc4:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8007cf4 <drv8825_setRotationSpeed+0x48>
 8007cc8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007ccc:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8007cf8 <drv8825_setRotationSpeed+0x4c>
 8007cd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007cd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cd8:	ee17 3a90 	vmov	r3, s15
 8007cdc:	81fb      	strh	r3, [r7, #14]
	drv8825_setPWMFrequency(stepper, f);
 8007cde:	89fb      	ldrh	r3, [r7, #14]
 8007ce0:	4619      	mov	r1, r3
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f7ff ff42 	bl	8007b6c <drv8825_setPWMFrequency>
}
 8007ce8:	bf00      	nop
 8007cea:	3710      	adds	r7, #16
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}
 8007cf0:	42700000 	.word	0x42700000
 8007cf4:	43480000 	.word	0x43480000
 8007cf8:	42000000 	.word	0x42000000

08007cfc <lidar_initialize>:
uint8_t lidar_distances[16];


// Le lidar est sur l'UART 4

void lidar_initialize() {
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
	for (int i=0; i<16; i++) {
 8007d02:	2300      	movs	r3, #0
 8007d04:	607b      	str	r3, [r7, #4]
 8007d06:	e00d      	b.n	8007d24 <lidar_initialize+0x28>
		lidar_distances[i] = 255;
 8007d08:	4a0b      	ldr	r2, [pc, #44]	; (8007d38 <lidar_initialize+0x3c>)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	4413      	add	r3, r2
 8007d0e:	22ff      	movs	r2, #255	; 0xff
 8007d10:	701a      	strb	r2, [r3, #0]
		lidar_timeSinceData[i] = LIDAR_TIMEOUT;
 8007d12:	4a0a      	ldr	r2, [pc, #40]	; (8007d3c <lidar_initialize+0x40>)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007d1a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i=0; i<16; i++) {
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	3301      	adds	r3, #1
 8007d22:	607b      	str	r3, [r7, #4]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2b0f      	cmp	r3, #15
 8007d28:	ddee      	ble.n	8007d08 <lidar_initialize+0xc>
	}
}
 8007d2a:	bf00      	nop
 8007d2c:	bf00      	nop
 8007d2e:	370c      	adds	r7, #12
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr
 8007d38:	20000698 	.word	0x20000698
 8007d3c:	20000658 	.word	0x20000658

08007d40 <lidar_getDistance>:
	lidar_timeSinceData[index] = 0;*/
	//printf("%d -> %dcm\r\n", index, dist);

}

int lidar_getDistance(Direction dir) {
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b084      	sub	sp, #16
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	4603      	mov	r3, r0
 8007d48:	71fb      	strb	r3, [r7, #7]
	int minDist = 1000;
 8007d4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007d4e:	60fb      	str	r3, [r7, #12]
	readFrame();
 8007d50:	f000 f822 	bl	8007d98 <readFrame>
				}
			}
			}*/


	for(int i = 0; i<maxMesure;i++){
 8007d54:	2300      	movs	r3, #0
 8007d56:	60bb      	str	r3, [r7, #8]
 8007d58:	e00f      	b.n	8007d7a <lidar_getDistance+0x3a>
		if((int)distanceList[i] < minDist){
 8007d5a:	4a0d      	ldr	r2, [pc, #52]	; (8007d90 <lidar_getDistance+0x50>)
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d62:	461a      	mov	r2, r3
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	4293      	cmp	r3, r2
 8007d68:	dd04      	ble.n	8007d74 <lidar_getDistance+0x34>
			minDist = (int)distanceList[i];
 8007d6a:	4a09      	ldr	r2, [pc, #36]	; (8007d90 <lidar_getDistance+0x50>)
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d72:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i<maxMesure;i++){
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	3301      	adds	r3, #1
 8007d78:	60bb      	str	r3, [r7, #8]
 8007d7a:	4b06      	ldr	r3, [pc, #24]	; (8007d94 <lidar_getDistance+0x54>)
 8007d7c:	781b      	ldrb	r3, [r3, #0]
 8007d7e:	461a      	mov	r2, r3
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	4293      	cmp	r3, r2
 8007d84:	dbe9      	blt.n	8007d5a <lidar_getDistance+0x1a>
		}
	}

	return minDist;
 8007d86:	68fb      	ldr	r3, [r7, #12]
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3710      	adds	r7, #16
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}
 8007d90:	200006ac 	.word	0x200006ac
 8007d94:	20000ced 	.word	0x20000ced

08007d98 <readFrame>:
uint8_t NROI;			//Nbre de ROIs utilises
uint8_t maxMesure = 0; 	//Nbre de mesures stockees
uint8_t measuresSent; 		//Nbre de mesures annoncees


void readFrame(void){
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b082      	sub	sp, #8
 8007d9c:	af00      	add	r7, sp, #0
	if(newDataset){
 8007d9e:	4b15      	ldr	r3, [pc, #84]	; (8007df4 <readFrame+0x5c>)
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d021      	beq.n	8007dea <readFrame+0x52>
		/* On sauvegarde les index de debut et fin de trame car
		 * l'extraction des mesures peut prendre plus de temps que la reception de nouvelles*/
		uint16_t usedIndex = bufferIndex;
 8007da6:	4b14      	ldr	r3, [pc, #80]	; (8007df8 <readFrame+0x60>)
 8007da8:	881b      	ldrh	r3, [r3, #0]
 8007daa:	80fb      	strh	r3, [r7, #6]
		uint16_t usedStart = frameIndex;
 8007dac:	4b13      	ldr	r3, [pc, #76]	; (8007dfc <readFrame+0x64>)
 8007dae:	881b      	ldrh	r3, [r3, #0]
 8007db0:	80bb      	strh	r3, [r7, #4]

		// On ne lit pas les donnees si le debut de la trame n'est pas conforme
		if(setFrameIndex(&usedStart)){
 8007db2:	1d3b      	adds	r3, r7, #4
 8007db4:	4618      	mov	r0, r3
 8007db6:	f000 f92f 	bl	8008018 <setFrameIndex>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d009      	beq.n	8007dd4 <readFrame+0x3c>
			readHeader(usedStart);
 8007dc0:	88bb      	ldrh	r3, [r7, #4]
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f000 f81c 	bl	8007e00 <readHeader>
			readValue(usedIndex, usedStart);
 8007dc8:	88ba      	ldrh	r2, [r7, #4]
 8007dca:	88fb      	ldrh	r3, [r7, #6]
 8007dcc:	4611      	mov	r1, r2
 8007dce:	4618      	mov	r0, r3
 8007dd0:	f000 f844 	bl	8007e5c <readValue>
		}
		newDataset = 0;
 8007dd4:	4b07      	ldr	r3, [pc, #28]	; (8007df4 <readFrame+0x5c>)
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	701a      	strb	r2, [r3, #0]

		/*Pour eviter de remplir le buffer en entier.
		 * Situe ici pour eviter de perdre la position de fin de trame lors de l'etape de lecture des mesures*/
		if(bufferIndex >2000){
 8007dda:	4b07      	ldr	r3, [pc, #28]	; (8007df8 <readFrame+0x60>)
 8007ddc:	881b      	ldrh	r3, [r3, #0]
 8007dde:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007de2:	d902      	bls.n	8007dea <readFrame+0x52>
			bufferIndex = 0;
 8007de4:	4b04      	ldr	r3, [pc, #16]	; (8007df8 <readFrame+0x60>)
 8007de6:	2200      	movs	r2, #0
 8007de8:	801a      	strh	r2, [r3, #0]
		}
	}
}
 8007dea:	bf00      	nop
 8007dec:	3708      	adds	r7, #8
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop
 8007df4:	200006a8 	.word	0x200006a8
 8007df8:	2000194c 	.word	0x2000194c
 8007dfc:	200006aa 	.word	0x200006aa

08007e00 <readHeader>:

void readHeader(uint16_t frameIndex){
 8007e00:	b480      	push	{r7}
 8007e02:	b089      	sub	sp, #36	; 0x24
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	4603      	mov	r3, r0
 8007e08:	80fb      	strh	r3, [r7, #6]
	uint8_t value[20];

	// 1
	uint8_t ncaptActifs = lidarBuf[frameIndex];
 8007e0a:	88fb      	ldrh	r3, [r7, #6]
 8007e0c:	4a10      	ldr	r2, [pc, #64]	; (8007e50 <readHeader+0x50>)
 8007e0e:	5cd3      	ldrb	r3, [r2, r3]
 8007e10:	77fb      	strb	r3, [r7, #31]

	// 2
	//Pour eviter les erreurs de lecture de trame ne lisant pas l'en-tete (255 ROIs fausse toutes
	if((ncaptActifs <= 0 || ncaptActifs >16) || (lidarBuf[frameIndex+1]>14)){
 8007e12:	7ffb      	ldrb	r3, [r7, #31]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d008      	beq.n	8007e2a <readHeader+0x2a>
 8007e18:	7ffb      	ldrb	r3, [r7, #31]
 8007e1a:	2b10      	cmp	r3, #16
 8007e1c:	d805      	bhi.n	8007e2a <readHeader+0x2a>
 8007e1e:	88fb      	ldrh	r3, [r7, #6]
 8007e20:	3301      	adds	r3, #1
 8007e22:	4a0b      	ldr	r2, [pc, #44]	; (8007e50 <readHeader+0x50>)
 8007e24:	5cd3      	ldrb	r3, [r2, r3]
 8007e26:	2b0e      	cmp	r3, #14
 8007e28:	d903      	bls.n	8007e32 <readHeader+0x32>
		NROI = DEFAULT_ROI;
 8007e2a:	4b0a      	ldr	r3, [pc, #40]	; (8007e54 <readHeader+0x54>)
 8007e2c:	220d      	movs	r2, #13
 8007e2e:	701a      	strb	r2, [r3, #0]
 8007e30:	e002      	b.n	8007e38 <readHeader+0x38>
	}
	else{
		//NROI = buffer[frameIndex+1];
		NROI = DEFAULT_ROI; // Not the right value for debug purposes
 8007e32:	4b08      	ldr	r3, [pc, #32]	; (8007e54 <readHeader+0x54>)
 8007e34:	220d      	movs	r2, #13
 8007e36:	701a      	strb	r2, [r3, #0]
	}

	// 3
	measuresSent = lidarBuf[frameIndex+2];
 8007e38:	88fb      	ldrh	r3, [r7, #6]
 8007e3a:	3302      	adds	r3, #2
 8007e3c:	4a04      	ldr	r2, [pc, #16]	; (8007e50 <readHeader+0x50>)
 8007e3e:	5cd2      	ldrb	r2, [r2, r3]
 8007e40:	4b05      	ldr	r3, [pc, #20]	; (8007e58 <readHeader+0x58>)
 8007e42:	701a      	strb	r2, [r3, #0]
}
 8007e44:	bf00      	nop
 8007e46:	3724      	adds	r7, #36	; 0x24
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr
 8007e50:	20000d94 	.word	0x20000d94
 8007e54:	20000cec 	.word	0x20000cec
 8007e58:	20000cee 	.word	0x20000cee

08007e5c <readValue>:

void readValue(uint16_t usedIndex, uint16_t frameIndex){
 8007e5c:	b480      	push	{r7}
 8007e5e:	b08d      	sub	sp, #52	; 0x34
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	4603      	mov	r3, r0
 8007e64:	460a      	mov	r2, r1
 8007e66:	80fb      	strh	r3, [r7, #6]
 8007e68:	4613      	mov	r3, r2
 8007e6a:	80bb      	strh	r3, [r7, #4]

	// Variables
	int i = frameIndex + 3;// Debut des mesures apres l'en-tete
 8007e6c:	88bb      	ldrh	r3, [r7, #4]
 8007e6e:	3303      	adds	r3, #3
 8007e70:	62fb      	str	r3, [r7, #44]	; 0x2c

	uint8_t value[30];
	uint8_t nbreMes = 0;
 8007e72:	2300      	movs	r3, #0
 8007e74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t Ncapteur; uint8_t indiceROI; uint16_t distance;

	/* Double verification pour eviter la lecture des 0x0 de la memoire par defaut en cas d'index defaillant.
	 * Peut etre enleve si on ajuste aussi usedIndex dans setFrameIndex()
	 * */
	while(i < (usedIndex - 3) && nbreMes < measuresSent){
 8007e78:	e043      	b.n	8007f02 <readValue+0xa6>
		//Selon le code du systeme de detection : "Pour que le premier element de la chaine de caracteres ne soit pas '\0'"
		// Donc il faut enlever l'offset sur buffer[i]
		indiceROI = (lidarBuf[i]-1)%NROI;
 8007e7a:	4a2c      	ldr	r2, [pc, #176]	; (8007f2c <readValue+0xd0>)
 8007e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e7e:	4413      	add	r3, r2
 8007e80:	781b      	ldrb	r3, [r3, #0]
 8007e82:	3b01      	subs	r3, #1
 8007e84:	4a2a      	ldr	r2, [pc, #168]	; (8007f30 <readValue+0xd4>)
 8007e86:	7812      	ldrb	r2, [r2, #0]
 8007e88:	fb93 f1f2 	sdiv	r1, r3, r2
 8007e8c:	fb01 f202 	mul.w	r2, r1, r2
 8007e90:	1a9b      	subs	r3, r3, r2
 8007e92:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
		Ncapteur  = (lidarBuf[i]-1 -indiceROI)/NROI;
 8007e96:	4a25      	ldr	r2, [pc, #148]	; (8007f2c <readValue+0xd0>)
 8007e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e9a:	4413      	add	r3, r2
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	1e5a      	subs	r2, r3, #1
 8007ea0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8007ea4:	1ad3      	subs	r3, r2, r3
 8007ea6:	4a22      	ldr	r2, [pc, #136]	; (8007f30 <readValue+0xd4>)
 8007ea8:	7812      	ldrb	r2, [r2, #0]
 8007eaa:	fb93 f3f2 	sdiv	r3, r3, r2
 8007eae:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		distance  = (lidarBuf[i+1]<<8) + lidarBuf[i+2];
 8007eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eb4:	3301      	adds	r3, #1
 8007eb6:	4a1d      	ldr	r2, [pc, #116]	; (8007f2c <readValue+0xd0>)
 8007eb8:	5cd3      	ldrb	r3, [r2, r3]
 8007eba:	b29b      	uxth	r3, r3
 8007ebc:	021b      	lsls	r3, r3, #8
 8007ebe:	b29a      	uxth	r2, r3
 8007ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ec2:	3302      	adds	r3, #2
 8007ec4:	4919      	ldr	r1, [pc, #100]	; (8007f2c <readValue+0xd0>)
 8007ec6:	5ccb      	ldrb	r3, [r1, r3]
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	4413      	add	r3, r2
 8007ecc:	84fb      	strh	r3, [r7, #38]	; 0x26

		// Ecriture memoire
		captorList[nbreMes]=Ncapteur; roiList[nbreMes]=indiceROI; distanceList[nbreMes]=distance;
 8007ece:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007ed2:	4918      	ldr	r1, [pc, #96]	; (8007f34 <readValue+0xd8>)
 8007ed4:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8007ed8:	54ca      	strb	r2, [r1, r3]
 8007eda:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007ede:	4916      	ldr	r1, [pc, #88]	; (8007f38 <readValue+0xdc>)
 8007ee0:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8007ee4:	54ca      	strb	r2, [r1, r3]
 8007ee6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007eea:	4914      	ldr	r1, [pc, #80]	; (8007f3c <readValue+0xe0>)
 8007eec:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8007eee:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

		i += 3;
 8007ef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ef4:	3303      	adds	r3, #3
 8007ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
		nbreMes++;
 8007ef8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007efc:	3301      	adds	r3, #1
 8007efe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	while(i < (usedIndex - 3) && nbreMes < measuresSent){
 8007f02:	88fb      	ldrh	r3, [r7, #6]
 8007f04:	3b03      	subs	r3, #3
 8007f06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	da05      	bge.n	8007f18 <readValue+0xbc>
 8007f0c:	4b0c      	ldr	r3, [pc, #48]	; (8007f40 <readValue+0xe4>)
 8007f0e:	781b      	ldrb	r3, [r3, #0]
 8007f10:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8007f14:	429a      	cmp	r2, r3
 8007f16:	d3b0      	bcc.n	8007e7a <readValue+0x1e>
	}
	maxMesure = nbreMes;
 8007f18:	4a0a      	ldr	r2, [pc, #40]	; (8007f44 <readValue+0xe8>)
 8007f1a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007f1e:	7013      	strb	r3, [r2, #0]
}
 8007f20:	bf00      	nop
 8007f22:	3734      	adds	r7, #52	; 0x34
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr
 8007f2c:	20000d94 	.word	0x20000d94
 8007f30:	20000cec 	.word	0x20000cec
 8007f34:	20000a94 	.word	0x20000a94
 8007f38:	20000bc0 	.word	0x20000bc0
 8007f3c:	200006ac 	.word	0x200006ac
 8007f40:	20000cee 	.word	0x20000cee
 8007f44:	20000ced 	.word	0x20000ced

08007f48 <frameStatus>:

void frameStatus(void){
 8007f48:	b480      	push	{r7}
 8007f4a:	af00      	add	r7, sp, #0
	//End of Frame
	if(frameStarted && (bufferIndex >= 3) && DataAcquiered){
 8007f4c:	4b2c      	ldr	r3, [pc, #176]	; (8008000 <frameStatus+0xb8>)
 8007f4e:	781b      	ldrb	r3, [r3, #0]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d023      	beq.n	8007f9c <frameStatus+0x54>
 8007f54:	4b2b      	ldr	r3, [pc, #172]	; (8008004 <frameStatus+0xbc>)
 8007f56:	881b      	ldrh	r3, [r3, #0]
 8007f58:	2b02      	cmp	r3, #2
 8007f5a:	d91f      	bls.n	8007f9c <frameStatus+0x54>
 8007f5c:	4b2a      	ldr	r3, [pc, #168]	; (8008008 <frameStatus+0xc0>)
 8007f5e:	781b      	ldrb	r3, [r3, #0]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d01b      	beq.n	8007f9c <frameStatus+0x54>
		if((lidarBuf[bufferIndex - 3] == FRAME_BOUND) && (lidarBuf[bufferIndex - 2] == FRAME_BOUND) && (lidarBuf[bufferIndex - 1] == FRAME_BOUND)){
 8007f64:	4b27      	ldr	r3, [pc, #156]	; (8008004 <frameStatus+0xbc>)
 8007f66:	881b      	ldrh	r3, [r3, #0]
 8007f68:	3b03      	subs	r3, #3
 8007f6a:	4a28      	ldr	r2, [pc, #160]	; (800800c <frameStatus+0xc4>)
 8007f6c:	5cd3      	ldrb	r3, [r2, r3]
 8007f6e:	2bff      	cmp	r3, #255	; 0xff
 8007f70:	d13d      	bne.n	8007fee <frameStatus+0xa6>
 8007f72:	4b24      	ldr	r3, [pc, #144]	; (8008004 <frameStatus+0xbc>)
 8007f74:	881b      	ldrh	r3, [r3, #0]
 8007f76:	3b02      	subs	r3, #2
 8007f78:	4a24      	ldr	r2, [pc, #144]	; (800800c <frameStatus+0xc4>)
 8007f7a:	5cd3      	ldrb	r3, [r2, r3]
 8007f7c:	2bff      	cmp	r3, #255	; 0xff
 8007f7e:	d136      	bne.n	8007fee <frameStatus+0xa6>
 8007f80:	4b20      	ldr	r3, [pc, #128]	; (8008004 <frameStatus+0xbc>)
 8007f82:	881b      	ldrh	r3, [r3, #0]
 8007f84:	3b01      	subs	r3, #1
 8007f86:	4a21      	ldr	r2, [pc, #132]	; (800800c <frameStatus+0xc4>)
 8007f88:	5cd3      	ldrb	r3, [r2, r3]
 8007f8a:	2bff      	cmp	r3, #255	; 0xff
 8007f8c:	d12f      	bne.n	8007fee <frameStatus+0xa6>
			frameStarted = 0;
 8007f8e:	4b1c      	ldr	r3, [pc, #112]	; (8008000 <frameStatus+0xb8>)
 8007f90:	2200      	movs	r2, #0
 8007f92:	701a      	strb	r2, [r3, #0]

			newDataset = 1;
 8007f94:	4b1e      	ldr	r3, [pc, #120]	; (8008010 <frameStatus+0xc8>)
 8007f96:	2201      	movs	r2, #1
 8007f98:	701a      	strb	r2, [r3, #0]
		if((lidarBuf[bufferIndex - 3] == FRAME_BOUND) && (lidarBuf[bufferIndex - 2] == FRAME_BOUND) && (lidarBuf[bufferIndex - 1] == FRAME_BOUND)){
 8007f9a:	e028      	b.n	8007fee <frameStatus+0xa6>
		}
	}
	//Start of Frame
	else if(!frameStarted && (bufferIndex >= 3) && DataAcquiered){
 8007f9c:	4b18      	ldr	r3, [pc, #96]	; (8008000 <frameStatus+0xb8>)
 8007f9e:	781b      	ldrb	r3, [r3, #0]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d125      	bne.n	8007ff0 <frameStatus+0xa8>
 8007fa4:	4b17      	ldr	r3, [pc, #92]	; (8008004 <frameStatus+0xbc>)
 8007fa6:	881b      	ldrh	r3, [r3, #0]
 8007fa8:	2b02      	cmp	r3, #2
 8007faa:	d921      	bls.n	8007ff0 <frameStatus+0xa8>
 8007fac:	4b16      	ldr	r3, [pc, #88]	; (8008008 <frameStatus+0xc0>)
 8007fae:	781b      	ldrb	r3, [r3, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d01d      	beq.n	8007ff0 <frameStatus+0xa8>
		if((lidarBuf[bufferIndex - 3] == FRAME_BOUND) && (lidarBuf[bufferIndex - 2] == FRAME_BOUND) && (lidarBuf[bufferIndex - 1] == FRAME_BOUND)){
 8007fb4:	4b13      	ldr	r3, [pc, #76]	; (8008004 <frameStatus+0xbc>)
 8007fb6:	881b      	ldrh	r3, [r3, #0]
 8007fb8:	3b03      	subs	r3, #3
 8007fba:	4a14      	ldr	r2, [pc, #80]	; (800800c <frameStatus+0xc4>)
 8007fbc:	5cd3      	ldrb	r3, [r2, r3]
 8007fbe:	2bff      	cmp	r3, #255	; 0xff
 8007fc0:	d116      	bne.n	8007ff0 <frameStatus+0xa8>
 8007fc2:	4b10      	ldr	r3, [pc, #64]	; (8008004 <frameStatus+0xbc>)
 8007fc4:	881b      	ldrh	r3, [r3, #0]
 8007fc6:	3b02      	subs	r3, #2
 8007fc8:	4a10      	ldr	r2, [pc, #64]	; (800800c <frameStatus+0xc4>)
 8007fca:	5cd3      	ldrb	r3, [r2, r3]
 8007fcc:	2bff      	cmp	r3, #255	; 0xff
 8007fce:	d10f      	bne.n	8007ff0 <frameStatus+0xa8>
 8007fd0:	4b0c      	ldr	r3, [pc, #48]	; (8008004 <frameStatus+0xbc>)
 8007fd2:	881b      	ldrh	r3, [r3, #0]
 8007fd4:	3b01      	subs	r3, #1
 8007fd6:	4a0d      	ldr	r2, [pc, #52]	; (800800c <frameStatus+0xc4>)
 8007fd8:	5cd3      	ldrb	r3, [r2, r3]
 8007fda:	2bff      	cmp	r3, #255	; 0xff
 8007fdc:	d108      	bne.n	8007ff0 <frameStatus+0xa8>
			frameStarted = 1;
 8007fde:	4b08      	ldr	r3, [pc, #32]	; (8008000 <frameStatus+0xb8>)
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	701a      	strb	r2, [r3, #0]
			frameIndex = bufferIndex;
 8007fe4:	4b07      	ldr	r3, [pc, #28]	; (8008004 <frameStatus+0xbc>)
 8007fe6:	881a      	ldrh	r2, [r3, #0]
 8007fe8:	4b0a      	ldr	r3, [pc, #40]	; (8008014 <frameStatus+0xcc>)
 8007fea:	801a      	strh	r2, [r3, #0]
 8007fec:	e000      	b.n	8007ff0 <frameStatus+0xa8>
		if((lidarBuf[bufferIndex - 3] == FRAME_BOUND) && (lidarBuf[bufferIndex - 2] == FRAME_BOUND) && (lidarBuf[bufferIndex - 1] == FRAME_BOUND)){
 8007fee:	bf00      	nop
			//frameIndex = 0;

		}
	}
	DataAcquiered = 0;
 8007ff0:	4b05      	ldr	r3, [pc, #20]	; (8008008 <frameStatus+0xc0>)
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	701a      	strb	r2, [r3, #0]
}
 8007ff6:	bf00      	nop
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffe:	4770      	bx	lr
 8008000:	200006a9 	.word	0x200006a9
 8008004:	2000194c 	.word	0x2000194c
 8008008:	2000194e 	.word	0x2000194e
 800800c:	20000d94 	.word	0x20000d94
 8008010:	200006a8 	.word	0x200006a8
 8008014:	200006aa 	.word	0x200006aa

08008018 <setFrameIndex>:

uint8_t setFrameIndex(uint16_t * frameIndex){
 8008018:	b480      	push	{r7}
 800801a:	b085      	sub	sp, #20
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
	uint16_t bound = *frameIndex;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	881b      	ldrh	r3, [r3, #0]
 8008024:	81fb      	strh	r3, [r7, #14]
	while(bound<3000){
 8008026:	e01e      	b.n	8008066 <setFrameIndex+0x4e>
		if((lidarBuf[bound - 3] == FRAME_BOUND)	//0xFF
 8008028:	89fb      	ldrh	r3, [r7, #14]
 800802a:	3b03      	subs	r3, #3
 800802c:	4a14      	ldr	r2, [pc, #80]	; (8008080 <setFrameIndex+0x68>)
 800802e:	5cd3      	ldrb	r3, [r2, r3]
 8008030:	2bff      	cmp	r3, #255	; 0xff
 8008032:	d115      	bne.n	8008060 <setFrameIndex+0x48>
		&& (lidarBuf[bound - 2] == FRAME_BOUND)	//0xFF
 8008034:	89fb      	ldrh	r3, [r7, #14]
 8008036:	3b02      	subs	r3, #2
 8008038:	4a11      	ldr	r2, [pc, #68]	; (8008080 <setFrameIndex+0x68>)
 800803a:	5cd3      	ldrb	r3, [r2, r3]
 800803c:	2bff      	cmp	r3, #255	; 0xff
 800803e:	d10f      	bne.n	8008060 <setFrameIndex+0x48>
		&& (lidarBuf[bound - 1] == FRAME_BOUND)	//0xFF
 8008040:	89fb      	ldrh	r3, [r7, #14]
 8008042:	3b01      	subs	r3, #1
 8008044:	4a0e      	ldr	r2, [pc, #56]	; (8008080 <setFrameIndex+0x68>)
 8008046:	5cd3      	ldrb	r3, [r2, r3]
 8008048:	2bff      	cmp	r3, #255	; 0xff
 800804a:	d109      	bne.n	8008060 <setFrameIndex+0x48>
		&& (lidarBuf[bound - 0] != FRAME_BOUND)){	//NcaptActifs
 800804c:	89fb      	ldrh	r3, [r7, #14]
 800804e:	4a0c      	ldr	r2, [pc, #48]	; (8008080 <setFrameIndex+0x68>)
 8008050:	5cd3      	ldrb	r3, [r2, r3]
 8008052:	2bff      	cmp	r3, #255	; 0xff
 8008054:	d004      	beq.n	8008060 <setFrameIndex+0x48>

			*frameIndex = bound;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	89fa      	ldrh	r2, [r7, #14]
 800805a:	801a      	strh	r2, [r3, #0]
			return 1;
 800805c:	2301      	movs	r3, #1
 800805e:	e008      	b.n	8008072 <setFrameIndex+0x5a>
		}
		else{
			bound++;
 8008060:	89fb      	ldrh	r3, [r7, #14]
 8008062:	3301      	adds	r3, #1
 8008064:	81fb      	strh	r3, [r7, #14]
	while(bound<3000){
 8008066:	89fb      	ldrh	r3, [r7, #14]
 8008068:	f640 32b7 	movw	r2, #2999	; 0xbb7
 800806c:	4293      	cmp	r3, r2
 800806e:	d9db      	bls.n	8008028 <setFrameIndex+0x10>
		}
	}
	return 0;
 8008070:	2300      	movs	r3, #0

}
 8008072:	4618      	mov	r0, r3
 8008074:	3714      	adds	r7, #20
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	20000d94 	.word	0x20000d94

08008084 <getRightEncoderCount>:
#include "odometry.h"


int16_t getRightEncoderCount() {
 8008084:	b480      	push	{r7}
 8008086:	b083      	sub	sp, #12
 8008088:	af00      	add	r7, sp, #0
	int16_t count = (int16_t) R_ENCODER.Instance->CNT;
 800808a:	4b08      	ldr	r3, [pc, #32]	; (80080ac <getRightEncoderCount+0x28>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008090:	80fb      	strh	r3, [r7, #6]
	R_ENCODER.Instance->CNT = 0;
 8008092:	4b06      	ldr	r3, [pc, #24]	; (80080ac <getRightEncoderCount+0x28>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	2200      	movs	r2, #0
 8008098:	625a      	str	r2, [r3, #36]	; 0x24
	return count;
 800809a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 800809e:	4618      	mov	r0, r3
 80080a0:	370c      	adds	r7, #12
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr
 80080aa:	bf00      	nop
 80080ac:	20000208 	.word	0x20000208

080080b0 <getLeftEncoderCount>:


int16_t getLeftEncoderCount() {
 80080b0:	b480      	push	{r7}
 80080b2:	b083      	sub	sp, #12
 80080b4:	af00      	add	r7, sp, #0
	int16_t count = (int16_t) L_ENCODER.Instance->CNT;
 80080b6:	4b08      	ldr	r3, [pc, #32]	; (80080d8 <getLeftEncoderCount+0x28>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080bc:	80fb      	strh	r3, [r7, #6]
	L_ENCODER.Instance->CNT = 0;
 80080be:	4b06      	ldr	r3, [pc, #24]	; (80080d8 <getLeftEncoderCount+0x28>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	2200      	movs	r2, #0
 80080c4:	625a      	str	r2, [r3, #36]	; 0x24
	return count;
 80080c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	370c      	adds	r7, #12
 80080ce:	46bd      	mov	sp, r7
 80080d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d4:	4770      	bx	lr
 80080d6:	bf00      	nop
 80080d8:	20000298 	.word	0x20000298
 80080dc:	00000000 	.word	0x00000000

080080e0 <odometry_updatePosition>:
float XstateMes = 0;
float YstateMes = 0;
float rKalmanCoeff[3] = {0.8, 0.8, 0.005};
float alphaKalmanCoeff[3] = {0.8, 0.8, 0.2};

void odometry_updatePosition() {
 80080e0:	b5b0      	push	{r4, r5, r7, lr}
 80080e2:	b08e      	sub	sp, #56	; 0x38
 80080e4:	af00      	add	r7, sp, #0
	float coeff = M_TWOPI * ODOMETRY_RADIUS / TICKS_PER_REV;
 80080e6:	4bac      	ldr	r3, [pc, #688]	; (8008398 <odometry_updatePosition+0x2b8>)
 80080e8:	637b      	str	r3, [r7, #52]	; 0x34
	float leftMov = getLeftEncoderCount() * coeff;
 80080ea:	f7ff ffe1 	bl	80080b0 <getLeftEncoderCount>
 80080ee:	4603      	mov	r3, r0
 80080f0:	ee07 3a90 	vmov	s15, r3
 80080f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80080f8:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80080fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008100:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	float rightMov = getRightEncoderCount() * coeff;
 8008104:	f7ff ffbe 	bl	8008084 <getRightEncoderCount>
 8008108:	4603      	mov	r3, r0
 800810a:	ee07 3a90 	vmov	s15, r3
 800810e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008112:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800811a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float dt = ODOMETRY_REFRESH;
 800811e:	4b9f      	ldr	r3, [pc, #636]	; (800839c <odometry_updatePosition+0x2bc>)
 8008120:	62bb      	str	r3, [r7, #40]	; 0x28
	float r =  (leftMov + rightMov)/2;
 8008122:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8008126:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800812a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800812e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8008132:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008136:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float alpha = (leftMov - rightMov)/ENTRAXE_ODOMETRY;
 800813a:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800813e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8008142:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008146:	ee17 0a90 	vmov	r0, s15
 800814a:	f7f8 fa1d 	bl	8000588 <__aeabi_f2d>
 800814e:	a386      	add	r3, pc, #536	; (adr r3, 8008368 <odometry_updatePosition+0x288>)
 8008150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008154:	f7f8 fb9a 	bl	800088c <__aeabi_ddiv>
 8008158:	4602      	mov	r2, r0
 800815a:	460b      	mov	r3, r1
 800815c:	4610      	mov	r0, r2
 800815e:	4619      	mov	r1, r3
 8008160:	f7f8 fd42 	bl	8000be8 <__aeabi_d2f>
 8008164:	4603      	mov	r3, r0
 8008166:	623b      	str	r3, [r7, #32]
	float previousRState = YstateCurr[0];
 8008168:	4b8d      	ldr	r3, [pc, #564]	; (80083a0 <odometry_updatePosition+0x2c0>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	61fb      	str	r3, [r7, #28]
	float previousXState = XstateCurr[0];
 800816e:	4b8d      	ldr	r3, [pc, #564]	; (80083a4 <odometry_updatePosition+0x2c4>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	61bb      	str	r3, [r7, #24]
	Kalman(XstateCurr, XstateFin, XstateMes, dt, alphaKalmanCoeff);
	alpha = XstateFin[0] - XstateCurr[0];
	//alpha = XstateCurr[0] - previousXState;*/


	float deltaX = r * cos(robot.angle + alpha/2);
 8008174:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008176:	f7f8 fa07 	bl	8000588 <__aeabi_f2d>
 800817a:	4604      	mov	r4, r0
 800817c:	460d      	mov	r5, r1
 800817e:	4b8a      	ldr	r3, [pc, #552]	; (80083a8 <odometry_updatePosition+0x2c8>)
 8008180:	ed93 7a02 	vldr	s14, [r3, #8]
 8008184:	edd7 6a08 	vldr	s13, [r7, #32]
 8008188:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800818c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8008190:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008194:	ee17 0a90 	vmov	r0, s15
 8008198:	f7f8 f9f6 	bl	8000588 <__aeabi_f2d>
 800819c:	4602      	mov	r2, r0
 800819e:	460b      	mov	r3, r1
 80081a0:	ec43 2b10 	vmov	d0, r2, r3
 80081a4:	f004 fd80 	bl	800cca8 <cos>
 80081a8:	ec53 2b10 	vmov	r2, r3, d0
 80081ac:	4620      	mov	r0, r4
 80081ae:	4629      	mov	r1, r5
 80081b0:	f7f8 fa42 	bl	8000638 <__aeabi_dmul>
 80081b4:	4602      	mov	r2, r0
 80081b6:	460b      	mov	r3, r1
 80081b8:	4610      	mov	r0, r2
 80081ba:	4619      	mov	r1, r3
 80081bc:	f7f8 fd14 	bl	8000be8 <__aeabi_d2f>
 80081c0:	4603      	mov	r3, r0
 80081c2:	617b      	str	r3, [r7, #20]
	float deltaY = r * sin(robot.angle + alpha/2);
 80081c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80081c6:	f7f8 f9df 	bl	8000588 <__aeabi_f2d>
 80081ca:	4604      	mov	r4, r0
 80081cc:	460d      	mov	r5, r1
 80081ce:	4b76      	ldr	r3, [pc, #472]	; (80083a8 <odometry_updatePosition+0x2c8>)
 80081d0:	ed93 7a02 	vldr	s14, [r3, #8]
 80081d4:	edd7 6a08 	vldr	s13, [r7, #32]
 80081d8:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80081dc:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80081e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80081e4:	ee17 0a90 	vmov	r0, s15
 80081e8:	f7f8 f9ce 	bl	8000588 <__aeabi_f2d>
 80081ec:	4602      	mov	r2, r0
 80081ee:	460b      	mov	r3, r1
 80081f0:	ec43 2b10 	vmov	d0, r2, r3
 80081f4:	f004 fdb8 	bl	800cd68 <sin>
 80081f8:	ec53 2b10 	vmov	r2, r3, d0
 80081fc:	4620      	mov	r0, r4
 80081fe:	4629      	mov	r1, r5
 8008200:	f7f8 fa1a 	bl	8000638 <__aeabi_dmul>
 8008204:	4602      	mov	r2, r0
 8008206:	460b      	mov	r3, r1
 8008208:	4610      	mov	r0, r2
 800820a:	4619      	mov	r1, r3
 800820c:	f7f8 fcec 	bl	8000be8 <__aeabi_d2f>
 8008210:	4603      	mov	r3, r0
 8008212:	613b      	str	r3, [r7, #16]


	robot.position.x += deltaX;
 8008214:	4b64      	ldr	r3, [pc, #400]	; (80083a8 <odometry_updatePosition+0x2c8>)
 8008216:	ed93 7a00 	vldr	s14, [r3]
 800821a:	edd7 7a05 	vldr	s15, [r7, #20]
 800821e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008222:	4b61      	ldr	r3, [pc, #388]	; (80083a8 <odometry_updatePosition+0x2c8>)
 8008224:	edc3 7a00 	vstr	s15, [r3]
	robot.position.y += deltaY;
 8008228:	4b5f      	ldr	r3, [pc, #380]	; (80083a8 <odometry_updatePosition+0x2c8>)
 800822a:	ed93 7a01 	vldr	s14, [r3, #4]
 800822e:	edd7 7a04 	vldr	s15, [r7, #16]
 8008232:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008236:	4b5c      	ldr	r3, [pc, #368]	; (80083a8 <odometry_updatePosition+0x2c8>)
 8008238:	edc3 7a01 	vstr	s15, [r3, #4]
	//robot.angle = XstateCurr[0];
	robot.angle += alpha;
 800823c:	4b5a      	ldr	r3, [pc, #360]	; (80083a8 <odometry_updatePosition+0x2c8>)
 800823e:	ed93 7a02 	vldr	s14, [r3, #8]
 8008242:	edd7 7a08 	vldr	s15, [r7, #32]
 8008246:	ee77 7a27 	vadd.f32	s15, s14, s15
 800824a:	4b57      	ldr	r3, [pc, #348]	; (80083a8 <odometry_updatePosition+0x2c8>)
 800824c:	edc3 7a02 	vstr	s15, [r3, #8]
	if((deltaX != 0) && (deltaY != 0))
	{
		robot.angle += atanf(deltaX/deltaY);
	}*/

	float currentSpeed = vector2_norm(vector2_new(deltaX, deltaY)) / dt;
 8008250:	edd7 0a04 	vldr	s1, [r7, #16]
 8008254:	ed97 0a05 	vldr	s0, [r7, #20]
 8008258:	f001 fc82 	bl	8009b60 <vector2_new>
 800825c:	eeb0 7a40 	vmov.f32	s14, s0
 8008260:	eef0 7a60 	vmov.f32	s15, s1
 8008264:	ed87 7a01 	vstr	s14, [r7, #4]
 8008268:	edc7 7a02 	vstr	s15, [r7, #8]
 800826c:	ed97 7a01 	vldr	s14, [r7, #4]
 8008270:	edd7 7a02 	vldr	s15, [r7, #8]
 8008274:	eeb0 0a47 	vmov.f32	s0, s14
 8008278:	eef0 0a67 	vmov.f32	s1, s15
 800827c:	f001 fc92 	bl	8009ba4 <vector2_norm>
 8008280:	eef0 6a40 	vmov.f32	s13, s0
 8008284:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8008288:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800828c:	edc7 7a03 	vstr	s15, [r7, #12]
	robot.measuredSpeed = robot.measuredSpeed*0.8 + currentSpeed*0.2;
 8008290:	4b45      	ldr	r3, [pc, #276]	; (80083a8 <odometry_updatePosition+0x2c8>)
 8008292:	69db      	ldr	r3, [r3, #28]
 8008294:	4618      	mov	r0, r3
 8008296:	f7f8 f977 	bl	8000588 <__aeabi_f2d>
 800829a:	a335      	add	r3, pc, #212	; (adr r3, 8008370 <odometry_updatePosition+0x290>)
 800829c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a0:	f7f8 f9ca 	bl	8000638 <__aeabi_dmul>
 80082a4:	4602      	mov	r2, r0
 80082a6:	460b      	mov	r3, r1
 80082a8:	4614      	mov	r4, r2
 80082aa:	461d      	mov	r5, r3
 80082ac:	68f8      	ldr	r0, [r7, #12]
 80082ae:	f7f8 f96b 	bl	8000588 <__aeabi_f2d>
 80082b2:	a331      	add	r3, pc, #196	; (adr r3, 8008378 <odometry_updatePosition+0x298>)
 80082b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b8:	f7f8 f9be 	bl	8000638 <__aeabi_dmul>
 80082bc:	4602      	mov	r2, r0
 80082be:	460b      	mov	r3, r1
 80082c0:	4620      	mov	r0, r4
 80082c2:	4629      	mov	r1, r5
 80082c4:	f7f8 f802 	bl	80002cc <__adddf3>
 80082c8:	4602      	mov	r2, r0
 80082ca:	460b      	mov	r3, r1
 80082cc:	4610      	mov	r0, r2
 80082ce:	4619      	mov	r1, r3
 80082d0:	f7f8 fc8a 	bl	8000be8 <__aeabi_d2f>
 80082d4:	4603      	mov	r3, r0
 80082d6:	4a34      	ldr	r2, [pc, #208]	; (80083a8 <odometry_updatePosition+0x2c8>)
 80082d8:	61d3      	str	r3, [r2, #28]
	//robot.measuredSpeed = vector2_norm(vector2_new(deltaX, deltaY)) / dt;

	if (robot.angle > M_PI)
 80082da:	4b33      	ldr	r3, [pc, #204]	; (80083a8 <odometry_updatePosition+0x2c8>)
 80082dc:	689b      	ldr	r3, [r3, #8]
 80082de:	4618      	mov	r0, r3
 80082e0:	f7f8 f952 	bl	8000588 <__aeabi_f2d>
 80082e4:	a326      	add	r3, pc, #152	; (adr r3, 8008380 <odometry_updatePosition+0x2a0>)
 80082e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ea:	f7f8 fc35 	bl	8000b58 <__aeabi_dcmpgt>
 80082ee:	4603      	mov	r3, r0
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d013      	beq.n	800831c <odometry_updatePosition+0x23c>
		robot.angle = robot.angle - M_TWOPI;
 80082f4:	4b2c      	ldr	r3, [pc, #176]	; (80083a8 <odometry_updatePosition+0x2c8>)
 80082f6:	689b      	ldr	r3, [r3, #8]
 80082f8:	4618      	mov	r0, r3
 80082fa:	f7f8 f945 	bl	8000588 <__aeabi_f2d>
 80082fe:	a322      	add	r3, pc, #136	; (adr r3, 8008388 <odometry_updatePosition+0x2a8>)
 8008300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008304:	f7f7 ffe0 	bl	80002c8 <__aeabi_dsub>
 8008308:	4602      	mov	r2, r0
 800830a:	460b      	mov	r3, r1
 800830c:	4610      	mov	r0, r2
 800830e:	4619      	mov	r1, r3
 8008310:	f7f8 fc6a 	bl	8000be8 <__aeabi_d2f>
 8008314:	4603      	mov	r3, r0
 8008316:	4a24      	ldr	r2, [pc, #144]	; (80083a8 <odometry_updatePosition+0x2c8>)
 8008318:	6093      	str	r3, [r2, #8]
		robot.angle = robot.angle + M_TWOPI;


	DEBUG_ODOMETRY("x: %.1fmm, y: %.1fmm, speed: %.1fmm, angle: %.1fdeg\r\n", robot.position.x, robot.position.y, robot.measuredSpeed, robot.angle/2/M_PI*360);
	//DEBUG_ODOMETRY("x: %.1fmm, y: %.1fmm, angle: %.1fdeg, vitesseY: %.2fmm, accelX: %.2fmm, accelY: %.2fmm\r\n", robot.position.x, robot.position.y, robot.angle/2/M_PI*360, XstateCurr[1], YstateCurr[1], XstateCurr[2], YstateCurr[2]);
}
 800831a:	e020      	b.n	800835e <odometry_updatePosition+0x27e>
	else if (robot.angle < -M_PI)
 800831c:	4b22      	ldr	r3, [pc, #136]	; (80083a8 <odometry_updatePosition+0x2c8>)
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	4618      	mov	r0, r3
 8008322:	f7f8 f931 	bl	8000588 <__aeabi_f2d>
 8008326:	a31a      	add	r3, pc, #104	; (adr r3, 8008390 <odometry_updatePosition+0x2b0>)
 8008328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832c:	f7f8 fbf6 	bl	8000b1c <__aeabi_dcmplt>
 8008330:	4603      	mov	r3, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	d100      	bne.n	8008338 <odometry_updatePosition+0x258>
}
 8008336:	e012      	b.n	800835e <odometry_updatePosition+0x27e>
		robot.angle = robot.angle + M_TWOPI;
 8008338:	4b1b      	ldr	r3, [pc, #108]	; (80083a8 <odometry_updatePosition+0x2c8>)
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	4618      	mov	r0, r3
 800833e:	f7f8 f923 	bl	8000588 <__aeabi_f2d>
 8008342:	a311      	add	r3, pc, #68	; (adr r3, 8008388 <odometry_updatePosition+0x2a8>)
 8008344:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008348:	f7f7 ffc0 	bl	80002cc <__adddf3>
 800834c:	4602      	mov	r2, r0
 800834e:	460b      	mov	r3, r1
 8008350:	4610      	mov	r0, r2
 8008352:	4619      	mov	r1, r3
 8008354:	f7f8 fc48 	bl	8000be8 <__aeabi_d2f>
 8008358:	4603      	mov	r3, r0
 800835a:	4a13      	ldr	r2, [pc, #76]	; (80083a8 <odometry_updatePosition+0x2c8>)
 800835c:	6093      	str	r3, [r2, #8]
}
 800835e:	bf00      	nop
 8008360:	3738      	adds	r7, #56	; 0x38
 8008362:	46bd      	mov	sp, r7
 8008364:	bdb0      	pop	{r4, r5, r7, pc}
 8008366:	bf00      	nop
 8008368:	66666666 	.word	0x66666666
 800836c:	40713e66 	.word	0x40713e66
 8008370:	9999999a 	.word	0x9999999a
 8008374:	3fe99999 	.word	0x3fe99999
 8008378:	9999999a 	.word	0x9999999a
 800837c:	3fc99999 	.word	0x3fc99999
 8008380:	54442d18 	.word	0x54442d18
 8008384:	400921fb 	.word	0x400921fb
 8008388:	54442d18 	.word	0x54442d18
 800838c:	401921fb 	.word	0x401921fb
 8008390:	54442d18 	.word	0x54442d18
 8008394:	c00921fb 	.word	0xc00921fb
 8008398:	3ca35ce2 	.word	0x3ca35ce2
 800839c:	3c23d70a 	.word	0x3c23d70a
 80083a0:	20000d14 	.word	0x20000d14
 80083a4:	20000d08 	.word	0x20000d08
 80083a8:	20000d38 	.word	0x20000d38

080083ac <odometry_setPosition>:


void odometry_setPosition(float x, float y) {
 80083ac:	b480      	push	{r7}
 80083ae:	b083      	sub	sp, #12
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	ed87 0a01 	vstr	s0, [r7, #4]
 80083b6:	edc7 0a00 	vstr	s1, [r7]
	robot.position.x = x;
 80083ba:	4a06      	ldr	r2, [pc, #24]	; (80083d4 <odometry_setPosition+0x28>)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6013      	str	r3, [r2, #0]
	robot.position.y = y;
 80083c0:	4a04      	ldr	r2, [pc, #16]	; (80083d4 <odometry_setPosition+0x28>)
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	6053      	str	r3, [r2, #4]
}
 80083c6:	bf00      	nop
 80083c8:	370c      	adds	r7, #12
 80083ca:	46bd      	mov	sp, r7
 80083cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d0:	4770      	bx	lr
 80083d2:	bf00      	nop
 80083d4:	20000d38 	.word	0x20000d38

080083d8 <odometry_setAngle>:


void odometry_setAngle(float angle) {
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
 80083de:	ed87 0a01 	vstr	s0, [r7, #4]
	robot.angle = angle;
 80083e2:	4a04      	ldr	r2, [pc, #16]	; (80083f4 <odometry_setAngle+0x1c>)
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6093      	str	r3, [r2, #8]
}
 80083e8:	bf00      	nop
 80083ea:	370c      	adds	r7, #12
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr
 80083f4:	20000d38 	.word	0x20000d38

080083f8 <odometry_startKalman>:

void odometry_startKalman()
{
 80083f8:	b580      	push	{r7, lr}
 80083fa:	af00      	add	r7, sp, #0
	XstateInit[0] = robot.angle;
 80083fc:	4b08      	ldr	r3, [pc, #32]	; (8008420 <odometry_startKalman+0x28>)
 80083fe:	689b      	ldr	r3, [r3, #8]
 8008400:	4a08      	ldr	r2, [pc, #32]	; (8008424 <odometry_startKalman+0x2c>)
 8008402:	6013      	str	r3, [r2, #0]

	KalmanInit(XstateInit,XstateFin,ODOMETRY_REFRESH);
 8008404:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8008428 <odometry_startKalman+0x30>
 8008408:	4908      	ldr	r1, [pc, #32]	; (800842c <odometry_startKalman+0x34>)
 800840a:	4806      	ldr	r0, [pc, #24]	; (8008424 <odometry_startKalman+0x2c>)
 800840c:	f7ff fae8 	bl	80079e0 <KalmanInit>
	KalmanInit(YstateInit,YstateFin,ODOMETRY_REFRESH);
 8008410:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8008428 <odometry_startKalman+0x30>
 8008414:	4906      	ldr	r1, [pc, #24]	; (8008430 <odometry_startKalman+0x38>)
 8008416:	4807      	ldr	r0, [pc, #28]	; (8008434 <odometry_startKalman+0x3c>)
 8008418:	f7ff fae2 	bl	80079e0 <KalmanInit>
}
 800841c:	bf00      	nop
 800841e:	bd80      	pop	{r7, pc}
 8008420:	20000d38 	.word	0x20000d38
 8008424:	20000cf0 	.word	0x20000cf0
 8008428:	3c23d70a 	.word	0x3c23d70a
 800842c:	20000d20 	.word	0x20000d20
 8008430:	20000d2c 	.word	0x20000d2c
 8008434:	20000cfc 	.word	0x20000cfc

08008438 <propulsion_initialize>:
float error2[3] = {0.0,0.0,0.0};
float t0 = 0.0;
float slowDownFactor = 0;
float speed = 0;

void propulsion_initialize() {
 8008438:	b580      	push	{r7, lr}
 800843a:	b084      	sub	sp, #16
 800843c:	af04      	add	r7, sp, #16
    robot.leftMotor = (Stepper*) malloc(sizeof(Stepper));
 800843e:	2018      	movs	r0, #24
 8008440:	f001 fcc4 	bl	8009dcc <malloc>
 8008444:	4603      	mov	r3, r0
 8008446:	461a      	mov	r2, r3
 8008448:	4b13      	ldr	r3, [pc, #76]	; (8008498 <propulsion_initialize+0x60>)
 800844a:	60da      	str	r2, [r3, #12]
    robot.rightMotor = (Stepper*) malloc(sizeof(Stepper));
 800844c:	2018      	movs	r0, #24
 800844e:	f001 fcbd 	bl	8009dcc <malloc>
 8008452:	4603      	mov	r3, r0
 8008454:	461a      	mov	r2, r3
 8008456:	4b10      	ldr	r3, [pc, #64]	; (8008498 <propulsion_initialize+0x60>)
 8008458:	615a      	str	r2, [r3, #20]

    drv8825_initialize(
 800845a:	4b0f      	ldr	r3, [pc, #60]	; (8008498 <propulsion_initialize+0x60>)
 800845c:	68d8      	ldr	r0, [r3, #12]
 800845e:	2300      	movs	r3, #0
 8008460:	9302      	str	r3, [sp, #8]
 8008462:	4b0e      	ldr	r3, [pc, #56]	; (800849c <propulsion_initialize+0x64>)
 8008464:	9301      	str	r3, [sp, #4]
 8008466:	4b0e      	ldr	r3, [pc, #56]	; (80084a0 <propulsion_initialize+0x68>)
 8008468:	9300      	str	r3, [sp, #0]
 800846a:	2304      	movs	r3, #4
 800846c:	4a0c      	ldr	r2, [pc, #48]	; (80084a0 <propulsion_initialize+0x68>)
 800846e:	2101      	movs	r1, #1
 8008470:	f7ff fb26 	bl	8007ac0 <drv8825_initialize>
        robot.leftMotor,
        L_MOTOR_EN_Pin, L_MOTOR_EN_GPIO_Port,
        L_MOTOR_DIR_Pin, L_MOTOR_DIR_GPIO_Port,
        &L_MOTOR_TIMER, TIM_CHANNEL_1
    );
    drv8825_initialize(
 8008474:	4b08      	ldr	r3, [pc, #32]	; (8008498 <propulsion_initialize+0x60>)
 8008476:	6958      	ldr	r0, [r3, #20]
 8008478:	230c      	movs	r3, #12
 800847a:	9302      	str	r3, [sp, #8]
 800847c:	4b09      	ldr	r3, [pc, #36]	; (80084a4 <propulsion_initialize+0x6c>)
 800847e:	9301      	str	r3, [sp, #4]
 8008480:	4b07      	ldr	r3, [pc, #28]	; (80084a0 <propulsion_initialize+0x68>)
 8008482:	9300      	str	r3, [sp, #0]
 8008484:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008488:	4a05      	ldr	r2, [pc, #20]	; (80084a0 <propulsion_initialize+0x68>)
 800848a:	2102      	movs	r1, #2
 800848c:	f7ff fb18 	bl	8007ac0 <drv8825_initialize>
        robot.rightMotor,
        R_MOTOR_EN_Pin, R_MOTOR_EN_GPIO_Port,
        R_MOTOR_DIR_Pin, R_MOTOR_DIR_GPIO_Port,
        &R_MOTOR_TIMER, TIM_CHANNEL_4
    );
}
 8008490:	bf00      	nop
 8008492:	46bd      	mov	sp, r7
 8008494:	bd80      	pop	{r7, pc}
 8008496:	bf00      	nop
 8008498:	20000d38 	.word	0x20000d38
 800849c:	20000448 	.word	0x20000448
 80084a0:	40020800 	.word	0x40020800
 80084a4:	20000400 	.word	0x20000400

080084a8 <propulsion_enableMotors>:


void propulsion_enableMotors() {
 80084a8:	b580      	push	{r7, lr}
 80084aa:	af00      	add	r7, sp, #0
    drv8825_enable(robot.leftMotor);
 80084ac:	4b05      	ldr	r3, [pc, #20]	; (80084c4 <propulsion_enableMotors+0x1c>)
 80084ae:	68db      	ldr	r3, [r3, #12]
 80084b0:	4618      	mov	r0, r3
 80084b2:	f7ff fb3a 	bl	8007b2a <drv8825_enable>
    drv8825_enable(robot.rightMotor);
 80084b6:	4b03      	ldr	r3, [pc, #12]	; (80084c4 <propulsion_enableMotors+0x1c>)
 80084b8:	695b      	ldr	r3, [r3, #20]
 80084ba:	4618      	mov	r0, r3
 80084bc:	f7ff fb35 	bl	8007b2a <drv8825_enable>
}
 80084c0:	bf00      	nop
 80084c2:	bd80      	pop	{r7, pc}
 80084c4:	20000d38 	.word	0x20000d38

080084c8 <propulsion_disableMotors>:


void propulsion_disableMotors() {
 80084c8:	b580      	push	{r7, lr}
 80084ca:	af00      	add	r7, sp, #0
    drv8825_disable(robot.leftMotor);
 80084cc:	4b05      	ldr	r3, [pc, #20]	; (80084e4 <propulsion_disableMotors+0x1c>)
 80084ce:	68db      	ldr	r3, [r3, #12]
 80084d0:	4618      	mov	r0, r3
 80084d2:	f7ff fb3a 	bl	8007b4a <drv8825_disable>
    drv8825_disable(robot.rightMotor);
 80084d6:	4b03      	ldr	r3, [pc, #12]	; (80084e4 <propulsion_disableMotors+0x1c>)
 80084d8:	695b      	ldr	r3, [r3, #20]
 80084da:	4618      	mov	r0, r3
 80084dc:	f7ff fb35 	bl	8007b4a <drv8825_disable>
}
 80084e0:	bf00      	nop
 80084e2:	bd80      	pop	{r7, pc}
 80084e4:	20000d38 	.word	0x20000d38

080084e8 <propulsion_setSpeeds>:


void propulsion_setSpeeds(float left, float right, float k) {
 80084e8:	b590      	push	{r4, r7, lr}
 80084ea:	b087      	sub	sp, #28
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	ed87 0a03 	vstr	s0, [r7, #12]
 80084f2:	edc7 0a02 	vstr	s1, [r7, #8]
 80084f6:	ed87 1a01 	vstr	s2, [r7, #4]

	float max_speed = MAX_MOTOR_SPEED*(1-atan(1000*fabs(k))*2/M_PI);
 80084fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80084fe:	eef0 7ae7 	vabs.f32	s15, s15
 8008502:	ee17 0a90 	vmov	r0, s15
 8008506:	f7f8 f83f 	bl	8000588 <__aeabi_f2d>
 800850a:	f04f 0200 	mov.w	r2, #0
 800850e:	4b78      	ldr	r3, [pc, #480]	; (80086f0 <propulsion_setSpeeds+0x208>)
 8008510:	f7f8 f892 	bl	8000638 <__aeabi_dmul>
 8008514:	4602      	mov	r2, r0
 8008516:	460b      	mov	r3, r1
 8008518:	ec43 2b17 	vmov	d7, r2, r3
 800851c:	eeb0 0a47 	vmov.f32	s0, s14
 8008520:	eef0 0a67 	vmov.f32	s1, s15
 8008524:	f004 fa20 	bl	800c968 <atan>
 8008528:	ec51 0b10 	vmov	r0, r1, d0
 800852c:	4602      	mov	r2, r0
 800852e:	460b      	mov	r3, r1
 8008530:	f7f7 fecc 	bl	80002cc <__adddf3>
 8008534:	4602      	mov	r2, r0
 8008536:	460b      	mov	r3, r1
 8008538:	4610      	mov	r0, r2
 800853a:	4619      	mov	r1, r3
 800853c:	a368      	add	r3, pc, #416	; (adr r3, 80086e0 <propulsion_setSpeeds+0x1f8>)
 800853e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008542:	f7f8 f9a3 	bl	800088c <__aeabi_ddiv>
 8008546:	4602      	mov	r2, r0
 8008548:	460b      	mov	r3, r1
 800854a:	f04f 0000 	mov.w	r0, #0
 800854e:	4969      	ldr	r1, [pc, #420]	; (80086f4 <propulsion_setSpeeds+0x20c>)
 8008550:	f7f7 feba 	bl	80002c8 <__aeabi_dsub>
 8008554:	4602      	mov	r2, r0
 8008556:	460b      	mov	r3, r1
 8008558:	4610      	mov	r0, r2
 800855a:	4619      	mov	r1, r3
 800855c:	f04f 0200 	mov.w	r2, #0
 8008560:	4b63      	ldr	r3, [pc, #396]	; (80086f0 <propulsion_setSpeeds+0x208>)
 8008562:	f7f8 f869 	bl	8000638 <__aeabi_dmul>
 8008566:	4602      	mov	r2, r0
 8008568:	460b      	mov	r3, r1
 800856a:	4610      	mov	r0, r2
 800856c:	4619      	mov	r1, r3
 800856e:	f7f8 fb3b 	bl	8000be8 <__aeabi_d2f>
 8008572:	4603      	mov	r3, r0
 8008574:	617b      	str	r3, [r7, #20]
	if ((max_speed < 400) && (MAX_MOTOR_SPEED >= 400))
 8008576:	edd7 7a05 	vldr	s15, [r7, #20]
 800857a:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 80086f8 <propulsion_setSpeeds+0x210>
 800857e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008586:	d501      	bpl.n	800858c <propulsion_setSpeeds+0xa4>
		max_speed = 400;
 8008588:	4b5c      	ldr	r3, [pc, #368]	; (80086fc <propulsion_setSpeeds+0x214>)
 800858a:	617b      	str	r3, [r7, #20]
	else if ((max_speed < 400) && (MAX_MOTOR_SPEED < 400))
		max_speed = MAX_MOTOR_SPEED;

    float greatestAbsoluteSpeed = fabs(fabs(left)>fabs(right)?left:right);
 800858c:	edd7 7a03 	vldr	s15, [r7, #12]
 8008590:	eeb0 7ae7 	vabs.f32	s14, s15
 8008594:	edd7 7a02 	vldr	s15, [r7, #8]
 8008598:	eef0 7ae7 	vabs.f32	s15, s15
 800859c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80085a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085a4:	dd04      	ble.n	80085b0 <propulsion_setSpeeds+0xc8>
 80085a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80085aa:	eef0 7ae7 	vabs.f32	s15, s15
 80085ae:	e003      	b.n	80085b8 <propulsion_setSpeeds+0xd0>
 80085b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80085b4:	eef0 7ae7 	vabs.f32	s15, s15
 80085b8:	edc7 7a04 	vstr	s15, [r7, #16]

    if (greatestAbsoluteSpeed > max_speed) {
 80085bc:	ed97 7a04 	vldr	s14, [r7, #16]
 80085c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80085c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80085c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085cc:	dd17      	ble.n	80085fe <propulsion_setSpeeds+0x116>
        left = left/greatestAbsoluteSpeed*max_speed;
 80085ce:	edd7 6a03 	vldr	s13, [r7, #12]
 80085d2:	ed97 7a04 	vldr	s14, [r7, #16]
 80085d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80085da:	ed97 7a05 	vldr	s14, [r7, #20]
 80085de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085e2:	edc7 7a03 	vstr	s15, [r7, #12]
        right = right/greatestAbsoluteSpeed*max_speed;
 80085e6:	edd7 6a02 	vldr	s13, [r7, #8]
 80085ea:	ed97 7a04 	vldr	s14, [r7, #16]
 80085ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80085f2:	ed97 7a05 	vldr	s14, [r7, #20]
 80085f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085fa:	edc7 7a02 	vstr	s15, [r7, #8]
    }

    robot.leftSpeed = left;
 80085fe:	4a40      	ldr	r2, [pc, #256]	; (8008700 <propulsion_setSpeeds+0x218>)
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6113      	str	r3, [r2, #16]
    drv8825_setDirection(robot.leftMotor, (left < 0)?NEGATIVE:POSITIVE);
 8008604:	4b3e      	ldr	r3, [pc, #248]	; (8008700 <propulsion_setSpeeds+0x218>)
 8008606:	68da      	ldr	r2, [r3, #12]
 8008608:	edd7 7a03 	vldr	s15, [r7, #12]
 800860c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008610:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008614:	bf4c      	ite	mi
 8008616:	2301      	movmi	r3, #1
 8008618:	2300      	movpl	r3, #0
 800861a:	b2db      	uxtb	r3, r3
 800861c:	f083 0301 	eor.w	r3, r3, #1
 8008620:	b2db      	uxtb	r3, r3
 8008622:	b2db      	uxtb	r3, r3
 8008624:	4619      	mov	r1, r3
 8008626:	4610      	mov	r0, r2
 8008628:	f7ff fa6d 	bl	8007b06 <drv8825_setDirection>
    drv8825_setRotationSpeed(robot.leftMotor, 60 * fabsf(left) / (2*M_PI*WHEEL_RADIUS));
 800862c:	4b34      	ldr	r3, [pc, #208]	; (8008700 <propulsion_setSpeeds+0x218>)
 800862e:	68dc      	ldr	r4, [r3, #12]
 8008630:	edd7 7a03 	vldr	s15, [r7, #12]
 8008634:	eef0 7ae7 	vabs.f32	s15, s15
 8008638:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8008704 <propulsion_setSpeeds+0x21c>
 800863c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008640:	ee17 0a90 	vmov	r0, s15
 8008644:	f7f7 ffa0 	bl	8000588 <__aeabi_f2d>
 8008648:	a327      	add	r3, pc, #156	; (adr r3, 80086e8 <propulsion_setSpeeds+0x200>)
 800864a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800864e:	f7f8 f91d 	bl	800088c <__aeabi_ddiv>
 8008652:	4602      	mov	r2, r0
 8008654:	460b      	mov	r3, r1
 8008656:	4610      	mov	r0, r2
 8008658:	4619      	mov	r1, r3
 800865a:	f7f8 fac5 	bl	8000be8 <__aeabi_d2f>
 800865e:	4603      	mov	r3, r0
 8008660:	ee00 3a10 	vmov	s0, r3
 8008664:	4620      	mov	r0, r4
 8008666:	f7ff fb21 	bl	8007cac <drv8825_setRotationSpeed>

    robot.rightSpeed = right;
 800866a:	4a25      	ldr	r2, [pc, #148]	; (8008700 <propulsion_setSpeeds+0x218>)
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	6193      	str	r3, [r2, #24]
    drv8825_setDirection(robot.rightMotor, (right < 0)?NEGATIVE:POSITIVE);
 8008670:	4b23      	ldr	r3, [pc, #140]	; (8008700 <propulsion_setSpeeds+0x218>)
 8008672:	695a      	ldr	r2, [r3, #20]
 8008674:	edd7 7a02 	vldr	s15, [r7, #8]
 8008678:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800867c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008680:	bf4c      	ite	mi
 8008682:	2301      	movmi	r3, #1
 8008684:	2300      	movpl	r3, #0
 8008686:	b2db      	uxtb	r3, r3
 8008688:	f083 0301 	eor.w	r3, r3, #1
 800868c:	b2db      	uxtb	r3, r3
 800868e:	b2db      	uxtb	r3, r3
 8008690:	4619      	mov	r1, r3
 8008692:	4610      	mov	r0, r2
 8008694:	f7ff fa37 	bl	8007b06 <drv8825_setDirection>
    drv8825_setRotationSpeed(robot.rightMotor, 60 * fabsf(right) / (2*M_PI*WHEEL_RADIUS));
 8008698:	4b19      	ldr	r3, [pc, #100]	; (8008700 <propulsion_setSpeeds+0x218>)
 800869a:	695c      	ldr	r4, [r3, #20]
 800869c:	edd7 7a02 	vldr	s15, [r7, #8]
 80086a0:	eef0 7ae7 	vabs.f32	s15, s15
 80086a4:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8008704 <propulsion_setSpeeds+0x21c>
 80086a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80086ac:	ee17 0a90 	vmov	r0, s15
 80086b0:	f7f7 ff6a 	bl	8000588 <__aeabi_f2d>
 80086b4:	a30c      	add	r3, pc, #48	; (adr r3, 80086e8 <propulsion_setSpeeds+0x200>)
 80086b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ba:	f7f8 f8e7 	bl	800088c <__aeabi_ddiv>
 80086be:	4602      	mov	r2, r0
 80086c0:	460b      	mov	r3, r1
 80086c2:	4610      	mov	r0, r2
 80086c4:	4619      	mov	r1, r3
 80086c6:	f7f8 fa8f 	bl	8000be8 <__aeabi_d2f>
 80086ca:	4603      	mov	r3, r0
 80086cc:	ee00 3a10 	vmov	s0, r3
 80086d0:	4620      	mov	r0, r4
 80086d2:	f7ff faeb 	bl	8007cac <drv8825_setRotationSpeed>
}
 80086d6:	bf00      	nop
 80086d8:	371c      	adds	r7, #28
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd90      	pop	{r4, r7, pc}
 80086de:	bf00      	nop
 80086e0:	54442d18 	.word	0x54442d18
 80086e4:	400921fb 	.word	0x400921fb
 80086e8:	2955385e 	.word	0x2955385e
 80086ec:	406f6a7a 	.word	0x406f6a7a
 80086f0:	408f4000 	.word	0x408f4000
 80086f4:	3ff00000 	.word	0x3ff00000
 80086f8:	43c80000 	.word	0x43c80000
 80086fc:	43c80000 	.word	0x43c80000
 8008700:	20000d38 	.word	0x20000d38
 8008704:	42700000 	.word	0x42700000

08008708 <getAngleError>:
    else if (robot.angle < -M_PI)
        robot.angle = robot.angle + M_TWOPI;
}


float getAngleError(Bezier* b, float t, Vector2 p, Direction dir) {
 8008708:	b5b0      	push	{r4, r5, r7, lr}
 800870a:	b08e      	sub	sp, #56	; 0x38
 800870c:	af00      	add	r7, sp, #0
 800870e:	6178      	str	r0, [r7, #20]
 8008710:	ed87 0a04 	vstr	s0, [r7, #16]
 8008714:	eeb0 7a60 	vmov.f32	s14, s1
 8008718:	eef0 7a41 	vmov.f32	s15, s2
 800871c:	460b      	mov	r3, r1
 800871e:	ed87 7a02 	vstr	s14, [r7, #8]
 8008722:	edc7 7a03 	vstr	s15, [r7, #12]
 8008726:	71fb      	strb	r3, [r7, #7]
    Vector2 tangent = bezier_deriv1(b, t);
 8008728:	ed97 0a04 	vldr	s0, [r7, #16]
 800872c:	6978      	ldr	r0, [r7, #20]
 800872e:	f7fe fd44 	bl	80071ba <bezier_deriv1>
 8008732:	eeb0 7a40 	vmov.f32	s14, s0
 8008736:	eef0 7a60 	vmov.f32	s15, s1
 800873a:	ed87 7a09 	vstr	s14, [r7, #36]	; 0x24
 800873e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    Vector2 displacement = vector2_diff(p, robot.position);
 8008742:	4b69      	ldr	r3, [pc, #420]	; (80088e8 <getAngleError+0x1e0>)
 8008744:	ed93 6a00 	vldr	s12, [r3]
 8008748:	edd3 6a01 	vldr	s13, [r3, #4]
 800874c:	ed97 7a02 	vldr	s14, [r7, #8]
 8008750:	edd7 7a03 	vldr	s15, [r7, #12]
 8008754:	eeb0 1a46 	vmov.f32	s2, s12
 8008758:	eef0 1a66 	vmov.f32	s3, s13
 800875c:	eeb0 0a47 	vmov.f32	s0, s14
 8008760:	eef0 0a67 	vmov.f32	s1, s15
 8008764:	f001 fab2 	bl	8009ccc <vector2_diff>
 8008768:	eeb0 7a40 	vmov.f32	s14, s0
 800876c:	eef0 7a60 	vmov.f32	s15, s1
 8008770:	ed87 7a07 	vstr	s14, [r7, #28]
 8008774:	edc7 7a08 	vstr	s15, [r7, #32]

    float sign = vector2_cross(displacement, tangent); // (vaut -1, 0 ou 1)
 8008778:	ed97 6a09 	vldr	s12, [r7, #36]	; 0x24
 800877c:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8008780:	ed97 7a07 	vldr	s14, [r7, #28]
 8008784:	edd7 7a08 	vldr	s15, [r7, #32]
 8008788:	eeb0 1a46 	vmov.f32	s2, s12
 800878c:	eef0 1a66 	vmov.f32	s3, s13
 8008790:	eeb0 0a47 	vmov.f32	s0, s14
 8008794:	eef0 0a67 	vmov.f32	s1, s15
 8008798:	f001 fad2 	bl	8009d40 <vector2_cross>
 800879c:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
    sign /= (sign != 0)?fabs(sign):1;
 80087a0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80087a2:	f7f7 fef1 	bl	8000588 <__aeabi_f2d>
 80087a6:	4604      	mov	r4, r0
 80087a8:	460d      	mov	r5, r1
 80087aa:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80087ae:	eef5 7a40 	vcmp.f32	s15, #0.0
 80087b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087b6:	d00a      	beq.n	80087ce <getAngleError+0xc6>
 80087b8:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80087bc:	eef0 7ae7 	vabs.f32	s15, s15
 80087c0:	ee17 0a90 	vmov	r0, s15
 80087c4:	f7f7 fee0 	bl	8000588 <__aeabi_f2d>
 80087c8:	4602      	mov	r2, r0
 80087ca:	460b      	mov	r3, r1
 80087cc:	e002      	b.n	80087d4 <getAngleError+0xcc>
 80087ce:	f04f 0200 	mov.w	r2, #0
 80087d2:	4b46      	ldr	r3, [pc, #280]	; (80088ec <getAngleError+0x1e4>)
 80087d4:	4620      	mov	r0, r4
 80087d6:	4629      	mov	r1, r5
 80087d8:	f7f8 f858 	bl	800088c <__aeabi_ddiv>
 80087dc:	4602      	mov	r2, r0
 80087de:	460b      	mov	r3, r1
 80087e0:	4610      	mov	r0, r2
 80087e2:	4619      	mov	r1, r3
 80087e4:	f7f8 fa00 	bl	8000be8 <__aeabi_d2f>
 80087e8:	4603      	mov	r3, r0
 80087ea:	637b      	str	r3, [r7, #52]	; 0x34
    float signedDistance = sign * vector2_norm(displacement);
 80087ec:	ed97 7a07 	vldr	s14, [r7, #28]
 80087f0:	edd7 7a08 	vldr	s15, [r7, #32]
 80087f4:	eeb0 0a47 	vmov.f32	s0, s14
 80087f8:	eef0 0a67 	vmov.f32	s1, s15
 80087fc:	f001 f9d2 	bl	8009ba4 <vector2_norm>
 8008800:	eeb0 7a40 	vmov.f32	s14, s0
 8008804:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8008808:	ee67 7a87 	vmul.f32	s15, s15, s14
 800880c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

    DEBUG_PROPULSION("dist: %.1fmm, ", signedDistance);
 8008810:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008812:	f7f7 feb9 	bl	8000588 <__aeabi_f2d>
 8008816:	4602      	mov	r2, r0
 8008818:	460b      	mov	r3, r1
 800881a:	4835      	ldr	r0, [pc, #212]	; (80088f0 <getAngleError+0x1e8>)
 800881c:	f002 f8a0 	bl	800a960 <iprintf>

    float angleError = (vector2_angle(tangent) - atan(signedDistance / 200.0))
 8008820:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8008824:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8008828:	eeb0 0a47 	vmov.f32	s0, s14
 800882c:	eef0 0a67 	vmov.f32	s1, s15
 8008830:	f001 f9e9 	bl	8009c06 <vector2_angle>
 8008834:	ee10 3a10 	vmov	r3, s0
 8008838:	4618      	mov	r0, r3
 800883a:	f7f7 fea5 	bl	8000588 <__aeabi_f2d>
 800883e:	4604      	mov	r4, r0
 8008840:	460d      	mov	r5, r1
 8008842:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008844:	f7f7 fea0 	bl	8000588 <__aeabi_f2d>
 8008848:	f04f 0200 	mov.w	r2, #0
 800884c:	4b29      	ldr	r3, [pc, #164]	; (80088f4 <getAngleError+0x1ec>)
 800884e:	f7f8 f81d 	bl	800088c <__aeabi_ddiv>
 8008852:	4602      	mov	r2, r0
 8008854:	460b      	mov	r3, r1
 8008856:	ec43 2b17 	vmov	d7, r2, r3
 800885a:	eeb0 0a47 	vmov.f32	s0, s14
 800885e:	eef0 0a67 	vmov.f32	s1, s15
 8008862:	f004 f881 	bl	800c968 <atan>
 8008866:	ec53 2b10 	vmov	r2, r3, d0
 800886a:	4620      	mov	r0, r4
 800886c:	4629      	mov	r1, r5
 800886e:	f7f7 fd2b 	bl	80002c8 <__aeabi_dsub>
 8008872:	4602      	mov	r2, r0
 8008874:	460b      	mov	r3, r1
 8008876:	4614      	mov	r4, r2
 8008878:	461d      	mov	r5, r3
            - (robot.angle + (dir==BACKWARD?M_PI:0));
 800887a:	4b1b      	ldr	r3, [pc, #108]	; (80088e8 <getAngleError+0x1e0>)
 800887c:	689b      	ldr	r3, [r3, #8]
 800887e:	4618      	mov	r0, r3
 8008880:	f7f7 fe82 	bl	8000588 <__aeabi_f2d>
 8008884:	4602      	mov	r2, r0
 8008886:	460b      	mov	r3, r1
 8008888:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800888c:	f1b1 3fff 	cmp.w	r1, #4294967295
 8008890:	d103      	bne.n	800889a <getAngleError+0x192>
 8008892:	a113      	add	r1, pc, #76	; (adr r1, 80088e0 <getAngleError+0x1d8>)
 8008894:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008898:	e003      	b.n	80088a2 <getAngleError+0x19a>
 800889a:	f04f 0000 	mov.w	r0, #0
 800889e:	f04f 0100 	mov.w	r1, #0
 80088a2:	f7f7 fd13 	bl	80002cc <__adddf3>
 80088a6:	4602      	mov	r2, r0
 80088a8:	460b      	mov	r3, r1
 80088aa:	4620      	mov	r0, r4
 80088ac:	4629      	mov	r1, r5
 80088ae:	f7f7 fd0b 	bl	80002c8 <__aeabi_dsub>
 80088b2:	4602      	mov	r2, r0
 80088b4:	460b      	mov	r3, r1
    float angleError = (vector2_angle(tangent) - atan(signedDistance / 200.0))
 80088b6:	4610      	mov	r0, r2
 80088b8:	4619      	mov	r1, r3
 80088ba:	f7f8 f995 	bl	8000be8 <__aeabi_d2f>
 80088be:	4603      	mov	r3, r0
 80088c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    angleError = standardAngle(angleError); // (entre -pi et pi)
 80088c2:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 80088c6:	f000 fc2b 	bl	8009120 <standardAngle>
 80088ca:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c

    return angleError;
 80088ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088d0:	ee07 3a90 	vmov	s15, r3
}
 80088d4:	eeb0 0a67 	vmov.f32	s0, s15
 80088d8:	3738      	adds	r7, #56	; 0x38
 80088da:	46bd      	mov	sp, r7
 80088dc:	bdb0      	pop	{r4, r5, r7, pc}
 80088de:	bf00      	nop
 80088e0:	54442d18 	.word	0x54442d18
 80088e4:	400921fb 	.word	0x400921fb
 80088e8:	20000d38 	.word	0x20000d38
 80088ec:	3ff00000 	.word	0x3ff00000
 80088f0:	0800f05c 	.word	0x0800f05c
 80088f4:	40690000 	.word	0x40690000

080088f8 <getRobotSpeed>:


float getRobotSpeed(Bezier* b,float t, float angleError, Direction dir, float initialSpeed, float finalSpeed) {
 80088f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80088fc:	ed2d 8b02 	vpush	{d8}
 8008900:	b086      	sub	sp, #24
 8008902:	af00      	add	r7, sp, #0
 8008904:	6178      	str	r0, [r7, #20]
 8008906:	ed87 0a04 	vstr	s0, [r7, #16]
 800890a:	edc7 0a03 	vstr	s1, [r7, #12]
 800890e:	460b      	mov	r3, r1
 8008910:	ed87 1a01 	vstr	s2, [r7, #4]
 8008914:	edc7 1a00 	vstr	s3, [r7]
 8008918:	72fb      	strb	r3, [r7, #11]
	slowDownFactor = 1 - fabs(Pcorr(10, error[0]))/M_PI;
 800891a:	4bbd      	ldr	r3, [pc, #756]	; (8008c10 <getRobotSpeed+0x318>)
 800891c:	edd3 7a00 	vldr	s15, [r3]
 8008920:	eef0 0a67 	vmov.f32	s1, s15
 8008924:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8008928:	f7fe ff20 	bl	800776c <Pcorr>
 800892c:	eef0 7a40 	vmov.f32	s15, s0
 8008930:	eef0 7ae7 	vabs.f32	s15, s15
 8008934:	ee17 0a90 	vmov	r0, s15
 8008938:	f7f7 fe26 	bl	8000588 <__aeabi_f2d>
 800893c:	a3ae      	add	r3, pc, #696	; (adr r3, 8008bf8 <getRobotSpeed+0x300>)
 800893e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008942:	f7f7 ffa3 	bl	800088c <__aeabi_ddiv>
 8008946:	4602      	mov	r2, r0
 8008948:	460b      	mov	r3, r1
 800894a:	f04f 0000 	mov.w	r0, #0
 800894e:	49b1      	ldr	r1, [pc, #708]	; (8008c14 <getRobotSpeed+0x31c>)
 8008950:	f7f7 fcba 	bl	80002c8 <__aeabi_dsub>
 8008954:	4602      	mov	r2, r0
 8008956:	460b      	mov	r3, r1
 8008958:	4610      	mov	r0, r2
 800895a:	4619      	mov	r1, r3
 800895c:	f7f8 f944 	bl	8000be8 <__aeabi_d2f>
 8008960:	4603      	mov	r3, r0
 8008962:	4aad      	ldr	r2, [pc, #692]	; (8008c18 <getRobotSpeed+0x320>)
 8008964:	6013      	str	r3, [r2, #0]
    slowDownFactor = 1 - fabs(Icorr(5,error[0], &angleErrorIntegral2,0.5)+Pcorr(4,error[0])+Dcorr(error,0.4*fabs(speed/1000),t-t0)-0.1*(1-slowDownFactor))/M_PI;
 8008966:	4baa      	ldr	r3, [pc, #680]	; (8008c10 <getRobotSpeed+0x318>)
 8008968:	edd3 7a00 	vldr	s15, [r3]
 800896c:	eeb6 1a00 	vmov.f32	s2, #96	; 0x3f000000  0.5
 8008970:	48aa      	ldr	r0, [pc, #680]	; (8008c1c <getRobotSpeed+0x324>)
 8008972:	eef0 0a67 	vmov.f32	s1, s15
 8008976:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 800897a:	f7fe ff0b 	bl	8007794 <Icorr>
 800897e:	eeb0 8a40 	vmov.f32	s16, s0
 8008982:	4ba3      	ldr	r3, [pc, #652]	; (8008c10 <getRobotSpeed+0x318>)
 8008984:	edd3 7a00 	vldr	s15, [r3]
 8008988:	eef0 0a67 	vmov.f32	s1, s15
 800898c:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
 8008990:	f7fe feec 	bl	800776c <Pcorr>
 8008994:	eef0 7a40 	vmov.f32	s15, s0
 8008998:	ee38 8a27 	vadd.f32	s16, s16, s15
 800899c:	4ba0      	ldr	r3, [pc, #640]	; (8008c20 <getRobotSpeed+0x328>)
 800899e:	ed93 7a00 	vldr	s14, [r3]
 80089a2:	eddf 6aa0 	vldr	s13, [pc, #640]	; 8008c24 <getRobotSpeed+0x32c>
 80089a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80089aa:	eef0 7ae7 	vabs.f32	s15, s15
 80089ae:	ee17 0a90 	vmov	r0, s15
 80089b2:	f7f7 fde9 	bl	8000588 <__aeabi_f2d>
 80089b6:	a392      	add	r3, pc, #584	; (adr r3, 8008c00 <getRobotSpeed+0x308>)
 80089b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089bc:	f7f7 fe3c 	bl	8000638 <__aeabi_dmul>
 80089c0:	4602      	mov	r2, r0
 80089c2:	460b      	mov	r3, r1
 80089c4:	4610      	mov	r0, r2
 80089c6:	4619      	mov	r1, r3
 80089c8:	f7f8 f90e 	bl	8000be8 <__aeabi_d2f>
 80089cc:	4602      	mov	r2, r0
 80089ce:	4b96      	ldr	r3, [pc, #600]	; (8008c28 <getRobotSpeed+0x330>)
 80089d0:	edd3 7a00 	vldr	s15, [r3]
 80089d4:	ed97 7a04 	vldr	s14, [r7, #16]
 80089d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80089dc:	eef0 0a67 	vmov.f32	s1, s15
 80089e0:	ee00 2a10 	vmov	s0, r2
 80089e4:	488a      	ldr	r0, [pc, #552]	; (8008c10 <getRobotSpeed+0x318>)
 80089e6:	f7fe ff4f 	bl	8007888 <Dcorr>
 80089ea:	eef0 7a40 	vmov.f32	s15, s0
 80089ee:	ee78 7a27 	vadd.f32	s15, s16, s15
 80089f2:	ee17 0a90 	vmov	r0, s15
 80089f6:	f7f7 fdc7 	bl	8000588 <__aeabi_f2d>
 80089fa:	4680      	mov	r8, r0
 80089fc:	4689      	mov	r9, r1
 80089fe:	4b86      	ldr	r3, [pc, #536]	; (8008c18 <getRobotSpeed+0x320>)
 8008a00:	edd3 7a00 	vldr	s15, [r3]
 8008a04:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008a08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008a0c:	ee17 0a90 	vmov	r0, s15
 8008a10:	f7f7 fdba 	bl	8000588 <__aeabi_f2d>
 8008a14:	a37c      	add	r3, pc, #496	; (adr r3, 8008c08 <getRobotSpeed+0x310>)
 8008a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a1a:	f7f7 fe0d 	bl	8000638 <__aeabi_dmul>
 8008a1e:	4602      	mov	r2, r0
 8008a20:	460b      	mov	r3, r1
 8008a22:	4640      	mov	r0, r8
 8008a24:	4649      	mov	r1, r9
 8008a26:	f7f7 fc4f 	bl	80002c8 <__aeabi_dsub>
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	460b      	mov	r3, r1
 8008a2e:	4614      	mov	r4, r2
 8008a30:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8008a34:	a370      	add	r3, pc, #448	; (adr r3, 8008bf8 <getRobotSpeed+0x300>)
 8008a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a3a:	4620      	mov	r0, r4
 8008a3c:	4629      	mov	r1, r5
 8008a3e:	f7f7 ff25 	bl	800088c <__aeabi_ddiv>
 8008a42:	4602      	mov	r2, r0
 8008a44:	460b      	mov	r3, r1
 8008a46:	f04f 0000 	mov.w	r0, #0
 8008a4a:	4972      	ldr	r1, [pc, #456]	; (8008c14 <getRobotSpeed+0x31c>)
 8008a4c:	f7f7 fc3c 	bl	80002c8 <__aeabi_dsub>
 8008a50:	4602      	mov	r2, r0
 8008a52:	460b      	mov	r3, r1
 8008a54:	4610      	mov	r0, r2
 8008a56:	4619      	mov	r1, r3
 8008a58:	f7f8 f8c6 	bl	8000be8 <__aeabi_d2f>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	4a6e      	ldr	r2, [pc, #440]	; (8008c18 <getRobotSpeed+0x320>)
 8008a60:	6013      	str	r3, [r2, #0]
    angleErrorIntegral2 = (angleErrorIntegral2 > 1?1: angleErrorIntegral2);
 8008a62:	4b6e      	ldr	r3, [pc, #440]	; (8008c1c <getRobotSpeed+0x324>)
 8008a64:	edd3 7a00 	vldr	s15, [r3]
 8008a68:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008a6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a74:	dd02      	ble.n	8008a7c <getRobotSpeed+0x184>
 8008a76:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8008a7a:	e001      	b.n	8008a80 <getRobotSpeed+0x188>
 8008a7c:	4b67      	ldr	r3, [pc, #412]	; (8008c1c <getRobotSpeed+0x324>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a66      	ldr	r2, [pc, #408]	; (8008c1c <getRobotSpeed+0x324>)
 8008a82:	6013      	str	r3, [r2, #0]
    slowDownFactor = slowDownFactor>0?slowDownFactor:0;
 8008a84:	4b64      	ldr	r3, [pc, #400]	; (8008c18 <getRobotSpeed+0x320>)
 8008a86:	edd3 7a00 	vldr	s15, [r3]
 8008a8a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008a8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a92:	dd02      	ble.n	8008a9a <getRobotSpeed+0x1a2>
 8008a94:	4b60      	ldr	r3, [pc, #384]	; (8008c18 <getRobotSpeed+0x320>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	e001      	b.n	8008a9e <getRobotSpeed+0x1a6>
 8008a9a:	f04f 0300 	mov.w	r3, #0
 8008a9e:	4a5e      	ldr	r2, [pc, #376]	; (8008c18 <getRobotSpeed+0x320>)
 8008aa0:	6013      	str	r3, [r2, #0]

    /*float k = bezier_curvature(b,t);
    float turnFactor =(1-fabs(300*k) > 0.5?1-fabs(300*k):0.5);*/

    //speed = (dir==BACKWARD?-1:1) * slowDownFactor*turnFactor;
    speed = (dir==BACKWARD?-1:1) * slowDownFactor;
 8008aa2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8008aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008aaa:	d102      	bne.n	8008ab2 <getRobotSpeed+0x1ba>
 8008aac:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008ab0:	e001      	b.n	8008ab6 <getRobotSpeed+0x1be>
 8008ab2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008ab6:	4b58      	ldr	r3, [pc, #352]	; (8008c18 <getRobotSpeed+0x320>)
 8008ab8:	edd3 7a00 	vldr	s15, [r3]
 8008abc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ac0:	4b57      	ldr	r3, [pc, #348]	; (8008c20 <getRobotSpeed+0x328>)
 8008ac2:	edc3 7a00 	vstr	s15, [r3]
    if (initialSpeed < 1 && finalSpeed < 1)
 8008ac6:	edd7 7a01 	vldr	s15, [r7, #4]
 8008aca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008ace:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ad6:	d51f      	bpl.n	8008b18 <getRobotSpeed+0x220>
 8008ad8:	edd7 7a00 	vldr	s15, [r7]
 8008adc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008ae0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ae8:	d516      	bpl.n	8008b18 <getRobotSpeed+0x220>
        speed *= 600*(1-t) + 20;
 8008aea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008aee:	edd7 7a04 	vldr	s15, [r7, #16]
 8008af2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008af6:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8008c2c <getRobotSpeed+0x334>
 8008afa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008afe:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8008b02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b06:	4b46      	ldr	r3, [pc, #280]	; (8008c20 <getRobotSpeed+0x328>)
 8008b08:	edd3 7a00 	vldr	s15, [r3]
 8008b0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b10:	4b43      	ldr	r3, [pc, #268]	; (8008c20 <getRobotSpeed+0x328>)
 8008b12:	edc3 7a00 	vstr	s15, [r3]
 8008b16:	e01d      	b.n	8008b54 <getRobotSpeed+0x25c>
    else
        speed *= initialSpeed*(1-t) + finalSpeed*t + 50;
 8008b18:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008b1c:	edd7 7a04 	vldr	s15, [r7, #16]
 8008b20:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008b24:	edd7 7a01 	vldr	s15, [r7, #4]
 8008b28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008b2c:	edd7 6a00 	vldr	s13, [r7]
 8008b30:	edd7 7a04 	vldr	s15, [r7, #16]
 8008b34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008b38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008b3c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8008c30 <getRobotSpeed+0x338>
 8008b40:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008b44:	4b36      	ldr	r3, [pc, #216]	; (8008c20 <getRobotSpeed+0x328>)
 8008b46:	edd3 7a00 	vldr	s15, [r3]
 8008b4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008b4e:	4b34      	ldr	r3, [pc, #208]	; (8008c20 <getRobotSpeed+0x328>)
 8008b50:	edc3 7a00 	vstr	s15, [r3]

    // Limite les accelerations brutales
    if (fabs(speed) > robot.measuredSpeed + K_ACCEL)
 8008b54:	4b32      	ldr	r3, [pc, #200]	; (8008c20 <getRobotSpeed+0x328>)
 8008b56:	edd3 7a00 	vldr	s15, [r3]
 8008b5a:	eeb0 7ae7 	vabs.f32	s14, s15
 8008b5e:	4b35      	ldr	r3, [pc, #212]	; (8008c34 <getRobotSpeed+0x33c>)
 8008b60:	edd3 7a07 	vldr	s15, [r3, #28]
 8008b64:	eef3 6a0e 	vmov.f32	s13, #62	; 0x41f00000  30.0
 8008b68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008b6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b74:	dd33      	ble.n	8008bde <getRobotSpeed+0x2e6>
        speed = (robot.measuredSpeed + K_ACCEL) * fabs(speed) / speed;
 8008b76:	4b2f      	ldr	r3, [pc, #188]	; (8008c34 <getRobotSpeed+0x33c>)
 8008b78:	edd3 7a07 	vldr	s15, [r3, #28]
 8008b7c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8008b80:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008b84:	ee17 0a90 	vmov	r0, s15
 8008b88:	f7f7 fcfe 	bl	8000588 <__aeabi_f2d>
 8008b8c:	4604      	mov	r4, r0
 8008b8e:	460d      	mov	r5, r1
 8008b90:	4b23      	ldr	r3, [pc, #140]	; (8008c20 <getRobotSpeed+0x328>)
 8008b92:	edd3 7a00 	vldr	s15, [r3]
 8008b96:	eef0 7ae7 	vabs.f32	s15, s15
 8008b9a:	ee17 0a90 	vmov	r0, s15
 8008b9e:	f7f7 fcf3 	bl	8000588 <__aeabi_f2d>
 8008ba2:	4602      	mov	r2, r0
 8008ba4:	460b      	mov	r3, r1
 8008ba6:	4620      	mov	r0, r4
 8008ba8:	4629      	mov	r1, r5
 8008baa:	f7f7 fd45 	bl	8000638 <__aeabi_dmul>
 8008bae:	4602      	mov	r2, r0
 8008bb0:	460b      	mov	r3, r1
 8008bb2:	4614      	mov	r4, r2
 8008bb4:	461d      	mov	r5, r3
 8008bb6:	4b1a      	ldr	r3, [pc, #104]	; (8008c20 <getRobotSpeed+0x328>)
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	4618      	mov	r0, r3
 8008bbc:	f7f7 fce4 	bl	8000588 <__aeabi_f2d>
 8008bc0:	4602      	mov	r2, r0
 8008bc2:	460b      	mov	r3, r1
 8008bc4:	4620      	mov	r0, r4
 8008bc6:	4629      	mov	r1, r5
 8008bc8:	f7f7 fe60 	bl	800088c <__aeabi_ddiv>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	460b      	mov	r3, r1
 8008bd0:	4610      	mov	r0, r2
 8008bd2:	4619      	mov	r1, r3
 8008bd4:	f7f8 f808 	bl	8000be8 <__aeabi_d2f>
 8008bd8:	4603      	mov	r3, r0
 8008bda:	4a11      	ldr	r2, [pc, #68]	; (8008c20 <getRobotSpeed+0x328>)
 8008bdc:	6013      	str	r3, [r2, #0]

    return speed;
 8008bde:	4b10      	ldr	r3, [pc, #64]	; (8008c20 <getRobotSpeed+0x328>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	ee07 3a90 	vmov	s15, r3
}
 8008be6:	eeb0 0a67 	vmov.f32	s0, s15
 8008bea:	3718      	adds	r7, #24
 8008bec:	46bd      	mov	sp, r7
 8008bee:	ecbd 8b02 	vpop	{d8}
 8008bf2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8008bf6:	bf00      	nop
 8008bf8:	54442d18 	.word	0x54442d18
 8008bfc:	400921fb 	.word	0x400921fb
 8008c00:	9999999a 	.word	0x9999999a
 8008c04:	3fd99999 	.word	0x3fd99999
 8008c08:	9999999a 	.word	0x9999999a
 8008c0c:	3fb99999 	.word	0x3fb99999
 8008c10:	20000d74 	.word	0x20000d74
 8008c14:	3ff00000 	.word	0x3ff00000
 8008c18:	20000d84 	.word	0x20000d84
 8008c1c:	20000d68 	.word	0x20000d68
 8008c20:	20000d88 	.word	0x20000d88
 8008c24:	447a0000 	.word	0x447a0000
 8008c28:	20000d80 	.word	0x20000d80
 8008c2c:	44160000 	.word	0x44160000
 8008c30:	42480000 	.word	0x42480000
 8008c34:	20000d38 	.word	0x20000d38

08008c38 <calculateMotorSpeeds>:


void calculateMotorSpeeds(float* leftSpeed, float* rightSpeed, Bezier* b, float t, Direction dir, float speed) {
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b088      	sub	sp, #32
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	6178      	str	r0, [r7, #20]
 8008c40:	6139      	str	r1, [r7, #16]
 8008c42:	60fa      	str	r2, [r7, #12]
 8008c44:	ed87 0a02 	vstr	s0, [r7, #8]
 8008c48:	edc7 0a00 	vstr	s1, [r7]
 8008c4c:	71fb      	strb	r3, [r7, #7]
    float k = bezier_curvature(b, t);
 8008c4e:	ed97 0a02 	vldr	s0, [r7, #8]
 8008c52:	68f8      	ldr	r0, [r7, #12]
 8008c54:	f7fe fbec 	bl	8007430 <bezier_curvature>
 8008c58:	ed87 0a07 	vstr	s0, [r7, #28]
    //float speed2 = speed*(1-atan(1000*fabs(k))/M_PI);
    //speed2 = speed>400?speed2:speed;
    float speed2 = speed;
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	61bb      	str	r3, [r7, #24]
    *leftSpeed = speed2 * (1 + dir*ENTRAXE_MOTOR*k/2);
 8008c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008c64:	2292      	movs	r2, #146	; 0x92
 8008c66:	fb02 f303 	mul.w	r3, r2, r3
 8008c6a:	ee07 3a90 	vmov	s15, r3
 8008c6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008c72:	edd7 7a07 	vldr	s15, [r7, #28]
 8008c76:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008c7a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8008c7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008c82:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008c86:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008c8a:	edd7 7a06 	vldr	s15, [r7, #24]
 8008c8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	edc3 7a00 	vstr	s15, [r3]
    *rightSpeed = speed2 * (1 - dir*ENTRAXE_MOTOR*k/2);
 8008c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008c9c:	2292      	movs	r2, #146	; 0x92
 8008c9e:	fb02 f303 	mul.w	r3, r2, r3
 8008ca2:	ee07 3a90 	vmov	s15, r3
 8008ca6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008caa:	edd7 7a07 	vldr	s15, [r7, #28]
 8008cae:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008cb2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8008cb6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008cba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008cbe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008cc2:	edd7 7a06 	vldr	s15, [r7, #24]
 8008cc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	edc3 7a00 	vstr	s15, [r3]
}
 8008cd0:	bf00      	nop
 8008cd2:	3720      	adds	r7, #32
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <addCorrection>:


void addCorrection(float* leftSpeed, float* rightSpeed, float angleError, float * angleErrorIntegral, float * angleError0, float * correction, float speed, float dt) {
 8008cd8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008cdc:	ed2d 8b02 	vpush	{d8}
 8008ce0:	b08c      	sub	sp, #48	; 0x30
 8008ce2:	af04      	add	r7, sp, #16
 8008ce4:	61f8      	str	r0, [r7, #28]
 8008ce6:	61b9      	str	r1, [r7, #24]
 8008ce8:	ed87 0a05 	vstr	s0, [r7, #20]
 8008cec:	613a      	str	r2, [r7, #16]
 8008cee:	60fb      	str	r3, [r7, #12]
 8008cf0:	edc7 0a02 	vstr	s1, [r7, #8]
 8008cf4:	ed87 1a01 	vstr	s2, [r7, #4]
	*angleErrorIntegral = (abs(*angleErrorIntegral) > MAX_INTEGRAL_CORR/KI_ANGLE?(MAX_INTEGRAL_CORR*(*angleErrorIntegral)/(KI_ANGLE*abs(*angleErrorIntegral))):(*angleErrorIntegral));

	*correction = -angleError*KP_ANGLE - (*angleErrorIntegral)*KI_ANGLE - KD_ANGLE*pow(fabs(speed/KD_SPEED),2)*(angleError-(*angleError0))/0.0001 + KC_ANGLE*(*correction); // contre réaction

	*angleError0 = angleError;*/
	error[2] = error[1];
 8008cf8:	4b69      	ldr	r3, [pc, #420]	; (8008ea0 <addCorrection+0x1c8>)
 8008cfa:	685b      	ldr	r3, [r3, #4]
 8008cfc:	4a68      	ldr	r2, [pc, #416]	; (8008ea0 <addCorrection+0x1c8>)
 8008cfe:	6093      	str	r3, [r2, #8]
	error[1] = error[0];
 8008d00:	4b67      	ldr	r3, [pc, #412]	; (8008ea0 <addCorrection+0x1c8>)
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4a66      	ldr	r2, [pc, #408]	; (8008ea0 <addCorrection+0x1c8>)
 8008d06:	6053      	str	r3, [r2, #4]
	error[0] = angleError;
 8008d08:	4a65      	ldr	r2, [pc, #404]	; (8008ea0 <addCorrection+0x1c8>)
 8008d0a:	697b      	ldr	r3, [r7, #20]
 8008d0c:	6013      	str	r3, [r2, #0]
	*correction = corrector(error, *correction, KP_ANGLE, KI_ANGLE, KD_ANGLE*sin(pow(fabs(speed/1000)*M_PI/2,1)), KC_ANGLE, dt,MAX_INTEGRAL_CORR,angleErrorIntegral);
 8008d0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008d10:	ed93 8a00 	vldr	s16, [r3]
 8008d14:	ed97 7a02 	vldr	s14, [r7, #8]
 8008d18:	eddf 6a62 	vldr	s13, [pc, #392]	; 8008ea4 <addCorrection+0x1cc>
 8008d1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008d20:	eef0 7ae7 	vabs.f32	s15, s15
 8008d24:	ee17 0a90 	vmov	r0, s15
 8008d28:	f7f7 fc2e 	bl	8000588 <__aeabi_f2d>
 8008d2c:	a35a      	add	r3, pc, #360	; (adr r3, 8008e98 <addCorrection+0x1c0>)
 8008d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d32:	f7f7 fc81 	bl	8000638 <__aeabi_dmul>
 8008d36:	4602      	mov	r2, r0
 8008d38:	460b      	mov	r3, r1
 8008d3a:	4610      	mov	r0, r2
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	f04f 0200 	mov.w	r2, #0
 8008d42:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008d46:	f7f7 fda1 	bl	800088c <__aeabi_ddiv>
 8008d4a:	4602      	mov	r2, r0
 8008d4c:	460b      	mov	r3, r1
 8008d4e:	ec43 2b17 	vmov	d7, r2, r3
 8008d52:	eeb0 0a47 	vmov.f32	s0, s14
 8008d56:	eef0 0a67 	vmov.f32	s1, s15
 8008d5a:	f004 f805 	bl	800cd68 <sin>
 8008d5e:	ec51 0b10 	vmov	r0, r1, d0
 8008d62:	f04f 0200 	mov.w	r2, #0
 8008d66:	4b50      	ldr	r3, [pc, #320]	; (8008ea8 <addCorrection+0x1d0>)
 8008d68:	f7f7 fc66 	bl	8000638 <__aeabi_dmul>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	460b      	mov	r3, r1
 8008d70:	4610      	mov	r0, r2
 8008d72:	4619      	mov	r1, r3
 8008d74:	f7f7 ff38 	bl	8000be8 <__aeabi_d2f>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	6939      	ldr	r1, [r7, #16]
 8008d7c:	ed9f 3a4b 	vldr	s6, [pc, #300]	; 8008eac <addCorrection+0x1d4>
 8008d80:	edd7 2a01 	vldr	s5, [r7, #4]
 8008d84:	ed9f 2a4a 	vldr	s4, [pc, #296]	; 8008eb0 <addCorrection+0x1d8>
 8008d88:	ee01 3a90 	vmov	s3, r3
 8008d8c:	eeb3 1a0e 	vmov.f32	s2, #62	; 0x41f00000  30.0
 8008d90:	eddf 0a48 	vldr	s1, [pc, #288]	; 8008eb4 <addCorrection+0x1dc>
 8008d94:	eeb0 0a48 	vmov.f32	s0, s16
 8008d98:	4841      	ldr	r0, [pc, #260]	; (8008ea0 <addCorrection+0x1c8>)
 8008d9a:	f7fe fdd5 	bl	8007948 <corrector>
 8008d9e:	eef0 7a40 	vmov.f32	s15, s0
 8008da2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008da4:	edc3 7a00 	vstr	s15, [r3]
    if (fabs(*correction) > MAX_CORRECTION) {
 8008da8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008daa:	edd3 7a00 	vldr	s15, [r3]
 8008dae:	eef0 7ae7 	vabs.f32	s15, s15
 8008db2:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8008eb8 <addCorrection+0x1e0>
 8008db6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dbe:	dd25      	ble.n	8008e0c <addCorrection+0x134>
        *correction *= MAX_CORRECTION / fabs(*correction);
 8008dc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	f7f7 fbdf 	bl	8000588 <__aeabi_f2d>
 8008dca:	4604      	mov	r4, r0
 8008dcc:	460d      	mov	r5, r1
 8008dce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008dd0:	edd3 7a00 	vldr	s15, [r3]
 8008dd4:	eef0 7ae7 	vabs.f32	s15, s15
 8008dd8:	ee17 0a90 	vmov	r0, s15
 8008ddc:	f7f7 fbd4 	bl	8000588 <__aeabi_f2d>
 8008de0:	4602      	mov	r2, r0
 8008de2:	460b      	mov	r3, r1
 8008de4:	f04f 0000 	mov.w	r0, #0
 8008de8:	4934      	ldr	r1, [pc, #208]	; (8008ebc <addCorrection+0x1e4>)
 8008dea:	f7f7 fd4f 	bl	800088c <__aeabi_ddiv>
 8008dee:	4602      	mov	r2, r0
 8008df0:	460b      	mov	r3, r1
 8008df2:	4620      	mov	r0, r4
 8008df4:	4629      	mov	r1, r5
 8008df6:	f7f7 fc1f 	bl	8000638 <__aeabi_dmul>
 8008dfa:	4602      	mov	r2, r0
 8008dfc:	460b      	mov	r3, r1
 8008dfe:	4610      	mov	r0, r2
 8008e00:	4619      	mov	r1, r3
 8008e02:	f7f7 fef1 	bl	8000be8 <__aeabi_d2f>
 8008e06:	4602      	mov	r2, r0
 8008e08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e0a:	601a      	str	r2, [r3, #0]
    }

    DEBUG_PROPULSION("ProportionnalCorr: %.1fmm, IntegralCorr: %.1fmm, corr: %.1fmm\r\n",angleError*KP_ANGLE, (*angleErrorIntegral)*KI_ANGLE, *correction);
 8008e0c:	edd7 7a05 	vldr	s15, [r7, #20]
 8008e10:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8008eb4 <addCorrection+0x1dc>
 8008e14:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008e18:	ee17 0a90 	vmov	r0, s15
 8008e1c:	f7f7 fbb4 	bl	8000588 <__aeabi_f2d>
 8008e20:	4680      	mov	r8, r0
 8008e22:	4689      	mov	r9, r1
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	edd3 7a00 	vldr	s15, [r3]
 8008e2a:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8008e2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008e32:	ee17 0a90 	vmov	r0, s15
 8008e36:	f7f7 fba7 	bl	8000588 <__aeabi_f2d>
 8008e3a:	4604      	mov	r4, r0
 8008e3c:	460d      	mov	r5, r1
 8008e3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	4618      	mov	r0, r3
 8008e44:	f7f7 fba0 	bl	8000588 <__aeabi_f2d>
 8008e48:	4602      	mov	r2, r0
 8008e4a:	460b      	mov	r3, r1
 8008e4c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008e50:	e9cd 4500 	strd	r4, r5, [sp]
 8008e54:	4642      	mov	r2, r8
 8008e56:	464b      	mov	r3, r9
 8008e58:	4819      	ldr	r0, [pc, #100]	; (8008ec0 <addCorrection+0x1e8>)
 8008e5a:	f001 fd81 	bl	800a960 <iprintf>

    *leftSpeed -= *correction;
 8008e5e:	69fb      	ldr	r3, [r7, #28]
 8008e60:	ed93 7a00 	vldr	s14, [r3]
 8008e64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e66:	edd3 7a00 	vldr	s15, [r3]
 8008e6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e6e:	69fb      	ldr	r3, [r7, #28]
 8008e70:	edc3 7a00 	vstr	s15, [r3]
    *rightSpeed += *correction;
 8008e74:	69bb      	ldr	r3, [r7, #24]
 8008e76:	ed93 7a00 	vldr	s14, [r3]
 8008e7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008e7c:	edd3 7a00 	vldr	s15, [r3]
 8008e80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008e84:	69bb      	ldr	r3, [r7, #24]
 8008e86:	edc3 7a00 	vstr	s15, [r3]
}
 8008e8a:	bf00      	nop
 8008e8c:	3720      	adds	r7, #32
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	ecbd 8b02 	vpop	{d8}
 8008e94:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8008e98:	54442d18 	.word	0x54442d18
 8008e9c:	400921fb 	.word	0x400921fb
 8008ea0:	20000d74 	.word	0x20000d74
 8008ea4:	447a0000 	.word	0x447a0000
 8008ea8:	3fe80000 	.word	0x3fe80000
 8008eac:	42960000 	.word	0x42960000
 8008eb0:	3dcccccd 	.word	0x3dcccccd
 8008eb4:	43fa0000 	.word	0x43fa0000
 8008eb8:	42a00000 	.word	0x42a00000
 8008ebc:	40540000 	.word	0x40540000
 8008ec0:	0800f06c 	.word	0x0800f06c
 8008ec4:	00000000 	.word	0x00000000

08008ec8 <propulsion_followBezier>:


// C'est ici que la magie a lieu !
float propulsion_followBezier(Bezier* b, Direction dir, float initialSpeed, float finalSpeed, bool reverse) {
 8008ec8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ecc:	ed2d 8b02 	vpush	{d8}
 8008ed0:	b0a0      	sub	sp, #128	; 0x80
 8008ed2:	af0c      	add	r7, sp, #48	; 0x30
 8008ed4:	6278      	str	r0, [r7, #36]	; 0x24
 8008ed6:	460b      	mov	r3, r1
 8008ed8:	ed87 0a07 	vstr	s0, [r7, #28]
 8008edc:	edc7 0a06 	vstr	s1, [r7, #24]
 8008ee0:	617a      	str	r2, [r7, #20]
 8008ee2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    float t = bezier_project(b, robot.position, 0.0001); // (entre 0 et 1)
 8008ee6:	4b86      	ldr	r3, [pc, #536]	; (8009100 <propulsion_followBezier+0x238>)
 8008ee8:	ed93 7a00 	vldr	s14, [r3]
 8008eec:	edd3 7a01 	vldr	s15, [r3, #4]
 8008ef0:	ed9f 1a84 	vldr	s2, [pc, #528]	; 8009104 <propulsion_followBezier+0x23c>
 8008ef4:	eeb0 0a47 	vmov.f32	s0, s14
 8008ef8:	eef0 0a67 	vmov.f32	s1, s15
 8008efc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008efe:	f7fe fb55 	bl	80075ac <bezier_project>
 8008f02:	ed87 0a11 	vstr	s0, [r7, #68]	; 0x44
    float dt = t-t0;
 8008f06:	4b80      	ldr	r3, [pc, #512]	; (8009108 <propulsion_followBezier+0x240>)
 8008f08:	edd3 7a00 	vldr	s15, [r3]
 8008f0c:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8008f10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008f14:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
	float k = bezier_curvature(b,t);
 8008f18:	ed97 0a11 	vldr	s0, [r7, #68]	; 0x44
 8008f1c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008f1e:	f7fe fa87 	bl	8007430 <bezier_curvature>
 8008f22:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
    Vector2 p = bezier_eval(b, t); // Point de la courbe le plus proche du robot
 8008f26:	ed97 0a11 	vldr	s0, [r7, #68]	; 0x44
 8008f2a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008f2c:	f7fe f884 	bl	8007038 <bezier_eval>
 8008f30:	eeb0 7a40 	vmov.f32	s14, s0
 8008f34:	eef0 7a60 	vmov.f32	s15, s1
 8008f38:	ed87 7a0d 	vstr	s14, [r7, #52]	; 0x34
 8008f3c:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

    //DEBUG_PROPULSION("t: %.5f, x: %.1fmm, y: %.1fmm, a: %.1fdeg, ", t, robot.position.x, robot.position.y, robot.angle / M_PI / 2 * 360);

    // Erreur d'orientation
    float angleError = getAngleError(b, t, p, dir);
 8008f40:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8008f44:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8008f48:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	eef0 0a47 	vmov.f32	s1, s14
 8008f52:	eeb0 1a67 	vmov.f32	s2, s15
 8008f56:	ed97 0a11 	vldr	s0, [r7, #68]	; 0x44
 8008f5a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008f5c:	f7ff fbd4 	bl	8008708 <getAngleError>
 8008f60:	ed87 0a13 	vstr	s0, [r7, #76]	; 0x4c
    DEBUG_PROPULSION("t: %.5f, x: %.1fmm, y: %.1fmm, speed: %.1fmm/s, a: %.1fdeg, a_err: %.1fdeg, k: %.10f ", t, robot.position.x, robot.position.y, robot.measuredSpeed, robot.angle / M_PI / 2 * 360, angleError / M_PI / 2 * 360, k);
 8008f64:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8008f66:	f7f7 fb0f 	bl	8000588 <__aeabi_f2d>
 8008f6a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8008f6e:	4b64      	ldr	r3, [pc, #400]	; (8009100 <propulsion_followBezier+0x238>)
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4618      	mov	r0, r3
 8008f74:	f7f7 fb08 	bl	8000588 <__aeabi_f2d>
 8008f78:	4680      	mov	r8, r0
 8008f7a:	4689      	mov	r9, r1
 8008f7c:	4b60      	ldr	r3, [pc, #384]	; (8009100 <propulsion_followBezier+0x238>)
 8008f7e:	685b      	ldr	r3, [r3, #4]
 8008f80:	4618      	mov	r0, r3
 8008f82:	f7f7 fb01 	bl	8000588 <__aeabi_f2d>
 8008f86:	4682      	mov	sl, r0
 8008f88:	468b      	mov	fp, r1
 8008f8a:	4b5d      	ldr	r3, [pc, #372]	; (8009100 <propulsion_followBezier+0x238>)
 8008f8c:	69db      	ldr	r3, [r3, #28]
 8008f8e:	4618      	mov	r0, r3
 8008f90:	f7f7 fafa 	bl	8000588 <__aeabi_f2d>
 8008f94:	e9c7 0100 	strd	r0, r1, [r7]
 8008f98:	4b59      	ldr	r3, [pc, #356]	; (8009100 <propulsion_followBezier+0x238>)
 8008f9a:	689b      	ldr	r3, [r3, #8]
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f7f7 faf3 	bl	8000588 <__aeabi_f2d>
 8008fa2:	a355      	add	r3, pc, #340	; (adr r3, 80090f8 <propulsion_followBezier+0x230>)
 8008fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fa8:	f7f7 fc70 	bl	800088c <__aeabi_ddiv>
 8008fac:	4602      	mov	r2, r0
 8008fae:	460b      	mov	r3, r1
 8008fb0:	4610      	mov	r0, r2
 8008fb2:	4619      	mov	r1, r3
 8008fb4:	f04f 0200 	mov.w	r2, #0
 8008fb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008fbc:	f7f7 fc66 	bl	800088c <__aeabi_ddiv>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	460b      	mov	r3, r1
 8008fc4:	4610      	mov	r0, r2
 8008fc6:	4619      	mov	r1, r3
 8008fc8:	f04f 0200 	mov.w	r2, #0
 8008fcc:	4b4f      	ldr	r3, [pc, #316]	; (800910c <propulsion_followBezier+0x244>)
 8008fce:	f7f7 fb33 	bl	8000638 <__aeabi_dmul>
 8008fd2:	4602      	mov	r2, r0
 8008fd4:	460b      	mov	r3, r1
 8008fd6:	ec43 2b18 	vmov	d8, r2, r3
 8008fda:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008fdc:	f7f7 fad4 	bl	8000588 <__aeabi_f2d>
 8008fe0:	a345      	add	r3, pc, #276	; (adr r3, 80090f8 <propulsion_followBezier+0x230>)
 8008fe2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fe6:	f7f7 fc51 	bl	800088c <__aeabi_ddiv>
 8008fea:	4602      	mov	r2, r0
 8008fec:	460b      	mov	r3, r1
 8008fee:	4610      	mov	r0, r2
 8008ff0:	4619      	mov	r1, r3
 8008ff2:	f04f 0200 	mov.w	r2, #0
 8008ff6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008ffa:	f7f7 fc47 	bl	800088c <__aeabi_ddiv>
 8008ffe:	4602      	mov	r2, r0
 8009000:	460b      	mov	r3, r1
 8009002:	4610      	mov	r0, r2
 8009004:	4619      	mov	r1, r3
 8009006:	f04f 0200 	mov.w	r2, #0
 800900a:	4b40      	ldr	r3, [pc, #256]	; (800910c <propulsion_followBezier+0x244>)
 800900c:	f7f7 fb14 	bl	8000638 <__aeabi_dmul>
 8009010:	4602      	mov	r2, r0
 8009012:	460b      	mov	r3, r1
 8009014:	4614      	mov	r4, r2
 8009016:	461d      	mov	r5, r3
 8009018:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800901a:	f7f7 fab5 	bl	8000588 <__aeabi_f2d>
 800901e:	4602      	mov	r2, r0
 8009020:	460b      	mov	r3, r1
 8009022:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009026:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800902a:	ed8d 8b06 	vstr	d8, [sp, #24]
 800902e:	ed97 7b00 	vldr	d7, [r7]
 8009032:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009036:	e9cd ab02 	strd	sl, fp, [sp, #8]
 800903a:	e9cd 8900 	strd	r8, r9, [sp]
 800903e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009042:	4833      	ldr	r0, [pc, #204]	; (8009110 <propulsion_followBezier+0x248>)
 8009044:	f001 fc8c 	bl	800a960 <iprintf>

    if (reverse) {
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d002      	beq.n	8009054 <propulsion_followBezier+0x18c>
    	angleError = 0;
 800904e:	f04f 0300 	mov.w	r3, #0
 8009052:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    // Vitesse globale du robot
    float speed = getRobotSpeed(b, t, angleError, dir, initialSpeed, finalSpeed);
 8009054:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8009058:	edd7 1a06 	vldr	s3, [r7, #24]
 800905c:	ed97 1a07 	vldr	s2, [r7, #28]
 8009060:	4619      	mov	r1, r3
 8009062:	edd7 0a13 	vldr	s1, [r7, #76]	; 0x4c
 8009066:	ed97 0a11 	vldr	s0, [r7, #68]	; 0x44
 800906a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800906c:	f7ff fc44 	bl	80088f8 <getRobotSpeed>
 8009070:	ed87 0a12 	vstr	s0, [r7, #72]	; 0x48

    if (reverse) {
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d005      	beq.n	8009086 <propulsion_followBezier+0x1be>
    	speed *= -1;
 800907a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 800907e:	eef1 7a67 	vneg.f32	s15, s15
 8009082:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    }

    float leftSpeed, rightSpeed;

    // Boucle ouverte
    calculateMotorSpeeds(&leftSpeed, &rightSpeed, b, t, dir, speed);
 8009086:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800908a:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800908e:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8009092:	edd7 0a12 	vldr	s1, [r7, #72]	; 0x48
 8009096:	ed97 0a11 	vldr	s0, [r7, #68]	; 0x44
 800909a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800909c:	f7ff fdcc 	bl	8008c38 <calculateMotorSpeeds>

    // Boucle fermée
    addCorrection(&leftSpeed, &rightSpeed, angleError, &angleErrorIntegral, &angleError0, &correction, speed,dt);
 80090a0:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80090a4:	f107 0030 	add.w	r0, r7, #48	; 0x30
 80090a8:	4b1a      	ldr	r3, [pc, #104]	; (8009114 <propulsion_followBezier+0x24c>)
 80090aa:	9300      	str	r3, [sp, #0]
 80090ac:	ed97 1a10 	vldr	s2, [r7, #64]	; 0x40
 80090b0:	edd7 0a12 	vldr	s1, [r7, #72]	; 0x48
 80090b4:	4b18      	ldr	r3, [pc, #96]	; (8009118 <propulsion_followBezier+0x250>)
 80090b6:	4a19      	ldr	r2, [pc, #100]	; (800911c <propulsion_followBezier+0x254>)
 80090b8:	ed97 0a13 	vldr	s0, [r7, #76]	; 0x4c
 80090bc:	f7ff fe0c 	bl	8008cd8 <addCorrection>

    // Commande des moteurs
    propulsion_setSpeeds(leftSpeed, rightSpeed, k);
 80090c0:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80090c4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80090c8:	ed97 1a0f 	vldr	s2, [r7, #60]	; 0x3c
 80090cc:	eef0 0a47 	vmov.f32	s1, s14
 80090d0:	eeb0 0a67 	vmov.f32	s0, s15
 80090d4:	f7ff fa08 	bl	80084e8 <propulsion_setSpeeds>
    t0 = t;
 80090d8:	4a0b      	ldr	r2, [pc, #44]	; (8009108 <propulsion_followBezier+0x240>)
 80090da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090dc:	6013      	str	r3, [r2, #0]
    return t;
 80090de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090e0:	ee07 3a90 	vmov	s15, r3
}
 80090e4:	eeb0 0a67 	vmov.f32	s0, s15
 80090e8:	3750      	adds	r7, #80	; 0x50
 80090ea:	46bd      	mov	sp, r7
 80090ec:	ecbd 8b02 	vpop	{d8}
 80090f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090f4:	f3af 8000 	nop.w
 80090f8:	54442d18 	.word	0x54442d18
 80090fc:	400921fb 	.word	0x400921fb
 8009100:	20000d38 	.word	0x20000d38
 8009104:	38d1b717 	.word	0x38d1b717
 8009108:	20000d80 	.word	0x20000d80
 800910c:	40768000 	.word	0x40768000
 8009110:	0800f0ac 	.word	0x0800f0ac
 8009114:	20000d70 	.word	0x20000d70
 8009118:	20000d6c 	.word	0x20000d6c
 800911c:	20000d64 	.word	0x20000d64

08009120 <standardAngle>:


float standardAngle(float angle) {
 8009120:	b580      	push	{r7, lr}
 8009122:	b082      	sub	sp, #8
 8009124:	af00      	add	r7, sp, #0
 8009126:	ed87 0a01 	vstr	s0, [r7, #4]
    return fmod(fmod(angle + M_PI, M_TWOPI) + M_TWOPI, M_TWOPI) - M_PI;
 800912a:	6878      	ldr	r0, [r7, #4]
 800912c:	f7f7 fa2c 	bl	8000588 <__aeabi_f2d>
 8009130:	a31f      	add	r3, pc, #124	; (adr r3, 80091b0 <standardAngle+0x90>)
 8009132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009136:	f7f7 f8c9 	bl	80002cc <__adddf3>
 800913a:	4602      	mov	r2, r0
 800913c:	460b      	mov	r3, r1
 800913e:	ec43 2b17 	vmov	d7, r2, r3
 8009142:	ed9f 1b19 	vldr	d1, [pc, #100]	; 80091a8 <standardAngle+0x88>
 8009146:	eeb0 0a47 	vmov.f32	s0, s14
 800914a:	eef0 0a67 	vmov.f32	s1, s15
 800914e:	f003 fb3f 	bl	800c7d0 <fmod>
 8009152:	ec51 0b10 	vmov	r0, r1, d0
 8009156:	a314      	add	r3, pc, #80	; (adr r3, 80091a8 <standardAngle+0x88>)
 8009158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800915c:	f7f7 f8b6 	bl	80002cc <__adddf3>
 8009160:	4602      	mov	r2, r0
 8009162:	460b      	mov	r3, r1
 8009164:	ec43 2b17 	vmov	d7, r2, r3
 8009168:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 80091a8 <standardAngle+0x88>
 800916c:	eeb0 0a47 	vmov.f32	s0, s14
 8009170:	eef0 0a67 	vmov.f32	s1, s15
 8009174:	f003 fb2c 	bl	800c7d0 <fmod>
 8009178:	ec51 0b10 	vmov	r0, r1, d0
 800917c:	a30c      	add	r3, pc, #48	; (adr r3, 80091b0 <standardAngle+0x90>)
 800917e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009182:	f7f7 f8a1 	bl	80002c8 <__aeabi_dsub>
 8009186:	4602      	mov	r2, r0
 8009188:	460b      	mov	r3, r1
 800918a:	4610      	mov	r0, r2
 800918c:	4619      	mov	r1, r3
 800918e:	f7f7 fd2b 	bl	8000be8 <__aeabi_d2f>
 8009192:	4603      	mov	r3, r0
 8009194:	ee07 3a90 	vmov	s15, r3
}
 8009198:	eeb0 0a67 	vmov.f32	s0, s15
 800919c:	3708      	adds	r7, #8
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}
 80091a2:	bf00      	nop
 80091a4:	f3af 8000 	nop.w
 80091a8:	54442d18 	.word	0x54442d18
 80091ac:	401921fb 	.word	0x401921fb
 80091b0:	54442d18 	.word	0x54442d18
 80091b4:	400921fb 	.word	0x400921fb

080091b8 <serial_send>:

		}*/
	serial_send(&byte7No4,1,1);
}

int serial_send(uint8_t *ptr, int len, int uartPort) {
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b086      	sub	sp, #24
 80091bc:	af00      	add	r7, sp, #0
 80091be:	60f8      	str	r0, [r7, #12]
 80091c0:	60b9      	str	r1, [r7, #8]
 80091c2:	607a      	str	r2, [r7, #4]
	if (uartPort == 4)
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2b04      	cmp	r3, #4
 80091c8:	d108      	bne.n	80091dc <serial_send+0x24>
		HAL_UART_Transmit(&huart4, ptr, len, HAL_MAX_DELAY);
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	b29a      	uxth	r2, r3
 80091ce:	f04f 33ff 	mov.w	r3, #4294967295
 80091d2:	68f9      	ldr	r1, [r7, #12]
 80091d4:	481c      	ldr	r0, [pc, #112]	; (8009248 <serial_send+0x90>)
 80091d6:	f7fc fb40 	bl	800585a <HAL_UART_Transmit>
 80091da:	e030      	b.n	800923e <serial_send+0x86>
	else if (uartPort == 5)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2b05      	cmp	r3, #5
 80091e0:	d108      	bne.n	80091f4 <serial_send+0x3c>
		HAL_UART_Transmit(&huart5, ptr, len, HAL_MAX_DELAY);
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	b29a      	uxth	r2, r3
 80091e6:	f04f 33ff 	mov.w	r3, #4294967295
 80091ea:	68f9      	ldr	r1, [r7, #12]
 80091ec:	4817      	ldr	r0, [pc, #92]	; (800924c <serial_send+0x94>)
 80091ee:	f7fc fb34 	bl	800585a <HAL_UART_Transmit>
 80091f2:	e024      	b.n	800923e <serial_send+0x86>
	else if (uartPort == 1){
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2b01      	cmp	r3, #1
 80091f8:	d108      	bne.n	800920c <serial_send+0x54>
		HAL_UART_Transmit(&huart1, ptr, len, HAL_MAX_DELAY);
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	b29a      	uxth	r2, r3
 80091fe:	f04f 33ff 	mov.w	r3, #4294967295
 8009202:	68f9      	ldr	r1, [r7, #12]
 8009204:	4812      	ldr	r0, [pc, #72]	; (8009250 <serial_send+0x98>)
 8009206:	f7fc fb28 	bl	800585a <HAL_UART_Transmit>
 800920a:	e018      	b.n	800923e <serial_send+0x86>
	}
	else if (uartPort == 6) {
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2b06      	cmp	r3, #6
 8009210:	d115      	bne.n	800923e <serial_send+0x86>
		uint8_t action = *ptr;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	781b      	ldrb	r3, [r3, #0]
 8009216:	75fb      	strb	r3, [r7, #23]
		if(action == 0x69)
 8009218:	7dfb      	ldrb	r3, [r7, #23]
 800921a:	2b69      	cmp	r3, #105	; 0x69
 800921c:	d106      	bne.n	800922c <serial_send+0x74>
		{
			HAL_UART_Transmit(&huart6, "1021", 4, 1);
 800921e:	2301      	movs	r3, #1
 8009220:	2204      	movs	r2, #4
 8009222:	490c      	ldr	r1, [pc, #48]	; (8009254 <serial_send+0x9c>)
 8009224:	480c      	ldr	r0, [pc, #48]	; (8009258 <serial_send+0xa0>)
 8009226:	f7fc fb18 	bl	800585a <HAL_UART_Transmit>
 800922a:	e008      	b.n	800923e <serial_send+0x86>
		}
		else if(action == 0x70)
 800922c:	7dfb      	ldrb	r3, [r7, #23]
 800922e:	2b70      	cmp	r3, #112	; 0x70
 8009230:	d105      	bne.n	800923e <serial_send+0x86>
		{
			HAL_UART_Transmit(&huart6, "1010", 4, 1);
 8009232:	2301      	movs	r3, #1
 8009234:	2204      	movs	r2, #4
 8009236:	4909      	ldr	r1, [pc, #36]	; (800925c <serial_send+0xa4>)
 8009238:	4807      	ldr	r0, [pc, #28]	; (8009258 <serial_send+0xa0>)
 800923a:	f7fc fb0e 	bl	800585a <HAL_UART_Transmit>
			}
		}*/
		//HAL_UART_Transmit(&huart6, &action, len, HAL_MAX_DELAY);
		//printf("Sending %x\r\n", *ptr);
	}
	return len;
 800923e:	68bb      	ldr	r3, [r7, #8]
}
 8009240:	4618      	mov	r0, r3
 8009242:	3718      	adds	r7, #24
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}
 8009248:	20000490 	.word	0x20000490
 800924c:	200004d4 	.word	0x200004d4
 8009250:	20000518 	.word	0x20000518
 8009254:	0800f104 	.word	0x0800f104
 8009258:	200005a0 	.word	0x200005a0
 800925c:	0800f10c 	.word	0x0800f10c

08009260 <WifiUartTXActivation>:

void WifiUartTXActivation(){//activate USART1 as print port and enable ESP to send text
 8009260:	b580      	push	{r7, lr}
 8009262:	af00      	add	r7, sp, #0
	wifiDataTX=0x7F;
 8009264:	4b06      	ldr	r3, [pc, #24]	; (8009280 <WifiUartTXActivation+0x20>)
 8009266:	227f      	movs	r2, #127	; 0x7f
 8009268:	701a      	strb	r2, [r3, #0]
	globalUSARTchange=1;
 800926a:	4b06      	ldr	r3, [pc, #24]	; (8009284 <WifiUartTXActivation+0x24>)
 800926c:	2201      	movs	r2, #1
 800926e:	701a      	strb	r2, [r3, #0]
	serial_send(&wifiDataTX, 1, 1);
 8009270:	2201      	movs	r2, #1
 8009272:	2101      	movs	r1, #1
 8009274:	4802      	ldr	r0, [pc, #8]	; (8009280 <WifiUartTXActivation+0x20>)
 8009276:	f7ff ff9f 	bl	80091b8 <serial_send>
}
 800927a:	bf00      	nop
 800927c:	bd80      	pop	{r7, pc}
 800927e:	bf00      	nop
 8009280:	20000d8f 	.word	0x20000d8f
 8009284:	20000d8d 	.word	0x20000d8d

08009288 <WifiUartTXDeactivation>:

void WifiUartTXDeactivation(){//deactivate USART1 as print port
 8009288:	b580      	push	{r7, lr}
 800928a:	af00      	add	r7, sp, #0
	wifiDataTX=0x7E;
 800928c:	4b06      	ldr	r3, [pc, #24]	; (80092a8 <WifiUartTXDeactivation+0x20>)
 800928e:	227e      	movs	r2, #126	; 0x7e
 8009290:	701a      	strb	r2, [r3, #0]
	globalUSARTchange=0;
 8009292:	4b06      	ldr	r3, [pc, #24]	; (80092ac <WifiUartTXDeactivation+0x24>)
 8009294:	2200      	movs	r2, #0
 8009296:	701a      	strb	r2, [r3, #0]
	serial_send(&wifiDataTX, 1, 1);
 8009298:	2201      	movs	r2, #1
 800929a:	2101      	movs	r1, #1
 800929c:	4802      	ldr	r0, [pc, #8]	; (80092a8 <WifiUartTXDeactivation+0x20>)
 800929e:	f7ff ff8b 	bl	80091b8 <serial_send>
}
 80092a2:	bf00      	nop
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop
 80092a8:	20000d8f 	.word	0x20000d8f
 80092ac:	20000d8d 	.word	0x20000d8d

080092b0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b082      	sub	sp, #8
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART4){
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	4a3e      	ldr	r2, [pc, #248]	; (80093b8 <HAL_UART_RxCpltCallback+0x108>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d114      	bne.n	80092ec <HAL_UART_RxCpltCallback+0x3c>
		/*int id = lidarData >> 4;
		uint8_t dist = (lidarData & 0xF) << 2;
		lidar_updateDistance(id, dist);
		HAL_UART_Receive_IT(&huart4, &lidarData, 1);*/

		DataAcquiered = 1;
 80092c2:	4b3e      	ldr	r3, [pc, #248]	; (80093bc <HAL_UART_RxCpltCallback+0x10c>)
 80092c4:	2201      	movs	r2, #1
 80092c6:	701a      	strb	r2, [r3, #0]
		bufferIndex += 3;
 80092c8:	4b3d      	ldr	r3, [pc, #244]	; (80093c0 <HAL_UART_RxCpltCallback+0x110>)
 80092ca:	881b      	ldrh	r3, [r3, #0]
 80092cc:	3303      	adds	r3, #3
 80092ce:	b29a      	uxth	r2, r3
 80092d0:	4b3b      	ldr	r3, [pc, #236]	; (80093c0 <HAL_UART_RxCpltCallback+0x110>)
 80092d2:	801a      	strh	r2, [r3, #0]
		frameStatus();
 80092d4:	f7fe fe38 	bl	8007f48 <frameStatus>
		HAL_UART_Receive_DMA(&huart4, &lidarBuf[bufferIndex], 3);
 80092d8:	4b39      	ldr	r3, [pc, #228]	; (80093c0 <HAL_UART_RxCpltCallback+0x110>)
 80092da:	881b      	ldrh	r3, [r3, #0]
 80092dc:	461a      	mov	r2, r3
 80092de:	4b39      	ldr	r3, [pc, #228]	; (80093c4 <HAL_UART_RxCpltCallback+0x114>)
 80092e0:	4413      	add	r3, r2
 80092e2:	2203      	movs	r2, #3
 80092e4:	4619      	mov	r1, r3
 80092e6:	4838      	ldr	r0, [pc, #224]	; (80093c8 <HAL_UART_RxCpltCallback+0x118>)
 80092e8:	f7fc fb79 	bl	80059de <HAL_UART_Receive_DMA>
			//printf("Arm: Continue.\r\n");
		}
		HAL_UART_Receive_IT(&huart6, &armData, 1);
	}*/

	if(huart->Instance == USART1){
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	4a36      	ldr	r2, [pc, #216]	; (80093cc <HAL_UART_RxCpltCallback+0x11c>)
 80092f2:	4293      	cmp	r3, r2
 80092f4:	d15c      	bne.n	80093b0 <HAL_UART_RxCpltCallback+0x100>
		static int byteCount=0;
		static uint32_t rec=0;
		if(wifiDataRX==0xC0 && byteCount<1){//ping the robot with the host and sendback a byte
 80092f6:	4b36      	ldr	r3, [pc, #216]	; (80093d0 <HAL_UART_RxCpltCallback+0x120>)
 80092f8:	781b      	ldrb	r3, [r3, #0]
 80092fa:	2bc0      	cmp	r3, #192	; 0xc0
 80092fc:	d10c      	bne.n	8009318 <HAL_UART_RxCpltCallback+0x68>
 80092fe:	4b35      	ldr	r3, [pc, #212]	; (80093d4 <HAL_UART_RxCpltCallback+0x124>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	2b00      	cmp	r3, #0
 8009304:	dc08      	bgt.n	8009318 <HAL_UART_RxCpltCallback+0x68>
			wifiDataTX=0x10;
 8009306:	4b34      	ldr	r3, [pc, #208]	; (80093d8 <HAL_UART_RxCpltCallback+0x128>)
 8009308:	2210      	movs	r2, #16
 800930a:	701a      	strb	r2, [r3, #0]
			serial_send(&wifiDataTX,1,1);
 800930c:	2201      	movs	r2, #1
 800930e:	2101      	movs	r1, #1
 8009310:	4831      	ldr	r0, [pc, #196]	; (80093d8 <HAL_UART_RxCpltCallback+0x128>)
 8009312:	f7ff ff51 	bl	80091b8 <serial_send>
 8009316:	e046      	b.n	80093a6 <HAL_UART_RxCpltCallback+0xf6>
		}
		else if(wifiDataRX==0xE0 && byteCount<1){//Activate 32 uint recieving mode
 8009318:	4b2d      	ldr	r3, [pc, #180]	; (80093d0 <HAL_UART_RxCpltCallback+0x120>)
 800931a:	781b      	ldrb	r3, [r3, #0]
 800931c:	2be0      	cmp	r3, #224	; 0xe0
 800931e:	d107      	bne.n	8009330 <HAL_UART_RxCpltCallback+0x80>
 8009320:	4b2c      	ldr	r3, [pc, #176]	; (80093d4 <HAL_UART_RxCpltCallback+0x124>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	2b00      	cmp	r3, #0
 8009326:	dc03      	bgt.n	8009330 <HAL_UART_RxCpltCallback+0x80>
			byteCount=1;
 8009328:	4b2a      	ldr	r3, [pc, #168]	; (80093d4 <HAL_UART_RxCpltCallback+0x124>)
 800932a:	2201      	movs	r2, #1
 800932c:	601a      	str	r2, [r3, #0]
 800932e:	e03a      	b.n	80093a6 <HAL_UART_RxCpltCallback+0xf6>
			//wifiDataTX=224+byteCount;
			//serial_send(&wifiDataTX,1,1);
		}
		else if(byteCount>0){//Handle byte parsing to make the 32 uint
 8009330:	4b28      	ldr	r3, [pc, #160]	; (80093d4 <HAL_UART_RxCpltCallback+0x124>)
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	2b00      	cmp	r3, #0
 8009336:	dd21      	ble.n	800937c <HAL_UART_RxCpltCallback+0xcc>
			rec += (wifiDataRX & 0x7F) << (byteCount-1)*7;
 8009338:	4b25      	ldr	r3, [pc, #148]	; (80093d0 <HAL_UART_RxCpltCallback+0x120>)
 800933a:	781b      	ldrb	r3, [r3, #0]
 800933c:	f003 017f 	and.w	r1, r3, #127	; 0x7f
 8009340:	4b24      	ldr	r3, [pc, #144]	; (80093d4 <HAL_UART_RxCpltCallback+0x124>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	1e5a      	subs	r2, r3, #1
 8009346:	4613      	mov	r3, r2
 8009348:	00db      	lsls	r3, r3, #3
 800934a:	1a9b      	subs	r3, r3, r2
 800934c:	fa01 f303 	lsl.w	r3, r1, r3
 8009350:	461a      	mov	r2, r3
 8009352:	4b22      	ldr	r3, [pc, #136]	; (80093dc <HAL_UART_RxCpltCallback+0x12c>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	4413      	add	r3, r2
 8009358:	4a20      	ldr	r2, [pc, #128]	; (80093dc <HAL_UART_RxCpltCallback+0x12c>)
 800935a:	6013      	str	r3, [r2, #0]
			//wifiDataTX=224+byteCount+1;
			//serial_send(&wifiDataTX,1,1);
			byteCount++;
 800935c:	4b1d      	ldr	r3, [pc, #116]	; (80093d4 <HAL_UART_RxCpltCallback+0x124>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	3301      	adds	r3, #1
 8009362:	4a1c      	ldr	r2, [pc, #112]	; (80093d4 <HAL_UART_RxCpltCallback+0x124>)
 8009364:	6013      	str	r3, [r2, #0]
			if(byteCount>5){
 8009366:	4b1b      	ldr	r3, [pc, #108]	; (80093d4 <HAL_UART_RxCpltCallback+0x124>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	2b05      	cmp	r3, #5
 800936c:	dd1b      	ble.n	80093a6 <HAL_UART_RxCpltCallback+0xf6>
				byteCount=0;
 800936e:	4b19      	ldr	r3, [pc, #100]	; (80093d4 <HAL_UART_RxCpltCallback+0x124>)
 8009370:	2200      	movs	r2, #0
 8009372:	601a      	str	r2, [r3, #0]

				/*char buf[20];
				uint16_t size = snprintf(buf,20,"%3.3lu\r\n",rec);
				HAL_UART_Transmit(&huart2, buf, size, HAL_MAX_DELAY);*/
				rec=0;
 8009374:	4b19      	ldr	r3, [pc, #100]	; (80093dc <HAL_UART_RxCpltCallback+0x12c>)
 8009376:	2200      	movs	r2, #0
 8009378:	601a      	str	r2, [r3, #0]
 800937a:	e014      	b.n	80093a6 <HAL_UART_RxCpltCallback+0xf6>
			}
		}
		else if(wifiDataRX==0x8E && byteCount<1){//Deactivate the USART1 as print port
 800937c:	4b14      	ldr	r3, [pc, #80]	; (80093d0 <HAL_UART_RxCpltCallback+0x120>)
 800937e:	781b      	ldrb	r3, [r3, #0]
 8009380:	2b8e      	cmp	r3, #142	; 0x8e
 8009382:	d106      	bne.n	8009392 <HAL_UART_RxCpltCallback+0xe2>
 8009384:	4b13      	ldr	r3, [pc, #76]	; (80093d4 <HAL_UART_RxCpltCallback+0x124>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	2b00      	cmp	r3, #0
 800938a:	dc02      	bgt.n	8009392 <HAL_UART_RxCpltCallback+0xe2>
			WifiUartTXDeactivation();
 800938c:	f7ff ff7c 	bl	8009288 <WifiUartTXDeactivation>
 8009390:	e009      	b.n	80093a6 <HAL_UART_RxCpltCallback+0xf6>
		}
		else if(wifiDataRX==0x8F && byteCount<1){//Deactivate the USART1 as print port
 8009392:	4b0f      	ldr	r3, [pc, #60]	; (80093d0 <HAL_UART_RxCpltCallback+0x120>)
 8009394:	781b      	ldrb	r3, [r3, #0]
 8009396:	2b8f      	cmp	r3, #143	; 0x8f
 8009398:	d105      	bne.n	80093a6 <HAL_UART_RxCpltCallback+0xf6>
 800939a:	4b0e      	ldr	r3, [pc, #56]	; (80093d4 <HAL_UART_RxCpltCallback+0x124>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	2b00      	cmp	r3, #0
 80093a0:	dc01      	bgt.n	80093a6 <HAL_UART_RxCpltCallback+0xf6>
			WifiUartTXActivation();
 80093a2:	f7ff ff5d 	bl	8009260 <WifiUartTXActivation>
		}
		HAL_UART_Receive_IT(&huart1, &wifiDataRX, 1);
 80093a6:	2201      	movs	r2, #1
 80093a8:	4909      	ldr	r1, [pc, #36]	; (80093d0 <HAL_UART_RxCpltCallback+0x120>)
 80093aa:	480d      	ldr	r0, [pc, #52]	; (80093e0 <HAL_UART_RxCpltCallback+0x130>)
 80093ac:	f7fc fae7 	bl	800597e <HAL_UART_Receive_IT>
	}
}
 80093b0:	bf00      	nop
 80093b2:	3708      	adds	r7, #8
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}
 80093b8:	40004c00 	.word	0x40004c00
 80093bc:	2000194e 	.word	0x2000194e
 80093c0:	2000194c 	.word	0x2000194c
 80093c4:	20000d94 	.word	0x20000d94
 80093c8:	20000490 	.word	0x20000490
 80093cc:	40011000 	.word	0x40011000
 80093d0:	20000d8e 	.word	0x20000d8e
 80093d4:	20001950 	.word	0x20001950
 80093d8:	20000d8f 	.word	0x20000d8f
 80093dc:	20001954 	.word	0x20001954
 80093e0:	20000518 	.word	0x20000518

080093e4 <strategy_initialize>:

#include "strategy.h"

Strategy* strategy_initialize(int num) {
 80093e4:	b590      	push	{r4, r7, lr}
 80093e6:	b087      	sub	sp, #28
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
	if(num == 0 || num == 9)
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d003      	beq.n	80093fa <strategy_initialize+0x16>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	2b09      	cmp	r3, #9
 80093f6:	f040 80d6 	bne.w	80095a6 <strategy_initialize+0x1c2>
	{
		Strategy* strategy = (Strategy*) malloc(sizeof(Strategy));
 80093fa:	2020      	movs	r0, #32
 80093fc:	f000 fce6 	bl	8009dcc <malloc>
 8009400:	4603      	mov	r3, r0
 8009402:	60bb      	str	r3, [r7, #8]
		strategy->length = 4;
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	2204      	movs	r2, #4
 8009408:	601a      	str	r2, [r3, #0]
		strategy->path = (Bezier**) malloc(sizeof(Bezier*) * strategy->length);
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	009b      	lsls	r3, r3, #2
 8009410:	4618      	mov	r0, r3
 8009412:	f000 fcdb 	bl	8009dcc <malloc>
 8009416:	4603      	mov	r3, r0
 8009418:	461a      	mov	r2, r3
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	605a      	str	r2, [r3, #4]

		strategy->directions = (Direction*) malloc(sizeof(Direction) * strategy->length);
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4618      	mov	r0, r3
 8009424:	f000 fcd2 	bl	8009dcc <malloc>
 8009428:	4603      	mov	r3, r0
 800942a:	461a      	mov	r2, r3
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	609a      	str	r2, [r3, #8]
		strategy->speeds = (float*) calloc(strategy->length+1, sizeof(float));
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	3301      	adds	r3, #1
 8009436:	2104      	movs	r1, #4
 8009438:	4618      	mov	r0, r3
 800943a:	f000 fca9 	bl	8009d90 <calloc>
 800943e:	4603      	mov	r3, r0
 8009440:	461a      	mov	r2, r3
 8009442:	68bb      	ldr	r3, [r7, #8]
 8009444:	60da      	str	r2, [r3, #12]

		strategy->onSiteActions = (uint8_t**) malloc(sizeof(uint8_t*) * (strategy->length+1));
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	3301      	adds	r3, #1
 800944c:	009b      	lsls	r3, r3, #2
 800944e:	4618      	mov	r0, r3
 8009450:	f000 fcbc 	bl	8009dcc <malloc>
 8009454:	4603      	mov	r3, r0
 8009456:	461a      	mov	r2, r3
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	611a      	str	r2, [r3, #16]
		strategy->onSiteActionsLengths = (int*) calloc((strategy->length+1), sizeof(int));
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	3301      	adds	r3, #1
 8009462:	2104      	movs	r1, #4
 8009464:	4618      	mov	r0, r3
 8009466:	f000 fc93 	bl	8009d90 <calloc>
 800946a:	4603      	mov	r3, r0
 800946c:	461a      	mov	r2, r3
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	619a      	str	r2, [r3, #24]
		strategy->onMoveActions = (uint8_t**) malloc(sizeof(uint8_t*) * (strategy->length+1));
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	3301      	adds	r3, #1
 8009478:	009b      	lsls	r3, r3, #2
 800947a:	4618      	mov	r0, r3
 800947c:	f000 fca6 	bl	8009dcc <malloc>
 8009480:	4603      	mov	r3, r0
 8009482:	461a      	mov	r2, r3
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	615a      	str	r2, [r3, #20]
		strategy->onMoveActionsLengths = (int*) calloc((strategy->length+1), sizeof(int));
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	3301      	adds	r3, #1
 800948e:	2104      	movs	r1, #4
 8009490:	4618      	mov	r0, r3
 8009492:	f000 fc7d 	bl	8009d90 <calloc>
 8009496:	4603      	mov	r3, r0
 8009498:	461a      	mov	r2, r3
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	61da      	str	r2, [r3, #28]

		strategy->path[0] = bezier_new(22.543, 929.527, 963.822, 910.623, 425.315, 1621.923, 1522.506, 1418.794, 30);
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	685c      	ldr	r4, [r3, #4]
 80094a2:	201e      	movs	r0, #30
 80094a4:	eddf 3a9f 	vldr	s7, [pc, #636]	; 8009724 <strategy_initialize+0x340>
 80094a8:	ed9f 3a9f 	vldr	s6, [pc, #636]	; 8009728 <strategy_initialize+0x344>
 80094ac:	eddf 2a9f 	vldr	s5, [pc, #636]	; 800972c <strategy_initialize+0x348>
 80094b0:	ed9f 2a9f 	vldr	s4, [pc, #636]	; 8009730 <strategy_initialize+0x34c>
 80094b4:	eddf 1a9f 	vldr	s3, [pc, #636]	; 8009734 <strategy_initialize+0x350>
 80094b8:	ed9f 1a9f 	vldr	s2, [pc, #636]	; 8009738 <strategy_initialize+0x354>
 80094bc:	eddf 0a9f 	vldr	s1, [pc, #636]	; 800973c <strategy_initialize+0x358>
 80094c0:	ed9f 0a9f 	vldr	s0, [pc, #636]	; 8009740 <strategy_initialize+0x35c>
 80094c4:	f7fd fce2 	bl	8006e8c <bezier_new>
 80094c8:	4603      	mov	r3, r0
 80094ca:	6023      	str	r3, [r4, #0]
		strategy->path[1] = bezier_new(1522.506, 1418.794, 2619.698, 1215.664, 2440.330, 864.588, 2283.916, 734.412, 30);
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	685b      	ldr	r3, [r3, #4]
 80094d0:	1d1c      	adds	r4, r3, #4
 80094d2:	201e      	movs	r0, #30
 80094d4:	eddf 3a9b 	vldr	s7, [pc, #620]	; 8009744 <strategy_initialize+0x360>
 80094d8:	ed9f 3a9b 	vldr	s6, [pc, #620]	; 8009748 <strategy_initialize+0x364>
 80094dc:	eddf 2a9b 	vldr	s5, [pc, #620]	; 800974c <strategy_initialize+0x368>
 80094e0:	ed9f 2a9b 	vldr	s4, [pc, #620]	; 8009750 <strategy_initialize+0x36c>
 80094e4:	eddf 1a9b 	vldr	s3, [pc, #620]	; 8009754 <strategy_initialize+0x370>
 80094e8:	ed9f 1a9b 	vldr	s2, [pc, #620]	; 8009758 <strategy_initialize+0x374>
 80094ec:	eddf 0a8d 	vldr	s1, [pc, #564]	; 8009724 <strategy_initialize+0x340>
 80094f0:	ed9f 0a8d 	vldr	s0, [pc, #564]	; 8009728 <strategy_initialize+0x344>
 80094f4:	f7fd fcca 	bl	8006e8c <bezier_new>
 80094f8:	4603      	mov	r3, r0
 80094fa:	6023      	str	r3, [r4, #0]
		strategy->path[2] = bezier_new(2283.916, 734.412, 2097.725, 902.032, 781.762, 934.436, 612.901, 934.752, 30);
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	685b      	ldr	r3, [r3, #4]
 8009500:	f103 0408 	add.w	r4, r3, #8
 8009504:	201e      	movs	r0, #30
 8009506:	eddf 3a95 	vldr	s7, [pc, #596]	; 800975c <strategy_initialize+0x378>
 800950a:	ed9f 3a95 	vldr	s6, [pc, #596]	; 8009760 <strategy_initialize+0x37c>
 800950e:	eddf 2a95 	vldr	s5, [pc, #596]	; 8009764 <strategy_initialize+0x380>
 8009512:	ed9f 2a95 	vldr	s4, [pc, #596]	; 8009768 <strategy_initialize+0x384>
 8009516:	eddf 1a95 	vldr	s3, [pc, #596]	; 800976c <strategy_initialize+0x388>
 800951a:	ed9f 1a95 	vldr	s2, [pc, #596]	; 8009770 <strategy_initialize+0x38c>
 800951e:	eddf 0a89 	vldr	s1, [pc, #548]	; 8009744 <strategy_initialize+0x360>
 8009522:	ed9f 0a89 	vldr	s0, [pc, #548]	; 8009748 <strategy_initialize+0x364>
 8009526:	f7fd fcb1 	bl	8006e8c <bezier_new>
 800952a:	4603      	mov	r3, r0
 800952c:	6023      	str	r3, [r4, #0]
		strategy->path[3] = bezier_new(612.901, 934.752, 444.039, 935.068, 22.518, 926.546, 22.518, 926.546, 30);
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	685b      	ldr	r3, [r3, #4]
 8009532:	f103 040c 	add.w	r4, r3, #12
 8009536:	201e      	movs	r0, #30
 8009538:	eddf 3a8e 	vldr	s7, [pc, #568]	; 8009774 <strategy_initialize+0x390>
 800953c:	ed9f 3a8e 	vldr	s6, [pc, #568]	; 8009778 <strategy_initialize+0x394>
 8009540:	eddf 2a8c 	vldr	s5, [pc, #560]	; 8009774 <strategy_initialize+0x390>
 8009544:	ed9f 2a8c 	vldr	s4, [pc, #560]	; 8009778 <strategy_initialize+0x394>
 8009548:	eddf 1a8c 	vldr	s3, [pc, #560]	; 800977c <strategy_initialize+0x398>
 800954c:	ed9f 1a8c 	vldr	s2, [pc, #560]	; 8009780 <strategy_initialize+0x39c>
 8009550:	eddf 0a82 	vldr	s1, [pc, #520]	; 800975c <strategy_initialize+0x378>
 8009554:	ed9f 0a82 	vldr	s0, [pc, #520]	; 8009760 <strategy_initialize+0x37c>
 8009558:	f7fd fc98 	bl	8006e8c <bezier_new>
 800955c:	4603      	mov	r3, r0
 800955e:	6023      	str	r3, [r4, #0]

		strategy->directions[0] = FORWARD;
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	689b      	ldr	r3, [r3, #8]
 8009564:	2201      	movs	r2, #1
 8009566:	701a      	strb	r2, [r3, #0]
		strategy->directions[1] = FORWARD;
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	689b      	ldr	r3, [r3, #8]
 800956c:	3301      	adds	r3, #1
 800956e:	2201      	movs	r2, #1
 8009570:	701a      	strb	r2, [r3, #0]
		strategy->directions[2] = BACKWARD;
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	689b      	ldr	r3, [r3, #8]
 8009576:	3302      	adds	r3, #2
 8009578:	22ff      	movs	r2, #255	; 0xff
 800957a:	701a      	strb	r2, [r3, #0]
		strategy->directions[3] = BACKWARD;
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	689b      	ldr	r3, [r3, #8]
 8009580:	3303      	adds	r3, #3
 8009582:	22ff      	movs	r2, #255	; 0xff
 8009584:	701a      	strb	r2, [r3, #0]

		strategy->speeds[0] = 1000;
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	68db      	ldr	r3, [r3, #12]
 800958a:	4a7e      	ldr	r2, [pc, #504]	; (8009784 <strategy_initialize+0x3a0>)
 800958c:	601a      	str	r2, [r3, #0]
		strategy->speeds[1] = 1000;
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	68db      	ldr	r3, [r3, #12]
 8009592:	3304      	adds	r3, #4
 8009594:	4a7b      	ldr	r2, [pc, #492]	; (8009784 <strategy_initialize+0x3a0>)
 8009596:	601a      	str	r2, [r3, #0]
		strategy->speeds[3] = 1000;
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	68db      	ldr	r3, [r3, #12]
 800959c:	330c      	adds	r3, #12
 800959e:	4a79      	ldr	r2, [pc, #484]	; (8009784 <strategy_initialize+0x3a0>)
 80095a0:	601a      	str	r2, [r3, #0]



		return strategy;
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	e243      	b.n	8009a2e <strategy_initialize+0x64a>
	}
	else if(num == 2 || num == 7)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2b02      	cmp	r3, #2
 80095aa:	d003      	beq.n	80095b4 <strategy_initialize+0x1d0>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2b07      	cmp	r3, #7
 80095b0:	f040 8112 	bne.w	80097d8 <strategy_initialize+0x3f4>
	{
    Strategy* strategy = (Strategy*) malloc(sizeof(Strategy));
 80095b4:	2020      	movs	r0, #32
 80095b6:	f000 fc09 	bl	8009dcc <malloc>
 80095ba:	4603      	mov	r3, r0
 80095bc:	60fb      	str	r3, [r7, #12]
    strategy->length = 3;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2203      	movs	r2, #3
 80095c2:	601a      	str	r2, [r3, #0]
    strategy->path = (Bezier**) malloc(sizeof(Bezier*) * strategy->length);
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	009b      	lsls	r3, r3, #2
 80095ca:	4618      	mov	r0, r3
 80095cc:	f000 fbfe 	bl	8009dcc <malloc>
 80095d0:	4603      	mov	r3, r0
 80095d2:	461a      	mov	r2, r3
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	605a      	str	r2, [r3, #4]

    strategy->directions = (Direction*) malloc(sizeof(Direction) * strategy->length);
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	4618      	mov	r0, r3
 80095de:	f000 fbf5 	bl	8009dcc <malloc>
 80095e2:	4603      	mov	r3, r0
 80095e4:	461a      	mov	r2, r3
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	609a      	str	r2, [r3, #8]
    strategy->speeds = (float*) calloc(strategy->length+1, sizeof(float));
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	3301      	adds	r3, #1
 80095f0:	2104      	movs	r1, #4
 80095f2:	4618      	mov	r0, r3
 80095f4:	f000 fbcc 	bl	8009d90 <calloc>
 80095f8:	4603      	mov	r3, r0
 80095fa:	461a      	mov	r2, r3
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	60da      	str	r2, [r3, #12]

    strategy->onSiteActions = (uint8_t**) malloc(sizeof(uint8_t*) * (strategy->length+1));
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	3301      	adds	r3, #1
 8009606:	009b      	lsls	r3, r3, #2
 8009608:	4618      	mov	r0, r3
 800960a:	f000 fbdf 	bl	8009dcc <malloc>
 800960e:	4603      	mov	r3, r0
 8009610:	461a      	mov	r2, r3
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	611a      	str	r2, [r3, #16]
    strategy->onSiteActionsLengths = (int*) calloc((strategy->length+1), sizeof(int));
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	3301      	adds	r3, #1
 800961c:	2104      	movs	r1, #4
 800961e:	4618      	mov	r0, r3
 8009620:	f000 fbb6 	bl	8009d90 <calloc>
 8009624:	4603      	mov	r3, r0
 8009626:	461a      	mov	r2, r3
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	619a      	str	r2, [r3, #24]
    strategy->onMoveActions = (uint8_t**) malloc(sizeof(uint8_t*) * (strategy->length+1));
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	3301      	adds	r3, #1
 8009632:	009b      	lsls	r3, r3, #2
 8009634:	4618      	mov	r0, r3
 8009636:	f000 fbc9 	bl	8009dcc <malloc>
 800963a:	4603      	mov	r3, r0
 800963c:	461a      	mov	r2, r3
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	615a      	str	r2, [r3, #20]
    strategy->onMoveActionsLengths = (int*) calloc((strategy->length+1), sizeof(int));
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	3301      	adds	r3, #1
 8009648:	2104      	movs	r1, #4
 800964a:	4618      	mov	r0, r3
 800964c:	f000 fba0 	bl	8009d90 <calloc>
 8009650:	4603      	mov	r3, r0
 8009652:	461a      	mov	r2, r3
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	61da      	str	r2, [r3, #28]

    strategy->path[0] = bezier_new(1908.688, 253.753, 1865.272, 544.973, 1779.838, 690.077, 1338.819, 702.890, 30);
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	685c      	ldr	r4, [r3, #4]
 800965c:	201e      	movs	r0, #30
 800965e:	eddf 3a4a 	vldr	s7, [pc, #296]	; 8009788 <strategy_initialize+0x3a4>
 8009662:	ed9f 3a4a 	vldr	s6, [pc, #296]	; 800978c <strategy_initialize+0x3a8>
 8009666:	eddf 2a4a 	vldr	s5, [pc, #296]	; 8009790 <strategy_initialize+0x3ac>
 800966a:	ed9f 2a4a 	vldr	s4, [pc, #296]	; 8009794 <strategy_initialize+0x3b0>
 800966e:	eddf 1a4a 	vldr	s3, [pc, #296]	; 8009798 <strategy_initialize+0x3b4>
 8009672:	ed9f 1a4a 	vldr	s2, [pc, #296]	; 800979c <strategy_initialize+0x3b8>
 8009676:	eddf 0a4a 	vldr	s1, [pc, #296]	; 80097a0 <strategy_initialize+0x3bc>
 800967a:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 80097a4 <strategy_initialize+0x3c0>
 800967e:	f7fd fc05 	bl	8006e8c <bezier_new>
 8009682:	4603      	mov	r3, r0
 8009684:	6023      	str	r3, [r4, #0]
    strategy->path[1] = bezier_new(1338.819, 702.890, 897.799, 715.704, 697.448, 335.383, 542.376, 190.856, 30);
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	1d1c      	adds	r4, r3, #4
 800968c:	201e      	movs	r0, #30
 800968e:	eddf 3a46 	vldr	s7, [pc, #280]	; 80097a8 <strategy_initialize+0x3c4>
 8009692:	ed9f 3a46 	vldr	s6, [pc, #280]	; 80097ac <strategy_initialize+0x3c8>
 8009696:	eddf 2a46 	vldr	s5, [pc, #280]	; 80097b0 <strategy_initialize+0x3cc>
 800969a:	ed9f 2a46 	vldr	s4, [pc, #280]	; 80097b4 <strategy_initialize+0x3d0>
 800969e:	eddf 1a46 	vldr	s3, [pc, #280]	; 80097b8 <strategy_initialize+0x3d4>
 80096a2:	ed9f 1a46 	vldr	s2, [pc, #280]	; 80097bc <strategy_initialize+0x3d8>
 80096a6:	eddf 0a38 	vldr	s1, [pc, #224]	; 8009788 <strategy_initialize+0x3a4>
 80096aa:	ed9f 0a38 	vldr	s0, [pc, #224]	; 800978c <strategy_initialize+0x3a8>
 80096ae:	f7fd fbed 	bl	8006e8c <bezier_new>
 80096b2:	4603      	mov	r3, r0
 80096b4:	6023      	str	r3, [r4, #0]
    strategy->path[2] = bezier_new(542.376, 190.856, 387.305, 46.328, 318.076, 24.629, 166.511, 3.935, 30);
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	f103 0408 	add.w	r4, r3, #8
 80096be:	201e      	movs	r0, #30
 80096c0:	eddf 3a3f 	vldr	s7, [pc, #252]	; 80097c0 <strategy_initialize+0x3dc>
 80096c4:	ed9f 3a3f 	vldr	s6, [pc, #252]	; 80097c4 <strategy_initialize+0x3e0>
 80096c8:	eddf 2a3f 	vldr	s5, [pc, #252]	; 80097c8 <strategy_initialize+0x3e4>
 80096cc:	ed9f 2a3f 	vldr	s4, [pc, #252]	; 80097cc <strategy_initialize+0x3e8>
 80096d0:	eddf 1a3f 	vldr	s3, [pc, #252]	; 80097d0 <strategy_initialize+0x3ec>
 80096d4:	ed9f 1a3f 	vldr	s2, [pc, #252]	; 80097d4 <strategy_initialize+0x3f0>
 80096d8:	eddf 0a33 	vldr	s1, [pc, #204]	; 80097a8 <strategy_initialize+0x3c4>
 80096dc:	ed9f 0a33 	vldr	s0, [pc, #204]	; 80097ac <strategy_initialize+0x3c8>
 80096e0:	f7fd fbd4 	bl	8006e8c <bezier_new>
 80096e4:	4603      	mov	r3, r0
 80096e6:	6023      	str	r3, [r4, #0]

    strategy->directions[0] = FORWARD;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	689b      	ldr	r3, [r3, #8]
 80096ec:	2201      	movs	r2, #1
 80096ee:	701a      	strb	r2, [r3, #0]
    strategy->directions[1] = FORWARD;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	689b      	ldr	r3, [r3, #8]
 80096f4:	3301      	adds	r3, #1
 80096f6:	2201      	movs	r2, #1
 80096f8:	701a      	strb	r2, [r3, #0]
    strategy->directions[2] = FORWARD;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	689b      	ldr	r3, [r3, #8]
 80096fe:	3302      	adds	r3, #2
 8009700:	2201      	movs	r2, #1
 8009702:	701a      	strb	r2, [r3, #0]

    strategy->speeds[0] = 1000;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	68db      	ldr	r3, [r3, #12]
 8009708:	4a1e      	ldr	r2, [pc, #120]	; (8009784 <strategy_initialize+0x3a0>)
 800970a:	601a      	str	r2, [r3, #0]
    strategy->speeds[1] = 1000;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	68db      	ldr	r3, [r3, #12]
 8009710:	3304      	adds	r3, #4
 8009712:	4a1c      	ldr	r2, [pc, #112]	; (8009784 <strategy_initialize+0x3a0>)
 8009714:	601a      	str	r2, [r3, #0]
    strategy->speeds[2] = 1000;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	68db      	ldr	r3, [r3, #12]
 800971a:	3308      	adds	r3, #8
 800971c:	4a19      	ldr	r2, [pc, #100]	; (8009784 <strategy_initialize+0x3a0>)
 800971e:	601a      	str	r2, [r3, #0]



    return strategy;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	e184      	b.n	8009a2e <strategy_initialize+0x64a>
 8009724:	44b15968 	.word	0x44b15968
 8009728:	44be5031 	.word	0x44be5031
 800972c:	44cabd89 	.word	0x44cabd89
 8009730:	43d4a852 	.word	0x43d4a852
 8009734:	4463a7df 	.word	0x4463a7df
 8009738:	4470f49c 	.word	0x4470f49c
 800973c:	446861ba 	.word	0x446861ba
 8009740:	41b45810 	.word	0x41b45810
 8009744:	44379a5e 	.word	0x44379a5e
 8009748:	450ebea8 	.word	0x450ebea8
 800974c:	445825a2 	.word	0x445825a2
 8009750:	45188548 	.word	0x45188548
 8009754:	4497f53f 	.word	0x4497f53f
 8009758:	4523bb2b 	.word	0x4523bb2b
 800975c:	4469b021 	.word	0x4469b021
 8009760:	441939aa 	.word	0x441939aa
 8009764:	44699be7 	.word	0x44699be7
 8009768:	444370c5 	.word	0x444370c5
 800976c:	4461820c 	.word	0x4461820c
 8009770:	45031b9a 	.word	0x45031b9a
 8009774:	4467a2f2 	.word	0x4467a2f2
 8009778:	41b424dd 	.word	0x41b424dd
 800977c:	4469c45a 	.word	0x4469c45a
 8009780:	43de04fe 	.word	0x43de04fe
 8009784:	447a0000 	.word	0x447a0000
 8009788:	442fb8f6 	.word	0x442fb8f6
 800978c:	44a75a35 	.word	0x44a75a35
 8009790:	442c84ee 	.word	0x442c84ee
 8009794:	44de7ad1 	.word	0x44de7ad1
 8009798:	44083e46 	.word	0x44083e46
 800979c:	44e928b4 	.word	0x44e928b4
 80097a0:	437dc0c5 	.word	0x437dc0c5
 80097a4:	44ee9604 	.word	0x44ee9604
 80097a8:	433edb23 	.word	0x433edb23
 80097ac:	44079810 	.word	0x44079810
 80097b0:	43a7b106 	.word	0x43a7b106
 80097b4:	442e5cac 	.word	0x442e5cac
 80097b8:	4432ed0e 	.word	0x4432ed0e
 80097bc:	44607323 	.word	0x44607323
 80097c0:	407bd70a 	.word	0x407bd70a
 80097c4:	432682d1 	.word	0x432682d1
 80097c8:	41c50831 	.word	0x41c50831
 80097cc:	439f09ba 	.word	0x439f09ba
 80097d0:	42394fdf 	.word	0x42394fdf
 80097d4:	43c1a70a 	.word	0x43c1a70a
	}
	else if(num == 3 || num == 6)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2b03      	cmp	r3, #3
 80097dc:	d002      	beq.n	80097e4 <strategy_initialize+0x400>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2b06      	cmp	r3, #6
 80097e2:	d165      	bne.n	80098b0 <strategy_initialize+0x4cc>
	{	Strategy* strategy = (Strategy*) malloc(sizeof(Strategy));
 80097e4:	2020      	movs	r0, #32
 80097e6:	f000 faf1 	bl	8009dcc <malloc>
 80097ea:	4603      	mov	r3, r0
 80097ec:	613b      	str	r3, [r7, #16]
    strategy->length = 2;
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	2202      	movs	r2, #2
 80097f2:	601a      	str	r2, [r3, #0]
    strategy->path = (Bezier**) malloc(sizeof(Bezier*) * strategy->length);
 80097f4:	693b      	ldr	r3, [r7, #16]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	009b      	lsls	r3, r3, #2
 80097fa:	4618      	mov	r0, r3
 80097fc:	f000 fae6 	bl	8009dcc <malloc>
 8009800:	4603      	mov	r3, r0
 8009802:	461a      	mov	r2, r3
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	605a      	str	r2, [r3, #4]

    strategy->directions = (Direction*) malloc(sizeof(Direction) * strategy->length);
 8009808:	693b      	ldr	r3, [r7, #16]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	4618      	mov	r0, r3
 800980e:	f000 fadd 	bl	8009dcc <malloc>
 8009812:	4603      	mov	r3, r0
 8009814:	461a      	mov	r2, r3
 8009816:	693b      	ldr	r3, [r7, #16]
 8009818:	609a      	str	r2, [r3, #8]
    strategy->speeds = (float*) calloc(strategy->length+1, sizeof(float));
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	3301      	adds	r3, #1
 8009820:	2104      	movs	r1, #4
 8009822:	4618      	mov	r0, r3
 8009824:	f000 fab4 	bl	8009d90 <calloc>
 8009828:	4603      	mov	r3, r0
 800982a:	461a      	mov	r2, r3
 800982c:	693b      	ldr	r3, [r7, #16]
 800982e:	60da      	str	r2, [r3, #12]

    strategy->onSiteActions = (uint8_t**) malloc(sizeof(uint8_t*) * (strategy->length+1));
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	3301      	adds	r3, #1
 8009836:	009b      	lsls	r3, r3, #2
 8009838:	4618      	mov	r0, r3
 800983a:	f000 fac7 	bl	8009dcc <malloc>
 800983e:	4603      	mov	r3, r0
 8009840:	461a      	mov	r2, r3
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	611a      	str	r2, [r3, #16]
    strategy->onSiteActionsLengths = (int*) calloc((strategy->length+1), sizeof(int));
 8009846:	693b      	ldr	r3, [r7, #16]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	3301      	adds	r3, #1
 800984c:	2104      	movs	r1, #4
 800984e:	4618      	mov	r0, r3
 8009850:	f000 fa9e 	bl	8009d90 <calloc>
 8009854:	4603      	mov	r3, r0
 8009856:	461a      	mov	r2, r3
 8009858:	693b      	ldr	r3, [r7, #16]
 800985a:	619a      	str	r2, [r3, #24]
    strategy->onMoveActions = (uint8_t**) malloc(sizeof(uint8_t*) * (strategy->length+1));
 800985c:	693b      	ldr	r3, [r7, #16]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	3301      	adds	r3, #1
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	4618      	mov	r0, r3
 8009866:	f000 fab1 	bl	8009dcc <malloc>
 800986a:	4603      	mov	r3, r0
 800986c:	461a      	mov	r2, r3
 800986e:	693b      	ldr	r3, [r7, #16]
 8009870:	615a      	str	r2, [r3, #20]
    strategy->onMoveActionsLengths = (int*) calloc((strategy->length+1), sizeof(int));
 8009872:	693b      	ldr	r3, [r7, #16]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	3301      	adds	r3, #1
 8009878:	2104      	movs	r1, #4
 800987a:	4618      	mov	r0, r3
 800987c:	f000 fa88 	bl	8009d90 <calloc>
 8009880:	4603      	mov	r3, r0
 8009882:	461a      	mov	r2, r3
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	61da      	str	r2, [r3, #28]

    //strategy->path[0] = bezier_new(1095.392, 1841.935, 1098.577, 1678.371, 1099.549, 1671.753, 1105.089, 1399.884, 30);
    //strategy->path[1] = bezier_new(1105.089, 1399.884, 1110.630, 1128.015, 1407.093, 1071.997, 1407.093, 1071.997, 30);

    strategy->directions[0] = FORWARD;
 8009888:	693b      	ldr	r3, [r7, #16]
 800988a:	689b      	ldr	r3, [r3, #8]
 800988c:	2201      	movs	r2, #1
 800988e:	701a      	strb	r2, [r3, #0]
    strategy->directions[1] = BACKWARD;
 8009890:	693b      	ldr	r3, [r7, #16]
 8009892:	689b      	ldr	r3, [r3, #8]
 8009894:	3301      	adds	r3, #1
 8009896:	22ff      	movs	r2, #255	; 0xff
 8009898:	701a      	strb	r2, [r3, #0]

    strategy->speeds[0] = 496;
 800989a:	693b      	ldr	r3, [r7, #16]
 800989c:	68db      	ldr	r3, [r3, #12]
 800989e:	4a66      	ldr	r2, [pc, #408]	; (8009a38 <strategy_initialize+0x654>)
 80098a0:	601a      	str	r2, [r3, #0]
    strategy->speeds[1] = 496;
 80098a2:	693b      	ldr	r3, [r7, #16]
 80098a4:	68db      	ldr	r3, [r3, #12]
 80098a6:	3304      	adds	r3, #4
 80098a8:	4a63      	ldr	r2, [pc, #396]	; (8009a38 <strategy_initialize+0x654>)
 80098aa:	601a      	str	r2, [r3, #0]



    return strategy;
 80098ac:	693b      	ldr	r3, [r7, #16]
 80098ae:	e0be      	b.n	8009a2e <strategy_initialize+0x64a>
	}
	else if (num == 4 || num == 5)
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	2b04      	cmp	r3, #4
 80098b4:	d003      	beq.n	80098be <strategy_initialize+0x4da>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2b05      	cmp	r3, #5
 80098ba:	f040 80b8 	bne.w	8009a2e <strategy_initialize+0x64a>
	{
    Strategy* strategy = (Strategy*) malloc(sizeof(Strategy));
 80098be:	2020      	movs	r0, #32
 80098c0:	f000 fa84 	bl	8009dcc <malloc>
 80098c4:	4603      	mov	r3, r0
 80098c6:	617b      	str	r3, [r7, #20]
    strategy->length = 3;
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	2203      	movs	r2, #3
 80098cc:	601a      	str	r2, [r3, #0]
    strategy->path = (Bezier**) malloc(sizeof(Bezier*) * strategy->length);
 80098ce:	697b      	ldr	r3, [r7, #20]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	009b      	lsls	r3, r3, #2
 80098d4:	4618      	mov	r0, r3
 80098d6:	f000 fa79 	bl	8009dcc <malloc>
 80098da:	4603      	mov	r3, r0
 80098dc:	461a      	mov	r2, r3
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	605a      	str	r2, [r3, #4]

    strategy->directions = (Direction*) malloc(sizeof(Direction) * strategy->length);
 80098e2:	697b      	ldr	r3, [r7, #20]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4618      	mov	r0, r3
 80098e8:	f000 fa70 	bl	8009dcc <malloc>
 80098ec:	4603      	mov	r3, r0
 80098ee:	461a      	mov	r2, r3
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	609a      	str	r2, [r3, #8]
    strategy->speeds = (float*) calloc(strategy->length+1, sizeof(float));
 80098f4:	697b      	ldr	r3, [r7, #20]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	3301      	adds	r3, #1
 80098fa:	2104      	movs	r1, #4
 80098fc:	4618      	mov	r0, r3
 80098fe:	f000 fa47 	bl	8009d90 <calloc>
 8009902:	4603      	mov	r3, r0
 8009904:	461a      	mov	r2, r3
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	60da      	str	r2, [r3, #12]

    strategy->onSiteActions = (uint8_t**) malloc(sizeof(uint8_t*) * (strategy->length+1));
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	3301      	adds	r3, #1
 8009910:	009b      	lsls	r3, r3, #2
 8009912:	4618      	mov	r0, r3
 8009914:	f000 fa5a 	bl	8009dcc <malloc>
 8009918:	4603      	mov	r3, r0
 800991a:	461a      	mov	r2, r3
 800991c:	697b      	ldr	r3, [r7, #20]
 800991e:	611a      	str	r2, [r3, #16]
    strategy->onSiteActionsLengths = (int*) calloc((strategy->length+1), sizeof(int));
 8009920:	697b      	ldr	r3, [r7, #20]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	3301      	adds	r3, #1
 8009926:	2104      	movs	r1, #4
 8009928:	4618      	mov	r0, r3
 800992a:	f000 fa31 	bl	8009d90 <calloc>
 800992e:	4603      	mov	r3, r0
 8009930:	461a      	mov	r2, r3
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	619a      	str	r2, [r3, #24]
    strategy->onMoveActions = (uint8_t**) malloc(sizeof(uint8_t*) * (strategy->length+1));
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	3301      	adds	r3, #1
 800993c:	009b      	lsls	r3, r3, #2
 800993e:	4618      	mov	r0, r3
 8009940:	f000 fa44 	bl	8009dcc <malloc>
 8009944:	4603      	mov	r3, r0
 8009946:	461a      	mov	r2, r3
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	615a      	str	r2, [r3, #20]
    strategy->onMoveActionsLengths = (int*) calloc((strategy->length+1), sizeof(int));
 800994c:	697b      	ldr	r3, [r7, #20]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	3301      	adds	r3, #1
 8009952:	2104      	movs	r1, #4
 8009954:	4618      	mov	r0, r3
 8009956:	f000 fa1b 	bl	8009d90 <calloc>
 800995a:	4603      	mov	r3, r0
 800995c:	461a      	mov	r2, r3
 800995e:	697b      	ldr	r3, [r7, #20]
 8009960:	61da      	str	r2, [r3, #28]

    strategy->path[0] = bezier_new(2878.517, 722.484, 2529.149, 715.686, 1856.484, 831.876, 1704.227, 835.326, 30);
 8009962:	697b      	ldr	r3, [r7, #20]
 8009964:	685c      	ldr	r4, [r3, #4]
 8009966:	201e      	movs	r0, #30
 8009968:	eddf 3a34 	vldr	s7, [pc, #208]	; 8009a3c <strategy_initialize+0x658>
 800996c:	ed9f 3a34 	vldr	s6, [pc, #208]	; 8009a40 <strategy_initialize+0x65c>
 8009970:	eddf 2a34 	vldr	s5, [pc, #208]	; 8009a44 <strategy_initialize+0x660>
 8009974:	ed9f 2a34 	vldr	s4, [pc, #208]	; 8009a48 <strategy_initialize+0x664>
 8009978:	eddf 1a34 	vldr	s3, [pc, #208]	; 8009a4c <strategy_initialize+0x668>
 800997c:	ed9f 1a34 	vldr	s2, [pc, #208]	; 8009a50 <strategy_initialize+0x66c>
 8009980:	eddf 0a34 	vldr	s1, [pc, #208]	; 8009a54 <strategy_initialize+0x670>
 8009984:	ed9f 0a34 	vldr	s0, [pc, #208]	; 8009a58 <strategy_initialize+0x674>
 8009988:	f7fd fa80 	bl	8006e8c <bezier_new>
 800998c:	4603      	mov	r3, r0
 800998e:	6023      	str	r3, [r4, #0]
    strategy->path[1] = bezier_new(1704.227, 835.326, 1551.970, 838.776, 1190.315, 859.573, 784.791, 799.324, 30);
 8009990:	697b      	ldr	r3, [r7, #20]
 8009992:	685b      	ldr	r3, [r3, #4]
 8009994:	1d1c      	adds	r4, r3, #4
 8009996:	201e      	movs	r0, #30
 8009998:	eddf 3a30 	vldr	s7, [pc, #192]	; 8009a5c <strategy_initialize+0x678>
 800999c:	ed9f 3a30 	vldr	s6, [pc, #192]	; 8009a60 <strategy_initialize+0x67c>
 80099a0:	eddf 2a30 	vldr	s5, [pc, #192]	; 8009a64 <strategy_initialize+0x680>
 80099a4:	ed9f 2a30 	vldr	s4, [pc, #192]	; 8009a68 <strategy_initialize+0x684>
 80099a8:	eddf 1a30 	vldr	s3, [pc, #192]	; 8009a6c <strategy_initialize+0x688>
 80099ac:	ed9f 1a30 	vldr	s2, [pc, #192]	; 8009a70 <strategy_initialize+0x68c>
 80099b0:	eddf 0a22 	vldr	s1, [pc, #136]	; 8009a3c <strategy_initialize+0x658>
 80099b4:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8009a40 <strategy_initialize+0x65c>
 80099b8:	f7fd fa68 	bl	8006e8c <bezier_new>
 80099bc:	4603      	mov	r3, r0
 80099be:	6023      	str	r3, [r4, #0]
    strategy->path[2] = bezier_new(784.791, 799.324, 379.267, 739.076, 777.457, 113.298, 208.660, 119.040, 30);
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	685b      	ldr	r3, [r3, #4]
 80099c4:	f103 0408 	add.w	r4, r3, #8
 80099c8:	201e      	movs	r0, #30
 80099ca:	eddf 3a2a 	vldr	s7, [pc, #168]	; 8009a74 <strategy_initialize+0x690>
 80099ce:	ed9f 3a2a 	vldr	s6, [pc, #168]	; 8009a78 <strategy_initialize+0x694>
 80099d2:	eddf 2a2a 	vldr	s5, [pc, #168]	; 8009a7c <strategy_initialize+0x698>
 80099d6:	ed9f 2a2a 	vldr	s4, [pc, #168]	; 8009a80 <strategy_initialize+0x69c>
 80099da:	eddf 1a2a 	vldr	s3, [pc, #168]	; 8009a84 <strategy_initialize+0x6a0>
 80099de:	ed9f 1a2a 	vldr	s2, [pc, #168]	; 8009a88 <strategy_initialize+0x6a4>
 80099e2:	eddf 0a1e 	vldr	s1, [pc, #120]	; 8009a5c <strategy_initialize+0x678>
 80099e6:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8009a60 <strategy_initialize+0x67c>
 80099ea:	f7fd fa4f 	bl	8006e8c <bezier_new>
 80099ee:	4603      	mov	r3, r0
 80099f0:	6023      	str	r3, [r4, #0]

    strategy->directions[0] = FORWARD;
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	689b      	ldr	r3, [r3, #8]
 80099f6:	2201      	movs	r2, #1
 80099f8:	701a      	strb	r2, [r3, #0]
    strategy->directions[1] = FORWARD;
 80099fa:	697b      	ldr	r3, [r7, #20]
 80099fc:	689b      	ldr	r3, [r3, #8]
 80099fe:	3301      	adds	r3, #1
 8009a00:	2201      	movs	r2, #1
 8009a02:	701a      	strb	r2, [r3, #0]
    strategy->directions[2] = FORWARD;
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	689b      	ldr	r3, [r3, #8]
 8009a08:	3302      	adds	r3, #2
 8009a0a:	2201      	movs	r2, #1
 8009a0c:	701a      	strb	r2, [r3, #0]

    strategy->speeds[0] = 1000;
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	68db      	ldr	r3, [r3, #12]
 8009a12:	4a1e      	ldr	r2, [pc, #120]	; (8009a8c <strategy_initialize+0x6a8>)
 8009a14:	601a      	str	r2, [r3, #0]
    strategy->speeds[1] = 1000;
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	68db      	ldr	r3, [r3, #12]
 8009a1a:	3304      	adds	r3, #4
 8009a1c:	4a1b      	ldr	r2, [pc, #108]	; (8009a8c <strategy_initialize+0x6a8>)
 8009a1e:	601a      	str	r2, [r3, #0]
    strategy->speeds[2] = 1000;
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	68db      	ldr	r3, [r3, #12]
 8009a24:	3308      	adds	r3, #8
 8009a26:	4a19      	ldr	r2, [pc, #100]	; (8009a8c <strategy_initialize+0x6a8>)
 8009a28:	601a      	str	r2, [r3, #0]



    return strategy;
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	e7ff      	b.n	8009a2e <strategy_initialize+0x64a>
	}
}
 8009a2e:	4618      	mov	r0, r3
 8009a30:	371c      	adds	r7, #28
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd90      	pop	{r4, r7, pc}
 8009a36:	bf00      	nop
 8009a38:	43f80000 	.word	0x43f80000
 8009a3c:	4450d4dd 	.word	0x4450d4dd
 8009a40:	44d50744 	.word	0x44d50744
 8009a44:	444ff810 	.word	0x444ff810
 8009a48:	44e80f7d 	.word	0x44e80f7d
 8009a4c:	4432ebe7 	.word	0x4432ebe7
 8009a50:	451e1262 	.word	0x451e1262
 8009a54:	44349efa 	.word	0x44349efa
 8009a58:	4533e846 	.word	0x4533e846
 8009a5c:	4447d4bc 	.word	0x4447d4bc
 8009a60:	444432a0 	.word	0x444432a0
 8009a64:	4456e4ac 	.word	0x4456e4ac
 8009a68:	4494ca14 	.word	0x4494ca14
 8009a6c:	4451b1aa 	.word	0x4451b1aa
 8009a70:	44c1ff0a 	.word	0x44c1ff0a
 8009a74:	42ee147b 	.word	0x42ee147b
 8009a78:	4350a8f6 	.word	0x4350a8f6
 8009a7c:	42e29893 	.word	0x42e29893
 8009a80:	44425d3f 	.word	0x44425d3f
 8009a84:	4438c4dd 	.word	0x4438c4dd
 8009a88:	43bda22d 	.word	0x43bda22d
 8009a8c:	447a0000 	.word	0x447a0000

08009a90 <switchTeam>:
#include "symetry.h"

void switchTeam(Strategy* strategy) {
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
	robot.team = (robot.team == YELLOW)?PURPLE:YELLOW;
 8009a98:	4b2f      	ldr	r3, [pc, #188]	; (8009b58 <switchTeam+0xc8>)
 8009a9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	bf0c      	ite	eq
 8009aa2:	2301      	moveq	r3, #1
 8009aa4:	2300      	movne	r3, #0
 8009aa6:	b2db      	uxtb	r3, r3
 8009aa8:	461a      	mov	r2, r3
 8009aaa:	4b2b      	ldr	r3, [pc, #172]	; (8009b58 <switchTeam+0xc8>)
 8009aac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

	for (int i=0; i<strategy->length; i++) {
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	60fb      	str	r3, [r7, #12]
 8009ab4:	e045      	b.n	8009b42 <switchTeam+0xb2>
		Bezier* b = strategy->path[i];
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	685a      	ldr	r2, [r3, #4]
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	009b      	lsls	r3, r3, #2
 8009abe:	4413      	add	r3, r2
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	60bb      	str	r3, [r7, #8]
		bezier_set(
			b,
		    3000 - b->p1.x, b->p1.y,
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	edd3 7a00 	vldr	s15, [r3]
		bezier_set(
 8009aca:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8009b5c <switchTeam+0xcc>
 8009ace:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	edd3 6a01 	vldr	s13, [r3, #4]
			3000 - b->p2.x, b->p2.y,
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	edd3 7a02 	vldr	s15, [r3, #8]
		bezier_set(
 8009ade:	ed9f 6a1f 	vldr	s12, [pc, #124]	; 8009b5c <switchTeam+0xcc>
 8009ae2:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009ae6:	68bb      	ldr	r3, [r7, #8]
 8009ae8:	edd3 5a03 	vldr	s11, [r3, #12]
			3000 - b->p3.x, b->p3.y,
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	edd3 7a04 	vldr	s15, [r3, #16]
		bezier_set(
 8009af2:	ed9f 5a1a 	vldr	s10, [pc, #104]	; 8009b5c <switchTeam+0xcc>
 8009af6:	ee35 5a67 	vsub.f32	s10, s10, s15
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	edd3 4a05 	vldr	s9, [r3, #20]
			3000 - b->p4.x, b->p4.y,
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	edd3 7a06 	vldr	s15, [r3, #24]
		bezier_set(
 8009b06:	ed9f 4a15 	vldr	s8, [pc, #84]	; 8009b5c <switchTeam+0xcc>
 8009b0a:	ee74 7a67 	vsub.f32	s15, s8, s15
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	ed93 4a07 	vldr	s8, [r3, #28]
 8009b14:	211e      	movs	r1, #30
 8009b16:	eef0 3a44 	vmov.f32	s7, s8
 8009b1a:	eeb0 3a67 	vmov.f32	s6, s15
 8009b1e:	eef0 2a64 	vmov.f32	s5, s9
 8009b22:	eeb0 2a45 	vmov.f32	s4, s10
 8009b26:	eef0 1a65 	vmov.f32	s3, s11
 8009b2a:	eeb0 1a46 	vmov.f32	s2, s12
 8009b2e:	eef0 0a66 	vmov.f32	s1, s13
 8009b32:	eeb0 0a47 	vmov.f32	s0, s14
 8009b36:	68b8      	ldr	r0, [r7, #8]
 8009b38:	f7fd f9e7 	bl	8006f0a <bezier_set>
	for (int i=0; i<strategy->length; i++) {
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	3301      	adds	r3, #1
 8009b40:	60fb      	str	r3, [r7, #12]
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	68fa      	ldr	r2, [r7, #12]
 8009b48:	429a      	cmp	r2, r3
 8009b4a:	dbb4      	blt.n	8009ab6 <switchTeam+0x26>

			if (strategy->onMoveActions[i][j] == 0xCB)
				strategy->onMoveActions[i][j] = 0xCA;
		}*/
	}
}
 8009b4c:	bf00      	nop
 8009b4e:	bf00      	nop
 8009b50:	3710      	adds	r7, #16
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}
 8009b56:	bf00      	nop
 8009b58:	20000d38 	.word	0x20000d38
 8009b5c:	453b8000 	.word	0x453b8000

08009b60 <vector2_new>:
#include "vector2.h"


Vector2 vector2_new(float x, float y) {
 8009b60:	b480      	push	{r7}
 8009b62:	b089      	sub	sp, #36	; 0x24
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	ed87 0a03 	vstr	s0, [r7, #12]
 8009b6a:	edc7 0a02 	vstr	s1, [r7, #8]
    Vector2 u = { x, y };
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	613b      	str	r3, [r7, #16]
 8009b72:	68bb      	ldr	r3, [r7, #8]
 8009b74:	617b      	str	r3, [r7, #20]
    return u;
 8009b76:	f107 0318 	add.w	r3, r7, #24
 8009b7a:	f107 0210 	add.w	r2, r7, #16
 8009b7e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009b82:	e883 0003 	stmia.w	r3, {r0, r1}
 8009b86:	69ba      	ldr	r2, [r7, #24]
 8009b88:	69fb      	ldr	r3, [r7, #28]
 8009b8a:	ee07 2a10 	vmov	s14, r2
 8009b8e:	ee07 3a90 	vmov	s15, r3
}
 8009b92:	eeb0 0a47 	vmov.f32	s0, s14
 8009b96:	eef0 0a67 	vmov.f32	s1, s15
 8009b9a:	3724      	adds	r7, #36	; 0x24
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr

08009ba4 <vector2_norm>:
void vector2_display(Vector2 u) {
    printf("{ x: %f, y: %f }\r\n", u.x, u.y);
}


float vector2_norm(Vector2 u) {
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b082      	sub	sp, #8
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	eeb0 7a40 	vmov.f32	s14, s0
 8009bae:	eef0 7a60 	vmov.f32	s15, s1
 8009bb2:	ed87 7a00 	vstr	s14, [r7]
 8009bb6:	edc7 7a01 	vstr	s15, [r7, #4]
    return sqrt(u.x*u.x + u.y*u.y);
 8009bba:	ed97 7a00 	vldr	s14, [r7]
 8009bbe:	edd7 7a00 	vldr	s15, [r7]
 8009bc2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009bc6:	edd7 6a01 	vldr	s13, [r7, #4]
 8009bca:	edd7 7a01 	vldr	s15, [r7, #4]
 8009bce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009bd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009bd6:	ee17 0a90 	vmov	r0, s15
 8009bda:	f7f6 fcd5 	bl	8000588 <__aeabi_f2d>
 8009bde:	4602      	mov	r2, r0
 8009be0:	460b      	mov	r3, r1
 8009be2:	ec43 2b10 	vmov	d0, r2, r3
 8009be6:	f002 fe91 	bl	800c90c <sqrt>
 8009bea:	ec53 2b10 	vmov	r2, r3, d0
 8009bee:	4610      	mov	r0, r2
 8009bf0:	4619      	mov	r1, r3
 8009bf2:	f7f6 fff9 	bl	8000be8 <__aeabi_d2f>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	ee07 3a90 	vmov	s15, r3
}
 8009bfc:	eeb0 0a67 	vmov.f32	s0, s15
 8009c00:	3708      	adds	r7, #8
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}

08009c06 <vector2_angle>:


float vector2_angle(Vector2 u) {
 8009c06:	b5b0      	push	{r4, r5, r7, lr}
 8009c08:	b082      	sub	sp, #8
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	eeb0 7a40 	vmov.f32	s14, s0
 8009c10:	eef0 7a60 	vmov.f32	s15, s1
 8009c14:	ed87 7a00 	vstr	s14, [r7]
 8009c18:	edc7 7a01 	vstr	s15, [r7, #4]
    return atan2(u.y, u.x);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	4618      	mov	r0, r3
 8009c20:	f7f6 fcb2 	bl	8000588 <__aeabi_f2d>
 8009c24:	4604      	mov	r4, r0
 8009c26:	460d      	mov	r5, r1
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	4618      	mov	r0, r3
 8009c2c:	f7f6 fcac 	bl	8000588 <__aeabi_f2d>
 8009c30:	4602      	mov	r2, r0
 8009c32:	460b      	mov	r3, r1
 8009c34:	ec43 2b11 	vmov	d1, r2, r3
 8009c38:	ec45 4b10 	vmov	d0, r4, r5
 8009c3c:	f002 fdc6 	bl	800c7cc <atan2>
 8009c40:	ec53 2b10 	vmov	r2, r3, d0
 8009c44:	4610      	mov	r0, r2
 8009c46:	4619      	mov	r1, r3
 8009c48:	f7f6 ffce 	bl	8000be8 <__aeabi_d2f>
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	ee07 3a90 	vmov	s15, r3
}
 8009c52:	eeb0 0a67 	vmov.f32	s0, s15
 8009c56:	3708      	adds	r7, #8
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	bdb0      	pop	{r4, r5, r7, pc}

08009c5c <vector2_dist2>:
    Vector2 diff = { v.x - u.x, v.y - u.y };
    return vector2_norm(diff);
}


float vector2_dist2(Vector2 u, Vector2 v) {
 8009c5c:	b480      	push	{r7}
 8009c5e:	b087      	sub	sp, #28
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	eeb0 6a40 	vmov.f32	s12, s0
 8009c66:	eef0 6a60 	vmov.f32	s13, s1
 8009c6a:	eeb0 7a41 	vmov.f32	s14, s2
 8009c6e:	eef0 7a61 	vmov.f32	s15, s3
 8009c72:	ed87 6a02 	vstr	s12, [r7, #8]
 8009c76:	edc7 6a03 	vstr	s13, [r7, #12]
 8009c7a:	ed87 7a00 	vstr	s14, [r7]
 8009c7e:	edc7 7a01 	vstr	s15, [r7, #4]
    Vector2 diff = { v.x - u.x, v.y - u.y };
 8009c82:	ed97 7a00 	vldr	s14, [r7]
 8009c86:	edd7 7a02 	vldr	s15, [r7, #8]
 8009c8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009c8e:	edc7 7a04 	vstr	s15, [r7, #16]
 8009c92:	ed97 7a01 	vldr	s14, [r7, #4]
 8009c96:	edd7 7a03 	vldr	s15, [r7, #12]
 8009c9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009c9e:	edc7 7a05 	vstr	s15, [r7, #20]
    return diff.x*diff.x + diff.y*diff.y;
 8009ca2:	ed97 7a04 	vldr	s14, [r7, #16]
 8009ca6:	edd7 7a04 	vldr	s15, [r7, #16]
 8009caa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009cae:	edd7 6a05 	vldr	s13, [r7, #20]
 8009cb2:	edd7 7a05 	vldr	s15, [r7, #20]
 8009cb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009cba:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8009cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8009cc2:	371c      	adds	r7, #28
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cca:	4770      	bx	lr

08009ccc <vector2_diff>:
    Vector2 sum = { v.x + u.x, v.y + u.y };
    return sum;
}


Vector2 vector2_diff(Vector2 u, Vector2 v) {
 8009ccc:	b480      	push	{r7}
 8009cce:	b08b      	sub	sp, #44	; 0x2c
 8009cd0:	af00      	add	r7, sp, #0
 8009cd2:	eeb0 6a40 	vmov.f32	s12, s0
 8009cd6:	eef0 6a60 	vmov.f32	s13, s1
 8009cda:	eeb0 7a41 	vmov.f32	s14, s2
 8009cde:	eef0 7a61 	vmov.f32	s15, s3
 8009ce2:	ed87 6a04 	vstr	s12, [r7, #16]
 8009ce6:	edc7 6a05 	vstr	s13, [r7, #20]
 8009cea:	ed87 7a02 	vstr	s14, [r7, #8]
 8009cee:	edc7 7a03 	vstr	s15, [r7, #12]
    Vector2 diff = { u.x - v.x, u.y - v.y };
 8009cf2:	ed97 7a04 	vldr	s14, [r7, #16]
 8009cf6:	edd7 7a02 	vldr	s15, [r7, #8]
 8009cfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009cfe:	edc7 7a06 	vstr	s15, [r7, #24]
 8009d02:	ed97 7a05 	vldr	s14, [r7, #20]
 8009d06:	edd7 7a03 	vldr	s15, [r7, #12]
 8009d0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009d0e:	edc7 7a07 	vstr	s15, [r7, #28]
    return diff;
 8009d12:	f107 0320 	add.w	r3, r7, #32
 8009d16:	f107 0218 	add.w	r2, r7, #24
 8009d1a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009d1e:	e883 0003 	stmia.w	r3, {r0, r1}
 8009d22:	6a3a      	ldr	r2, [r7, #32]
 8009d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d26:	ee07 2a10 	vmov	s14, r2
 8009d2a:	ee07 3a90 	vmov	s15, r3
}
 8009d2e:	eeb0 0a47 	vmov.f32	s0, s14
 8009d32:	eef0 0a67 	vmov.f32	s1, s15
 8009d36:	372c      	adds	r7, #44	; 0x2c
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3e:	4770      	bx	lr

08009d40 <vector2_cross>:
float vector2_dot(Vector2 u, Vector2 v) {
    return u.x * v.x + u.y * v.y;
}


float vector2_cross(Vector2 u, Vector2 v) {
 8009d40:	b480      	push	{r7}
 8009d42:	b085      	sub	sp, #20
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	eeb0 6a40 	vmov.f32	s12, s0
 8009d4a:	eef0 6a60 	vmov.f32	s13, s1
 8009d4e:	eeb0 7a41 	vmov.f32	s14, s2
 8009d52:	eef0 7a61 	vmov.f32	s15, s3
 8009d56:	ed87 6a02 	vstr	s12, [r7, #8]
 8009d5a:	edc7 6a03 	vstr	s13, [r7, #12]
 8009d5e:	ed87 7a00 	vstr	s14, [r7]
 8009d62:	edc7 7a01 	vstr	s15, [r7, #4]
    return u.x * v.y - u.y * v.x;
 8009d66:	ed97 7a02 	vldr	s14, [r7, #8]
 8009d6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8009d6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009d72:	edd7 6a03 	vldr	s13, [r7, #12]
 8009d76:	edd7 7a00 	vldr	s15, [r7]
 8009d7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009d7e:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8009d82:	eeb0 0a67 	vmov.f32	s0, s15
 8009d86:	3714      	adds	r7, #20
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8e:	4770      	bx	lr

08009d90 <calloc>:
 8009d90:	4b02      	ldr	r3, [pc, #8]	; (8009d9c <calloc+0xc>)
 8009d92:	460a      	mov	r2, r1
 8009d94:	4601      	mov	r1, r0
 8009d96:	6818      	ldr	r0, [r3, #0]
 8009d98:	f000 b802 	b.w	8009da0 <_calloc_r>
 8009d9c:	20000064 	.word	0x20000064

08009da0 <_calloc_r>:
 8009da0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009da2:	fba1 2402 	umull	r2, r4, r1, r2
 8009da6:	b94c      	cbnz	r4, 8009dbc <_calloc_r+0x1c>
 8009da8:	4611      	mov	r1, r2
 8009daa:	9201      	str	r2, [sp, #4]
 8009dac:	f000 f836 	bl	8009e1c <_malloc_r>
 8009db0:	9a01      	ldr	r2, [sp, #4]
 8009db2:	4605      	mov	r5, r0
 8009db4:	b930      	cbnz	r0, 8009dc4 <_calloc_r+0x24>
 8009db6:	4628      	mov	r0, r5
 8009db8:	b003      	add	sp, #12
 8009dba:	bd30      	pop	{r4, r5, pc}
 8009dbc:	220c      	movs	r2, #12
 8009dbe:	6002      	str	r2, [r0, #0]
 8009dc0:	2500      	movs	r5, #0
 8009dc2:	e7f8      	b.n	8009db6 <_calloc_r+0x16>
 8009dc4:	4621      	mov	r1, r4
 8009dc6:	f000 ff11 	bl	800abec <memset>
 8009dca:	e7f4      	b.n	8009db6 <_calloc_r+0x16>

08009dcc <malloc>:
 8009dcc:	4b02      	ldr	r3, [pc, #8]	; (8009dd8 <malloc+0xc>)
 8009dce:	4601      	mov	r1, r0
 8009dd0:	6818      	ldr	r0, [r3, #0]
 8009dd2:	f000 b823 	b.w	8009e1c <_malloc_r>
 8009dd6:	bf00      	nop
 8009dd8:	20000064 	.word	0x20000064

08009ddc <sbrk_aligned>:
 8009ddc:	b570      	push	{r4, r5, r6, lr}
 8009dde:	4e0e      	ldr	r6, [pc, #56]	; (8009e18 <sbrk_aligned+0x3c>)
 8009de0:	460c      	mov	r4, r1
 8009de2:	6831      	ldr	r1, [r6, #0]
 8009de4:	4605      	mov	r5, r0
 8009de6:	b911      	cbnz	r1, 8009dee <sbrk_aligned+0x12>
 8009de8:	f000 ff40 	bl	800ac6c <_sbrk_r>
 8009dec:	6030      	str	r0, [r6, #0]
 8009dee:	4621      	mov	r1, r4
 8009df0:	4628      	mov	r0, r5
 8009df2:	f000 ff3b 	bl	800ac6c <_sbrk_r>
 8009df6:	1c43      	adds	r3, r0, #1
 8009df8:	d00a      	beq.n	8009e10 <sbrk_aligned+0x34>
 8009dfa:	1cc4      	adds	r4, r0, #3
 8009dfc:	f024 0403 	bic.w	r4, r4, #3
 8009e00:	42a0      	cmp	r0, r4
 8009e02:	d007      	beq.n	8009e14 <sbrk_aligned+0x38>
 8009e04:	1a21      	subs	r1, r4, r0
 8009e06:	4628      	mov	r0, r5
 8009e08:	f000 ff30 	bl	800ac6c <_sbrk_r>
 8009e0c:	3001      	adds	r0, #1
 8009e0e:	d101      	bne.n	8009e14 <sbrk_aligned+0x38>
 8009e10:	f04f 34ff 	mov.w	r4, #4294967295
 8009e14:	4620      	mov	r0, r4
 8009e16:	bd70      	pop	{r4, r5, r6, pc}
 8009e18:	2000195c 	.word	0x2000195c

08009e1c <_malloc_r>:
 8009e1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e20:	1ccd      	adds	r5, r1, #3
 8009e22:	f025 0503 	bic.w	r5, r5, #3
 8009e26:	3508      	adds	r5, #8
 8009e28:	2d0c      	cmp	r5, #12
 8009e2a:	bf38      	it	cc
 8009e2c:	250c      	movcc	r5, #12
 8009e2e:	2d00      	cmp	r5, #0
 8009e30:	4607      	mov	r7, r0
 8009e32:	db01      	blt.n	8009e38 <_malloc_r+0x1c>
 8009e34:	42a9      	cmp	r1, r5
 8009e36:	d905      	bls.n	8009e44 <_malloc_r+0x28>
 8009e38:	230c      	movs	r3, #12
 8009e3a:	603b      	str	r3, [r7, #0]
 8009e3c:	2600      	movs	r6, #0
 8009e3e:	4630      	mov	r0, r6
 8009e40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e44:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009f18 <_malloc_r+0xfc>
 8009e48:	f000 f868 	bl	8009f1c <__malloc_lock>
 8009e4c:	f8d8 3000 	ldr.w	r3, [r8]
 8009e50:	461c      	mov	r4, r3
 8009e52:	bb5c      	cbnz	r4, 8009eac <_malloc_r+0x90>
 8009e54:	4629      	mov	r1, r5
 8009e56:	4638      	mov	r0, r7
 8009e58:	f7ff ffc0 	bl	8009ddc <sbrk_aligned>
 8009e5c:	1c43      	adds	r3, r0, #1
 8009e5e:	4604      	mov	r4, r0
 8009e60:	d155      	bne.n	8009f0e <_malloc_r+0xf2>
 8009e62:	f8d8 4000 	ldr.w	r4, [r8]
 8009e66:	4626      	mov	r6, r4
 8009e68:	2e00      	cmp	r6, #0
 8009e6a:	d145      	bne.n	8009ef8 <_malloc_r+0xdc>
 8009e6c:	2c00      	cmp	r4, #0
 8009e6e:	d048      	beq.n	8009f02 <_malloc_r+0xe6>
 8009e70:	6823      	ldr	r3, [r4, #0]
 8009e72:	4631      	mov	r1, r6
 8009e74:	4638      	mov	r0, r7
 8009e76:	eb04 0903 	add.w	r9, r4, r3
 8009e7a:	f000 fef7 	bl	800ac6c <_sbrk_r>
 8009e7e:	4581      	cmp	r9, r0
 8009e80:	d13f      	bne.n	8009f02 <_malloc_r+0xe6>
 8009e82:	6821      	ldr	r1, [r4, #0]
 8009e84:	1a6d      	subs	r5, r5, r1
 8009e86:	4629      	mov	r1, r5
 8009e88:	4638      	mov	r0, r7
 8009e8a:	f7ff ffa7 	bl	8009ddc <sbrk_aligned>
 8009e8e:	3001      	adds	r0, #1
 8009e90:	d037      	beq.n	8009f02 <_malloc_r+0xe6>
 8009e92:	6823      	ldr	r3, [r4, #0]
 8009e94:	442b      	add	r3, r5
 8009e96:	6023      	str	r3, [r4, #0]
 8009e98:	f8d8 3000 	ldr.w	r3, [r8]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d038      	beq.n	8009f12 <_malloc_r+0xf6>
 8009ea0:	685a      	ldr	r2, [r3, #4]
 8009ea2:	42a2      	cmp	r2, r4
 8009ea4:	d12b      	bne.n	8009efe <_malloc_r+0xe2>
 8009ea6:	2200      	movs	r2, #0
 8009ea8:	605a      	str	r2, [r3, #4]
 8009eaa:	e00f      	b.n	8009ecc <_malloc_r+0xb0>
 8009eac:	6822      	ldr	r2, [r4, #0]
 8009eae:	1b52      	subs	r2, r2, r5
 8009eb0:	d41f      	bmi.n	8009ef2 <_malloc_r+0xd6>
 8009eb2:	2a0b      	cmp	r2, #11
 8009eb4:	d917      	bls.n	8009ee6 <_malloc_r+0xca>
 8009eb6:	1961      	adds	r1, r4, r5
 8009eb8:	42a3      	cmp	r3, r4
 8009eba:	6025      	str	r5, [r4, #0]
 8009ebc:	bf18      	it	ne
 8009ebe:	6059      	strne	r1, [r3, #4]
 8009ec0:	6863      	ldr	r3, [r4, #4]
 8009ec2:	bf08      	it	eq
 8009ec4:	f8c8 1000 	streq.w	r1, [r8]
 8009ec8:	5162      	str	r2, [r4, r5]
 8009eca:	604b      	str	r3, [r1, #4]
 8009ecc:	4638      	mov	r0, r7
 8009ece:	f104 060b 	add.w	r6, r4, #11
 8009ed2:	f000 f829 	bl	8009f28 <__malloc_unlock>
 8009ed6:	f026 0607 	bic.w	r6, r6, #7
 8009eda:	1d23      	adds	r3, r4, #4
 8009edc:	1af2      	subs	r2, r6, r3
 8009ede:	d0ae      	beq.n	8009e3e <_malloc_r+0x22>
 8009ee0:	1b9b      	subs	r3, r3, r6
 8009ee2:	50a3      	str	r3, [r4, r2]
 8009ee4:	e7ab      	b.n	8009e3e <_malloc_r+0x22>
 8009ee6:	42a3      	cmp	r3, r4
 8009ee8:	6862      	ldr	r2, [r4, #4]
 8009eea:	d1dd      	bne.n	8009ea8 <_malloc_r+0x8c>
 8009eec:	f8c8 2000 	str.w	r2, [r8]
 8009ef0:	e7ec      	b.n	8009ecc <_malloc_r+0xb0>
 8009ef2:	4623      	mov	r3, r4
 8009ef4:	6864      	ldr	r4, [r4, #4]
 8009ef6:	e7ac      	b.n	8009e52 <_malloc_r+0x36>
 8009ef8:	4634      	mov	r4, r6
 8009efa:	6876      	ldr	r6, [r6, #4]
 8009efc:	e7b4      	b.n	8009e68 <_malloc_r+0x4c>
 8009efe:	4613      	mov	r3, r2
 8009f00:	e7cc      	b.n	8009e9c <_malloc_r+0x80>
 8009f02:	230c      	movs	r3, #12
 8009f04:	603b      	str	r3, [r7, #0]
 8009f06:	4638      	mov	r0, r7
 8009f08:	f000 f80e 	bl	8009f28 <__malloc_unlock>
 8009f0c:	e797      	b.n	8009e3e <_malloc_r+0x22>
 8009f0e:	6025      	str	r5, [r4, #0]
 8009f10:	e7dc      	b.n	8009ecc <_malloc_r+0xb0>
 8009f12:	605b      	str	r3, [r3, #4]
 8009f14:	deff      	udf	#255	; 0xff
 8009f16:	bf00      	nop
 8009f18:	20001958 	.word	0x20001958

08009f1c <__malloc_lock>:
 8009f1c:	4801      	ldr	r0, [pc, #4]	; (8009f24 <__malloc_lock+0x8>)
 8009f1e:	f000 bef1 	b.w	800ad04 <__retarget_lock_acquire_recursive>
 8009f22:	bf00      	nop
 8009f24:	20001aa0 	.word	0x20001aa0

08009f28 <__malloc_unlock>:
 8009f28:	4801      	ldr	r0, [pc, #4]	; (8009f30 <__malloc_unlock+0x8>)
 8009f2a:	f000 beec 	b.w	800ad06 <__retarget_lock_release_recursive>
 8009f2e:	bf00      	nop
 8009f30:	20001aa0 	.word	0x20001aa0

08009f34 <__cvt>:
 8009f34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f38:	ec55 4b10 	vmov	r4, r5, d0
 8009f3c:	2d00      	cmp	r5, #0
 8009f3e:	460e      	mov	r6, r1
 8009f40:	4619      	mov	r1, r3
 8009f42:	462b      	mov	r3, r5
 8009f44:	bfbb      	ittet	lt
 8009f46:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009f4a:	461d      	movlt	r5, r3
 8009f4c:	2300      	movge	r3, #0
 8009f4e:	232d      	movlt	r3, #45	; 0x2d
 8009f50:	700b      	strb	r3, [r1, #0]
 8009f52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f54:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009f58:	4691      	mov	r9, r2
 8009f5a:	f023 0820 	bic.w	r8, r3, #32
 8009f5e:	bfbc      	itt	lt
 8009f60:	4622      	movlt	r2, r4
 8009f62:	4614      	movlt	r4, r2
 8009f64:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009f68:	d005      	beq.n	8009f76 <__cvt+0x42>
 8009f6a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009f6e:	d100      	bne.n	8009f72 <__cvt+0x3e>
 8009f70:	3601      	adds	r6, #1
 8009f72:	2102      	movs	r1, #2
 8009f74:	e000      	b.n	8009f78 <__cvt+0x44>
 8009f76:	2103      	movs	r1, #3
 8009f78:	ab03      	add	r3, sp, #12
 8009f7a:	9301      	str	r3, [sp, #4]
 8009f7c:	ab02      	add	r3, sp, #8
 8009f7e:	9300      	str	r3, [sp, #0]
 8009f80:	ec45 4b10 	vmov	d0, r4, r5
 8009f84:	4653      	mov	r3, sl
 8009f86:	4632      	mov	r2, r6
 8009f88:	f000 ff46 	bl	800ae18 <_dtoa_r>
 8009f8c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009f90:	4607      	mov	r7, r0
 8009f92:	d102      	bne.n	8009f9a <__cvt+0x66>
 8009f94:	f019 0f01 	tst.w	r9, #1
 8009f98:	d022      	beq.n	8009fe0 <__cvt+0xac>
 8009f9a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009f9e:	eb07 0906 	add.w	r9, r7, r6
 8009fa2:	d110      	bne.n	8009fc6 <__cvt+0x92>
 8009fa4:	783b      	ldrb	r3, [r7, #0]
 8009fa6:	2b30      	cmp	r3, #48	; 0x30
 8009fa8:	d10a      	bne.n	8009fc0 <__cvt+0x8c>
 8009faa:	2200      	movs	r2, #0
 8009fac:	2300      	movs	r3, #0
 8009fae:	4620      	mov	r0, r4
 8009fb0:	4629      	mov	r1, r5
 8009fb2:	f7f6 fda9 	bl	8000b08 <__aeabi_dcmpeq>
 8009fb6:	b918      	cbnz	r0, 8009fc0 <__cvt+0x8c>
 8009fb8:	f1c6 0601 	rsb	r6, r6, #1
 8009fbc:	f8ca 6000 	str.w	r6, [sl]
 8009fc0:	f8da 3000 	ldr.w	r3, [sl]
 8009fc4:	4499      	add	r9, r3
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	2300      	movs	r3, #0
 8009fca:	4620      	mov	r0, r4
 8009fcc:	4629      	mov	r1, r5
 8009fce:	f7f6 fd9b 	bl	8000b08 <__aeabi_dcmpeq>
 8009fd2:	b108      	cbz	r0, 8009fd8 <__cvt+0xa4>
 8009fd4:	f8cd 900c 	str.w	r9, [sp, #12]
 8009fd8:	2230      	movs	r2, #48	; 0x30
 8009fda:	9b03      	ldr	r3, [sp, #12]
 8009fdc:	454b      	cmp	r3, r9
 8009fde:	d307      	bcc.n	8009ff0 <__cvt+0xbc>
 8009fe0:	9b03      	ldr	r3, [sp, #12]
 8009fe2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009fe4:	1bdb      	subs	r3, r3, r7
 8009fe6:	4638      	mov	r0, r7
 8009fe8:	6013      	str	r3, [r2, #0]
 8009fea:	b004      	add	sp, #16
 8009fec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ff0:	1c59      	adds	r1, r3, #1
 8009ff2:	9103      	str	r1, [sp, #12]
 8009ff4:	701a      	strb	r2, [r3, #0]
 8009ff6:	e7f0      	b.n	8009fda <__cvt+0xa6>

08009ff8 <__exponent>:
 8009ff8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	2900      	cmp	r1, #0
 8009ffe:	bfb8      	it	lt
 800a000:	4249      	neglt	r1, r1
 800a002:	f803 2b02 	strb.w	r2, [r3], #2
 800a006:	bfb4      	ite	lt
 800a008:	222d      	movlt	r2, #45	; 0x2d
 800a00a:	222b      	movge	r2, #43	; 0x2b
 800a00c:	2909      	cmp	r1, #9
 800a00e:	7042      	strb	r2, [r0, #1]
 800a010:	dd2a      	ble.n	800a068 <__exponent+0x70>
 800a012:	f10d 0207 	add.w	r2, sp, #7
 800a016:	4617      	mov	r7, r2
 800a018:	260a      	movs	r6, #10
 800a01a:	4694      	mov	ip, r2
 800a01c:	fb91 f5f6 	sdiv	r5, r1, r6
 800a020:	fb06 1415 	mls	r4, r6, r5, r1
 800a024:	3430      	adds	r4, #48	; 0x30
 800a026:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800a02a:	460c      	mov	r4, r1
 800a02c:	2c63      	cmp	r4, #99	; 0x63
 800a02e:	f102 32ff 	add.w	r2, r2, #4294967295
 800a032:	4629      	mov	r1, r5
 800a034:	dcf1      	bgt.n	800a01a <__exponent+0x22>
 800a036:	3130      	adds	r1, #48	; 0x30
 800a038:	f1ac 0402 	sub.w	r4, ip, #2
 800a03c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a040:	1c41      	adds	r1, r0, #1
 800a042:	4622      	mov	r2, r4
 800a044:	42ba      	cmp	r2, r7
 800a046:	d30a      	bcc.n	800a05e <__exponent+0x66>
 800a048:	f10d 0209 	add.w	r2, sp, #9
 800a04c:	eba2 020c 	sub.w	r2, r2, ip
 800a050:	42bc      	cmp	r4, r7
 800a052:	bf88      	it	hi
 800a054:	2200      	movhi	r2, #0
 800a056:	4413      	add	r3, r2
 800a058:	1a18      	subs	r0, r3, r0
 800a05a:	b003      	add	sp, #12
 800a05c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a05e:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a062:	f801 5f01 	strb.w	r5, [r1, #1]!
 800a066:	e7ed      	b.n	800a044 <__exponent+0x4c>
 800a068:	2330      	movs	r3, #48	; 0x30
 800a06a:	3130      	adds	r1, #48	; 0x30
 800a06c:	7083      	strb	r3, [r0, #2]
 800a06e:	70c1      	strb	r1, [r0, #3]
 800a070:	1d03      	adds	r3, r0, #4
 800a072:	e7f1      	b.n	800a058 <__exponent+0x60>

0800a074 <_printf_float>:
 800a074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a078:	ed2d 8b02 	vpush	{d8}
 800a07c:	b08d      	sub	sp, #52	; 0x34
 800a07e:	460c      	mov	r4, r1
 800a080:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a084:	4616      	mov	r6, r2
 800a086:	461f      	mov	r7, r3
 800a088:	4605      	mov	r5, r0
 800a08a:	f000 fdb7 	bl	800abfc <_localeconv_r>
 800a08e:	f8d0 a000 	ldr.w	sl, [r0]
 800a092:	4650      	mov	r0, sl
 800a094:	f7f6 f90c 	bl	80002b0 <strlen>
 800a098:	2300      	movs	r3, #0
 800a09a:	930a      	str	r3, [sp, #40]	; 0x28
 800a09c:	6823      	ldr	r3, [r4, #0]
 800a09e:	9305      	str	r3, [sp, #20]
 800a0a0:	f8d8 3000 	ldr.w	r3, [r8]
 800a0a4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a0a8:	3307      	adds	r3, #7
 800a0aa:	f023 0307 	bic.w	r3, r3, #7
 800a0ae:	f103 0208 	add.w	r2, r3, #8
 800a0b2:	f8c8 2000 	str.w	r2, [r8]
 800a0b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a0ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a0be:	9307      	str	r3, [sp, #28]
 800a0c0:	f8cd 8018 	str.w	r8, [sp, #24]
 800a0c4:	ee08 0a10 	vmov	s16, r0
 800a0c8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800a0cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a0d0:	4b9e      	ldr	r3, [pc, #632]	; (800a34c <_printf_float+0x2d8>)
 800a0d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a0d6:	f7f6 fd49 	bl	8000b6c <__aeabi_dcmpun>
 800a0da:	bb88      	cbnz	r0, 800a140 <_printf_float+0xcc>
 800a0dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a0e0:	4b9a      	ldr	r3, [pc, #616]	; (800a34c <_printf_float+0x2d8>)
 800a0e2:	f04f 32ff 	mov.w	r2, #4294967295
 800a0e6:	f7f6 fd23 	bl	8000b30 <__aeabi_dcmple>
 800a0ea:	bb48      	cbnz	r0, 800a140 <_printf_float+0xcc>
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	4640      	mov	r0, r8
 800a0f2:	4649      	mov	r1, r9
 800a0f4:	f7f6 fd12 	bl	8000b1c <__aeabi_dcmplt>
 800a0f8:	b110      	cbz	r0, 800a100 <_printf_float+0x8c>
 800a0fa:	232d      	movs	r3, #45	; 0x2d
 800a0fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a100:	4a93      	ldr	r2, [pc, #588]	; (800a350 <_printf_float+0x2dc>)
 800a102:	4b94      	ldr	r3, [pc, #592]	; (800a354 <_printf_float+0x2e0>)
 800a104:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a108:	bf94      	ite	ls
 800a10a:	4690      	movls	r8, r2
 800a10c:	4698      	movhi	r8, r3
 800a10e:	2303      	movs	r3, #3
 800a110:	6123      	str	r3, [r4, #16]
 800a112:	9b05      	ldr	r3, [sp, #20]
 800a114:	f023 0304 	bic.w	r3, r3, #4
 800a118:	6023      	str	r3, [r4, #0]
 800a11a:	f04f 0900 	mov.w	r9, #0
 800a11e:	9700      	str	r7, [sp, #0]
 800a120:	4633      	mov	r3, r6
 800a122:	aa0b      	add	r2, sp, #44	; 0x2c
 800a124:	4621      	mov	r1, r4
 800a126:	4628      	mov	r0, r5
 800a128:	f000 f9da 	bl	800a4e0 <_printf_common>
 800a12c:	3001      	adds	r0, #1
 800a12e:	f040 8090 	bne.w	800a252 <_printf_float+0x1de>
 800a132:	f04f 30ff 	mov.w	r0, #4294967295
 800a136:	b00d      	add	sp, #52	; 0x34
 800a138:	ecbd 8b02 	vpop	{d8}
 800a13c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a140:	4642      	mov	r2, r8
 800a142:	464b      	mov	r3, r9
 800a144:	4640      	mov	r0, r8
 800a146:	4649      	mov	r1, r9
 800a148:	f7f6 fd10 	bl	8000b6c <__aeabi_dcmpun>
 800a14c:	b140      	cbz	r0, 800a160 <_printf_float+0xec>
 800a14e:	464b      	mov	r3, r9
 800a150:	2b00      	cmp	r3, #0
 800a152:	bfbc      	itt	lt
 800a154:	232d      	movlt	r3, #45	; 0x2d
 800a156:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a15a:	4a7f      	ldr	r2, [pc, #508]	; (800a358 <_printf_float+0x2e4>)
 800a15c:	4b7f      	ldr	r3, [pc, #508]	; (800a35c <_printf_float+0x2e8>)
 800a15e:	e7d1      	b.n	800a104 <_printf_float+0x90>
 800a160:	6863      	ldr	r3, [r4, #4]
 800a162:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a166:	9206      	str	r2, [sp, #24]
 800a168:	1c5a      	adds	r2, r3, #1
 800a16a:	d13f      	bne.n	800a1ec <_printf_float+0x178>
 800a16c:	2306      	movs	r3, #6
 800a16e:	6063      	str	r3, [r4, #4]
 800a170:	9b05      	ldr	r3, [sp, #20]
 800a172:	6861      	ldr	r1, [r4, #4]
 800a174:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a178:	2300      	movs	r3, #0
 800a17a:	9303      	str	r3, [sp, #12]
 800a17c:	ab0a      	add	r3, sp, #40	; 0x28
 800a17e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a182:	ab09      	add	r3, sp, #36	; 0x24
 800a184:	ec49 8b10 	vmov	d0, r8, r9
 800a188:	9300      	str	r3, [sp, #0]
 800a18a:	6022      	str	r2, [r4, #0]
 800a18c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a190:	4628      	mov	r0, r5
 800a192:	f7ff fecf 	bl	8009f34 <__cvt>
 800a196:	9b06      	ldr	r3, [sp, #24]
 800a198:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a19a:	2b47      	cmp	r3, #71	; 0x47
 800a19c:	4680      	mov	r8, r0
 800a19e:	d108      	bne.n	800a1b2 <_printf_float+0x13e>
 800a1a0:	1cc8      	adds	r0, r1, #3
 800a1a2:	db02      	blt.n	800a1aa <_printf_float+0x136>
 800a1a4:	6863      	ldr	r3, [r4, #4]
 800a1a6:	4299      	cmp	r1, r3
 800a1a8:	dd41      	ble.n	800a22e <_printf_float+0x1ba>
 800a1aa:	f1ab 0302 	sub.w	r3, fp, #2
 800a1ae:	fa5f fb83 	uxtb.w	fp, r3
 800a1b2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a1b6:	d820      	bhi.n	800a1fa <_printf_float+0x186>
 800a1b8:	3901      	subs	r1, #1
 800a1ba:	465a      	mov	r2, fp
 800a1bc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a1c0:	9109      	str	r1, [sp, #36]	; 0x24
 800a1c2:	f7ff ff19 	bl	8009ff8 <__exponent>
 800a1c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a1c8:	1813      	adds	r3, r2, r0
 800a1ca:	2a01      	cmp	r2, #1
 800a1cc:	4681      	mov	r9, r0
 800a1ce:	6123      	str	r3, [r4, #16]
 800a1d0:	dc02      	bgt.n	800a1d8 <_printf_float+0x164>
 800a1d2:	6822      	ldr	r2, [r4, #0]
 800a1d4:	07d2      	lsls	r2, r2, #31
 800a1d6:	d501      	bpl.n	800a1dc <_printf_float+0x168>
 800a1d8:	3301      	adds	r3, #1
 800a1da:	6123      	str	r3, [r4, #16]
 800a1dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d09c      	beq.n	800a11e <_printf_float+0xaa>
 800a1e4:	232d      	movs	r3, #45	; 0x2d
 800a1e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a1ea:	e798      	b.n	800a11e <_printf_float+0xaa>
 800a1ec:	9a06      	ldr	r2, [sp, #24]
 800a1ee:	2a47      	cmp	r2, #71	; 0x47
 800a1f0:	d1be      	bne.n	800a170 <_printf_float+0xfc>
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d1bc      	bne.n	800a170 <_printf_float+0xfc>
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	e7b9      	b.n	800a16e <_printf_float+0xfa>
 800a1fa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a1fe:	d118      	bne.n	800a232 <_printf_float+0x1be>
 800a200:	2900      	cmp	r1, #0
 800a202:	6863      	ldr	r3, [r4, #4]
 800a204:	dd0b      	ble.n	800a21e <_printf_float+0x1aa>
 800a206:	6121      	str	r1, [r4, #16]
 800a208:	b913      	cbnz	r3, 800a210 <_printf_float+0x19c>
 800a20a:	6822      	ldr	r2, [r4, #0]
 800a20c:	07d0      	lsls	r0, r2, #31
 800a20e:	d502      	bpl.n	800a216 <_printf_float+0x1a2>
 800a210:	3301      	adds	r3, #1
 800a212:	440b      	add	r3, r1
 800a214:	6123      	str	r3, [r4, #16]
 800a216:	65a1      	str	r1, [r4, #88]	; 0x58
 800a218:	f04f 0900 	mov.w	r9, #0
 800a21c:	e7de      	b.n	800a1dc <_printf_float+0x168>
 800a21e:	b913      	cbnz	r3, 800a226 <_printf_float+0x1b2>
 800a220:	6822      	ldr	r2, [r4, #0]
 800a222:	07d2      	lsls	r2, r2, #31
 800a224:	d501      	bpl.n	800a22a <_printf_float+0x1b6>
 800a226:	3302      	adds	r3, #2
 800a228:	e7f4      	b.n	800a214 <_printf_float+0x1a0>
 800a22a:	2301      	movs	r3, #1
 800a22c:	e7f2      	b.n	800a214 <_printf_float+0x1a0>
 800a22e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a232:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a234:	4299      	cmp	r1, r3
 800a236:	db05      	blt.n	800a244 <_printf_float+0x1d0>
 800a238:	6823      	ldr	r3, [r4, #0]
 800a23a:	6121      	str	r1, [r4, #16]
 800a23c:	07d8      	lsls	r0, r3, #31
 800a23e:	d5ea      	bpl.n	800a216 <_printf_float+0x1a2>
 800a240:	1c4b      	adds	r3, r1, #1
 800a242:	e7e7      	b.n	800a214 <_printf_float+0x1a0>
 800a244:	2900      	cmp	r1, #0
 800a246:	bfd4      	ite	le
 800a248:	f1c1 0202 	rsble	r2, r1, #2
 800a24c:	2201      	movgt	r2, #1
 800a24e:	4413      	add	r3, r2
 800a250:	e7e0      	b.n	800a214 <_printf_float+0x1a0>
 800a252:	6823      	ldr	r3, [r4, #0]
 800a254:	055a      	lsls	r2, r3, #21
 800a256:	d407      	bmi.n	800a268 <_printf_float+0x1f4>
 800a258:	6923      	ldr	r3, [r4, #16]
 800a25a:	4642      	mov	r2, r8
 800a25c:	4631      	mov	r1, r6
 800a25e:	4628      	mov	r0, r5
 800a260:	47b8      	blx	r7
 800a262:	3001      	adds	r0, #1
 800a264:	d12c      	bne.n	800a2c0 <_printf_float+0x24c>
 800a266:	e764      	b.n	800a132 <_printf_float+0xbe>
 800a268:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a26c:	f240 80e0 	bls.w	800a430 <_printf_float+0x3bc>
 800a270:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a274:	2200      	movs	r2, #0
 800a276:	2300      	movs	r3, #0
 800a278:	f7f6 fc46 	bl	8000b08 <__aeabi_dcmpeq>
 800a27c:	2800      	cmp	r0, #0
 800a27e:	d034      	beq.n	800a2ea <_printf_float+0x276>
 800a280:	4a37      	ldr	r2, [pc, #220]	; (800a360 <_printf_float+0x2ec>)
 800a282:	2301      	movs	r3, #1
 800a284:	4631      	mov	r1, r6
 800a286:	4628      	mov	r0, r5
 800a288:	47b8      	blx	r7
 800a28a:	3001      	adds	r0, #1
 800a28c:	f43f af51 	beq.w	800a132 <_printf_float+0xbe>
 800a290:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a294:	429a      	cmp	r2, r3
 800a296:	db02      	blt.n	800a29e <_printf_float+0x22a>
 800a298:	6823      	ldr	r3, [r4, #0]
 800a29a:	07d8      	lsls	r0, r3, #31
 800a29c:	d510      	bpl.n	800a2c0 <_printf_float+0x24c>
 800a29e:	ee18 3a10 	vmov	r3, s16
 800a2a2:	4652      	mov	r2, sl
 800a2a4:	4631      	mov	r1, r6
 800a2a6:	4628      	mov	r0, r5
 800a2a8:	47b8      	blx	r7
 800a2aa:	3001      	adds	r0, #1
 800a2ac:	f43f af41 	beq.w	800a132 <_printf_float+0xbe>
 800a2b0:	f04f 0800 	mov.w	r8, #0
 800a2b4:	f104 091a 	add.w	r9, r4, #26
 800a2b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a2ba:	3b01      	subs	r3, #1
 800a2bc:	4543      	cmp	r3, r8
 800a2be:	dc09      	bgt.n	800a2d4 <_printf_float+0x260>
 800a2c0:	6823      	ldr	r3, [r4, #0]
 800a2c2:	079b      	lsls	r3, r3, #30
 800a2c4:	f100 8107 	bmi.w	800a4d6 <_printf_float+0x462>
 800a2c8:	68e0      	ldr	r0, [r4, #12]
 800a2ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2cc:	4298      	cmp	r0, r3
 800a2ce:	bfb8      	it	lt
 800a2d0:	4618      	movlt	r0, r3
 800a2d2:	e730      	b.n	800a136 <_printf_float+0xc2>
 800a2d4:	2301      	movs	r3, #1
 800a2d6:	464a      	mov	r2, r9
 800a2d8:	4631      	mov	r1, r6
 800a2da:	4628      	mov	r0, r5
 800a2dc:	47b8      	blx	r7
 800a2de:	3001      	adds	r0, #1
 800a2e0:	f43f af27 	beq.w	800a132 <_printf_float+0xbe>
 800a2e4:	f108 0801 	add.w	r8, r8, #1
 800a2e8:	e7e6      	b.n	800a2b8 <_printf_float+0x244>
 800a2ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	dc39      	bgt.n	800a364 <_printf_float+0x2f0>
 800a2f0:	4a1b      	ldr	r2, [pc, #108]	; (800a360 <_printf_float+0x2ec>)
 800a2f2:	2301      	movs	r3, #1
 800a2f4:	4631      	mov	r1, r6
 800a2f6:	4628      	mov	r0, r5
 800a2f8:	47b8      	blx	r7
 800a2fa:	3001      	adds	r0, #1
 800a2fc:	f43f af19 	beq.w	800a132 <_printf_float+0xbe>
 800a300:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a304:	4313      	orrs	r3, r2
 800a306:	d102      	bne.n	800a30e <_printf_float+0x29a>
 800a308:	6823      	ldr	r3, [r4, #0]
 800a30a:	07d9      	lsls	r1, r3, #31
 800a30c:	d5d8      	bpl.n	800a2c0 <_printf_float+0x24c>
 800a30e:	ee18 3a10 	vmov	r3, s16
 800a312:	4652      	mov	r2, sl
 800a314:	4631      	mov	r1, r6
 800a316:	4628      	mov	r0, r5
 800a318:	47b8      	blx	r7
 800a31a:	3001      	adds	r0, #1
 800a31c:	f43f af09 	beq.w	800a132 <_printf_float+0xbe>
 800a320:	f04f 0900 	mov.w	r9, #0
 800a324:	f104 0a1a 	add.w	sl, r4, #26
 800a328:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a32a:	425b      	negs	r3, r3
 800a32c:	454b      	cmp	r3, r9
 800a32e:	dc01      	bgt.n	800a334 <_printf_float+0x2c0>
 800a330:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a332:	e792      	b.n	800a25a <_printf_float+0x1e6>
 800a334:	2301      	movs	r3, #1
 800a336:	4652      	mov	r2, sl
 800a338:	4631      	mov	r1, r6
 800a33a:	4628      	mov	r0, r5
 800a33c:	47b8      	blx	r7
 800a33e:	3001      	adds	r0, #1
 800a340:	f43f aef7 	beq.w	800a132 <_printf_float+0xbe>
 800a344:	f109 0901 	add.w	r9, r9, #1
 800a348:	e7ee      	b.n	800a328 <_printf_float+0x2b4>
 800a34a:	bf00      	nop
 800a34c:	7fefffff 	.word	0x7fefffff
 800a350:	0800f134 	.word	0x0800f134
 800a354:	0800f138 	.word	0x0800f138
 800a358:	0800f13c 	.word	0x0800f13c
 800a35c:	0800f140 	.word	0x0800f140
 800a360:	0800f144 	.word	0x0800f144
 800a364:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a366:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a368:	429a      	cmp	r2, r3
 800a36a:	bfa8      	it	ge
 800a36c:	461a      	movge	r2, r3
 800a36e:	2a00      	cmp	r2, #0
 800a370:	4691      	mov	r9, r2
 800a372:	dc37      	bgt.n	800a3e4 <_printf_float+0x370>
 800a374:	f04f 0b00 	mov.w	fp, #0
 800a378:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a37c:	f104 021a 	add.w	r2, r4, #26
 800a380:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a382:	9305      	str	r3, [sp, #20]
 800a384:	eba3 0309 	sub.w	r3, r3, r9
 800a388:	455b      	cmp	r3, fp
 800a38a:	dc33      	bgt.n	800a3f4 <_printf_float+0x380>
 800a38c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a390:	429a      	cmp	r2, r3
 800a392:	db3b      	blt.n	800a40c <_printf_float+0x398>
 800a394:	6823      	ldr	r3, [r4, #0]
 800a396:	07da      	lsls	r2, r3, #31
 800a398:	d438      	bmi.n	800a40c <_printf_float+0x398>
 800a39a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a39e:	eba2 0903 	sub.w	r9, r2, r3
 800a3a2:	9b05      	ldr	r3, [sp, #20]
 800a3a4:	1ad2      	subs	r2, r2, r3
 800a3a6:	4591      	cmp	r9, r2
 800a3a8:	bfa8      	it	ge
 800a3aa:	4691      	movge	r9, r2
 800a3ac:	f1b9 0f00 	cmp.w	r9, #0
 800a3b0:	dc35      	bgt.n	800a41e <_printf_float+0x3aa>
 800a3b2:	f04f 0800 	mov.w	r8, #0
 800a3b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a3ba:	f104 0a1a 	add.w	sl, r4, #26
 800a3be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a3c2:	1a9b      	subs	r3, r3, r2
 800a3c4:	eba3 0309 	sub.w	r3, r3, r9
 800a3c8:	4543      	cmp	r3, r8
 800a3ca:	f77f af79 	ble.w	800a2c0 <_printf_float+0x24c>
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	4652      	mov	r2, sl
 800a3d2:	4631      	mov	r1, r6
 800a3d4:	4628      	mov	r0, r5
 800a3d6:	47b8      	blx	r7
 800a3d8:	3001      	adds	r0, #1
 800a3da:	f43f aeaa 	beq.w	800a132 <_printf_float+0xbe>
 800a3de:	f108 0801 	add.w	r8, r8, #1
 800a3e2:	e7ec      	b.n	800a3be <_printf_float+0x34a>
 800a3e4:	4613      	mov	r3, r2
 800a3e6:	4631      	mov	r1, r6
 800a3e8:	4642      	mov	r2, r8
 800a3ea:	4628      	mov	r0, r5
 800a3ec:	47b8      	blx	r7
 800a3ee:	3001      	adds	r0, #1
 800a3f0:	d1c0      	bne.n	800a374 <_printf_float+0x300>
 800a3f2:	e69e      	b.n	800a132 <_printf_float+0xbe>
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	4631      	mov	r1, r6
 800a3f8:	4628      	mov	r0, r5
 800a3fa:	9205      	str	r2, [sp, #20]
 800a3fc:	47b8      	blx	r7
 800a3fe:	3001      	adds	r0, #1
 800a400:	f43f ae97 	beq.w	800a132 <_printf_float+0xbe>
 800a404:	9a05      	ldr	r2, [sp, #20]
 800a406:	f10b 0b01 	add.w	fp, fp, #1
 800a40a:	e7b9      	b.n	800a380 <_printf_float+0x30c>
 800a40c:	ee18 3a10 	vmov	r3, s16
 800a410:	4652      	mov	r2, sl
 800a412:	4631      	mov	r1, r6
 800a414:	4628      	mov	r0, r5
 800a416:	47b8      	blx	r7
 800a418:	3001      	adds	r0, #1
 800a41a:	d1be      	bne.n	800a39a <_printf_float+0x326>
 800a41c:	e689      	b.n	800a132 <_printf_float+0xbe>
 800a41e:	9a05      	ldr	r2, [sp, #20]
 800a420:	464b      	mov	r3, r9
 800a422:	4442      	add	r2, r8
 800a424:	4631      	mov	r1, r6
 800a426:	4628      	mov	r0, r5
 800a428:	47b8      	blx	r7
 800a42a:	3001      	adds	r0, #1
 800a42c:	d1c1      	bne.n	800a3b2 <_printf_float+0x33e>
 800a42e:	e680      	b.n	800a132 <_printf_float+0xbe>
 800a430:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a432:	2a01      	cmp	r2, #1
 800a434:	dc01      	bgt.n	800a43a <_printf_float+0x3c6>
 800a436:	07db      	lsls	r3, r3, #31
 800a438:	d53a      	bpl.n	800a4b0 <_printf_float+0x43c>
 800a43a:	2301      	movs	r3, #1
 800a43c:	4642      	mov	r2, r8
 800a43e:	4631      	mov	r1, r6
 800a440:	4628      	mov	r0, r5
 800a442:	47b8      	blx	r7
 800a444:	3001      	adds	r0, #1
 800a446:	f43f ae74 	beq.w	800a132 <_printf_float+0xbe>
 800a44a:	ee18 3a10 	vmov	r3, s16
 800a44e:	4652      	mov	r2, sl
 800a450:	4631      	mov	r1, r6
 800a452:	4628      	mov	r0, r5
 800a454:	47b8      	blx	r7
 800a456:	3001      	adds	r0, #1
 800a458:	f43f ae6b 	beq.w	800a132 <_printf_float+0xbe>
 800a45c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a460:	2200      	movs	r2, #0
 800a462:	2300      	movs	r3, #0
 800a464:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800a468:	f7f6 fb4e 	bl	8000b08 <__aeabi_dcmpeq>
 800a46c:	b9d8      	cbnz	r0, 800a4a6 <_printf_float+0x432>
 800a46e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a472:	f108 0201 	add.w	r2, r8, #1
 800a476:	4631      	mov	r1, r6
 800a478:	4628      	mov	r0, r5
 800a47a:	47b8      	blx	r7
 800a47c:	3001      	adds	r0, #1
 800a47e:	d10e      	bne.n	800a49e <_printf_float+0x42a>
 800a480:	e657      	b.n	800a132 <_printf_float+0xbe>
 800a482:	2301      	movs	r3, #1
 800a484:	4652      	mov	r2, sl
 800a486:	4631      	mov	r1, r6
 800a488:	4628      	mov	r0, r5
 800a48a:	47b8      	blx	r7
 800a48c:	3001      	adds	r0, #1
 800a48e:	f43f ae50 	beq.w	800a132 <_printf_float+0xbe>
 800a492:	f108 0801 	add.w	r8, r8, #1
 800a496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a498:	3b01      	subs	r3, #1
 800a49a:	4543      	cmp	r3, r8
 800a49c:	dcf1      	bgt.n	800a482 <_printf_float+0x40e>
 800a49e:	464b      	mov	r3, r9
 800a4a0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a4a4:	e6da      	b.n	800a25c <_printf_float+0x1e8>
 800a4a6:	f04f 0800 	mov.w	r8, #0
 800a4aa:	f104 0a1a 	add.w	sl, r4, #26
 800a4ae:	e7f2      	b.n	800a496 <_printf_float+0x422>
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	4642      	mov	r2, r8
 800a4b4:	e7df      	b.n	800a476 <_printf_float+0x402>
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	464a      	mov	r2, r9
 800a4ba:	4631      	mov	r1, r6
 800a4bc:	4628      	mov	r0, r5
 800a4be:	47b8      	blx	r7
 800a4c0:	3001      	adds	r0, #1
 800a4c2:	f43f ae36 	beq.w	800a132 <_printf_float+0xbe>
 800a4c6:	f108 0801 	add.w	r8, r8, #1
 800a4ca:	68e3      	ldr	r3, [r4, #12]
 800a4cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a4ce:	1a5b      	subs	r3, r3, r1
 800a4d0:	4543      	cmp	r3, r8
 800a4d2:	dcf0      	bgt.n	800a4b6 <_printf_float+0x442>
 800a4d4:	e6f8      	b.n	800a2c8 <_printf_float+0x254>
 800a4d6:	f04f 0800 	mov.w	r8, #0
 800a4da:	f104 0919 	add.w	r9, r4, #25
 800a4de:	e7f4      	b.n	800a4ca <_printf_float+0x456>

0800a4e0 <_printf_common>:
 800a4e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4e4:	4616      	mov	r6, r2
 800a4e6:	4699      	mov	r9, r3
 800a4e8:	688a      	ldr	r2, [r1, #8]
 800a4ea:	690b      	ldr	r3, [r1, #16]
 800a4ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	bfb8      	it	lt
 800a4f4:	4613      	movlt	r3, r2
 800a4f6:	6033      	str	r3, [r6, #0]
 800a4f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a4fc:	4607      	mov	r7, r0
 800a4fe:	460c      	mov	r4, r1
 800a500:	b10a      	cbz	r2, 800a506 <_printf_common+0x26>
 800a502:	3301      	adds	r3, #1
 800a504:	6033      	str	r3, [r6, #0]
 800a506:	6823      	ldr	r3, [r4, #0]
 800a508:	0699      	lsls	r1, r3, #26
 800a50a:	bf42      	ittt	mi
 800a50c:	6833      	ldrmi	r3, [r6, #0]
 800a50e:	3302      	addmi	r3, #2
 800a510:	6033      	strmi	r3, [r6, #0]
 800a512:	6825      	ldr	r5, [r4, #0]
 800a514:	f015 0506 	ands.w	r5, r5, #6
 800a518:	d106      	bne.n	800a528 <_printf_common+0x48>
 800a51a:	f104 0a19 	add.w	sl, r4, #25
 800a51e:	68e3      	ldr	r3, [r4, #12]
 800a520:	6832      	ldr	r2, [r6, #0]
 800a522:	1a9b      	subs	r3, r3, r2
 800a524:	42ab      	cmp	r3, r5
 800a526:	dc26      	bgt.n	800a576 <_printf_common+0x96>
 800a528:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a52c:	1e13      	subs	r3, r2, #0
 800a52e:	6822      	ldr	r2, [r4, #0]
 800a530:	bf18      	it	ne
 800a532:	2301      	movne	r3, #1
 800a534:	0692      	lsls	r2, r2, #26
 800a536:	d42b      	bmi.n	800a590 <_printf_common+0xb0>
 800a538:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a53c:	4649      	mov	r1, r9
 800a53e:	4638      	mov	r0, r7
 800a540:	47c0      	blx	r8
 800a542:	3001      	adds	r0, #1
 800a544:	d01e      	beq.n	800a584 <_printf_common+0xa4>
 800a546:	6823      	ldr	r3, [r4, #0]
 800a548:	6922      	ldr	r2, [r4, #16]
 800a54a:	f003 0306 	and.w	r3, r3, #6
 800a54e:	2b04      	cmp	r3, #4
 800a550:	bf02      	ittt	eq
 800a552:	68e5      	ldreq	r5, [r4, #12]
 800a554:	6833      	ldreq	r3, [r6, #0]
 800a556:	1aed      	subeq	r5, r5, r3
 800a558:	68a3      	ldr	r3, [r4, #8]
 800a55a:	bf0c      	ite	eq
 800a55c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a560:	2500      	movne	r5, #0
 800a562:	4293      	cmp	r3, r2
 800a564:	bfc4      	itt	gt
 800a566:	1a9b      	subgt	r3, r3, r2
 800a568:	18ed      	addgt	r5, r5, r3
 800a56a:	2600      	movs	r6, #0
 800a56c:	341a      	adds	r4, #26
 800a56e:	42b5      	cmp	r5, r6
 800a570:	d11a      	bne.n	800a5a8 <_printf_common+0xc8>
 800a572:	2000      	movs	r0, #0
 800a574:	e008      	b.n	800a588 <_printf_common+0xa8>
 800a576:	2301      	movs	r3, #1
 800a578:	4652      	mov	r2, sl
 800a57a:	4649      	mov	r1, r9
 800a57c:	4638      	mov	r0, r7
 800a57e:	47c0      	blx	r8
 800a580:	3001      	adds	r0, #1
 800a582:	d103      	bne.n	800a58c <_printf_common+0xac>
 800a584:	f04f 30ff 	mov.w	r0, #4294967295
 800a588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a58c:	3501      	adds	r5, #1
 800a58e:	e7c6      	b.n	800a51e <_printf_common+0x3e>
 800a590:	18e1      	adds	r1, r4, r3
 800a592:	1c5a      	adds	r2, r3, #1
 800a594:	2030      	movs	r0, #48	; 0x30
 800a596:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a59a:	4422      	add	r2, r4
 800a59c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a5a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a5a4:	3302      	adds	r3, #2
 800a5a6:	e7c7      	b.n	800a538 <_printf_common+0x58>
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	4622      	mov	r2, r4
 800a5ac:	4649      	mov	r1, r9
 800a5ae:	4638      	mov	r0, r7
 800a5b0:	47c0      	blx	r8
 800a5b2:	3001      	adds	r0, #1
 800a5b4:	d0e6      	beq.n	800a584 <_printf_common+0xa4>
 800a5b6:	3601      	adds	r6, #1
 800a5b8:	e7d9      	b.n	800a56e <_printf_common+0x8e>
	...

0800a5bc <_printf_i>:
 800a5bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a5c0:	7e0f      	ldrb	r7, [r1, #24]
 800a5c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a5c4:	2f78      	cmp	r7, #120	; 0x78
 800a5c6:	4691      	mov	r9, r2
 800a5c8:	4680      	mov	r8, r0
 800a5ca:	460c      	mov	r4, r1
 800a5cc:	469a      	mov	sl, r3
 800a5ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a5d2:	d807      	bhi.n	800a5e4 <_printf_i+0x28>
 800a5d4:	2f62      	cmp	r7, #98	; 0x62
 800a5d6:	d80a      	bhi.n	800a5ee <_printf_i+0x32>
 800a5d8:	2f00      	cmp	r7, #0
 800a5da:	f000 80d4 	beq.w	800a786 <_printf_i+0x1ca>
 800a5de:	2f58      	cmp	r7, #88	; 0x58
 800a5e0:	f000 80c0 	beq.w	800a764 <_printf_i+0x1a8>
 800a5e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a5e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a5ec:	e03a      	b.n	800a664 <_printf_i+0xa8>
 800a5ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a5f2:	2b15      	cmp	r3, #21
 800a5f4:	d8f6      	bhi.n	800a5e4 <_printf_i+0x28>
 800a5f6:	a101      	add	r1, pc, #4	; (adr r1, 800a5fc <_printf_i+0x40>)
 800a5f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a5fc:	0800a655 	.word	0x0800a655
 800a600:	0800a669 	.word	0x0800a669
 800a604:	0800a5e5 	.word	0x0800a5e5
 800a608:	0800a5e5 	.word	0x0800a5e5
 800a60c:	0800a5e5 	.word	0x0800a5e5
 800a610:	0800a5e5 	.word	0x0800a5e5
 800a614:	0800a669 	.word	0x0800a669
 800a618:	0800a5e5 	.word	0x0800a5e5
 800a61c:	0800a5e5 	.word	0x0800a5e5
 800a620:	0800a5e5 	.word	0x0800a5e5
 800a624:	0800a5e5 	.word	0x0800a5e5
 800a628:	0800a76d 	.word	0x0800a76d
 800a62c:	0800a695 	.word	0x0800a695
 800a630:	0800a727 	.word	0x0800a727
 800a634:	0800a5e5 	.word	0x0800a5e5
 800a638:	0800a5e5 	.word	0x0800a5e5
 800a63c:	0800a78f 	.word	0x0800a78f
 800a640:	0800a5e5 	.word	0x0800a5e5
 800a644:	0800a695 	.word	0x0800a695
 800a648:	0800a5e5 	.word	0x0800a5e5
 800a64c:	0800a5e5 	.word	0x0800a5e5
 800a650:	0800a72f 	.word	0x0800a72f
 800a654:	682b      	ldr	r3, [r5, #0]
 800a656:	1d1a      	adds	r2, r3, #4
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	602a      	str	r2, [r5, #0]
 800a65c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a660:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a664:	2301      	movs	r3, #1
 800a666:	e09f      	b.n	800a7a8 <_printf_i+0x1ec>
 800a668:	6820      	ldr	r0, [r4, #0]
 800a66a:	682b      	ldr	r3, [r5, #0]
 800a66c:	0607      	lsls	r7, r0, #24
 800a66e:	f103 0104 	add.w	r1, r3, #4
 800a672:	6029      	str	r1, [r5, #0]
 800a674:	d501      	bpl.n	800a67a <_printf_i+0xbe>
 800a676:	681e      	ldr	r6, [r3, #0]
 800a678:	e003      	b.n	800a682 <_printf_i+0xc6>
 800a67a:	0646      	lsls	r6, r0, #25
 800a67c:	d5fb      	bpl.n	800a676 <_printf_i+0xba>
 800a67e:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a682:	2e00      	cmp	r6, #0
 800a684:	da03      	bge.n	800a68e <_printf_i+0xd2>
 800a686:	232d      	movs	r3, #45	; 0x2d
 800a688:	4276      	negs	r6, r6
 800a68a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a68e:	485a      	ldr	r0, [pc, #360]	; (800a7f8 <_printf_i+0x23c>)
 800a690:	230a      	movs	r3, #10
 800a692:	e012      	b.n	800a6ba <_printf_i+0xfe>
 800a694:	682b      	ldr	r3, [r5, #0]
 800a696:	6820      	ldr	r0, [r4, #0]
 800a698:	1d19      	adds	r1, r3, #4
 800a69a:	6029      	str	r1, [r5, #0]
 800a69c:	0605      	lsls	r5, r0, #24
 800a69e:	d501      	bpl.n	800a6a4 <_printf_i+0xe8>
 800a6a0:	681e      	ldr	r6, [r3, #0]
 800a6a2:	e002      	b.n	800a6aa <_printf_i+0xee>
 800a6a4:	0641      	lsls	r1, r0, #25
 800a6a6:	d5fb      	bpl.n	800a6a0 <_printf_i+0xe4>
 800a6a8:	881e      	ldrh	r6, [r3, #0]
 800a6aa:	4853      	ldr	r0, [pc, #332]	; (800a7f8 <_printf_i+0x23c>)
 800a6ac:	2f6f      	cmp	r7, #111	; 0x6f
 800a6ae:	bf0c      	ite	eq
 800a6b0:	2308      	moveq	r3, #8
 800a6b2:	230a      	movne	r3, #10
 800a6b4:	2100      	movs	r1, #0
 800a6b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a6ba:	6865      	ldr	r5, [r4, #4]
 800a6bc:	60a5      	str	r5, [r4, #8]
 800a6be:	2d00      	cmp	r5, #0
 800a6c0:	bfa2      	ittt	ge
 800a6c2:	6821      	ldrge	r1, [r4, #0]
 800a6c4:	f021 0104 	bicge.w	r1, r1, #4
 800a6c8:	6021      	strge	r1, [r4, #0]
 800a6ca:	b90e      	cbnz	r6, 800a6d0 <_printf_i+0x114>
 800a6cc:	2d00      	cmp	r5, #0
 800a6ce:	d04b      	beq.n	800a768 <_printf_i+0x1ac>
 800a6d0:	4615      	mov	r5, r2
 800a6d2:	fbb6 f1f3 	udiv	r1, r6, r3
 800a6d6:	fb03 6711 	mls	r7, r3, r1, r6
 800a6da:	5dc7      	ldrb	r7, [r0, r7]
 800a6dc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a6e0:	4637      	mov	r7, r6
 800a6e2:	42bb      	cmp	r3, r7
 800a6e4:	460e      	mov	r6, r1
 800a6e6:	d9f4      	bls.n	800a6d2 <_printf_i+0x116>
 800a6e8:	2b08      	cmp	r3, #8
 800a6ea:	d10b      	bne.n	800a704 <_printf_i+0x148>
 800a6ec:	6823      	ldr	r3, [r4, #0]
 800a6ee:	07de      	lsls	r6, r3, #31
 800a6f0:	d508      	bpl.n	800a704 <_printf_i+0x148>
 800a6f2:	6923      	ldr	r3, [r4, #16]
 800a6f4:	6861      	ldr	r1, [r4, #4]
 800a6f6:	4299      	cmp	r1, r3
 800a6f8:	bfde      	ittt	le
 800a6fa:	2330      	movle	r3, #48	; 0x30
 800a6fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a700:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a704:	1b52      	subs	r2, r2, r5
 800a706:	6122      	str	r2, [r4, #16]
 800a708:	f8cd a000 	str.w	sl, [sp]
 800a70c:	464b      	mov	r3, r9
 800a70e:	aa03      	add	r2, sp, #12
 800a710:	4621      	mov	r1, r4
 800a712:	4640      	mov	r0, r8
 800a714:	f7ff fee4 	bl	800a4e0 <_printf_common>
 800a718:	3001      	adds	r0, #1
 800a71a:	d14a      	bne.n	800a7b2 <_printf_i+0x1f6>
 800a71c:	f04f 30ff 	mov.w	r0, #4294967295
 800a720:	b004      	add	sp, #16
 800a722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a726:	6823      	ldr	r3, [r4, #0]
 800a728:	f043 0320 	orr.w	r3, r3, #32
 800a72c:	6023      	str	r3, [r4, #0]
 800a72e:	4833      	ldr	r0, [pc, #204]	; (800a7fc <_printf_i+0x240>)
 800a730:	2778      	movs	r7, #120	; 0x78
 800a732:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a736:	6823      	ldr	r3, [r4, #0]
 800a738:	6829      	ldr	r1, [r5, #0]
 800a73a:	061f      	lsls	r7, r3, #24
 800a73c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a740:	d402      	bmi.n	800a748 <_printf_i+0x18c>
 800a742:	065f      	lsls	r7, r3, #25
 800a744:	bf48      	it	mi
 800a746:	b2b6      	uxthmi	r6, r6
 800a748:	07df      	lsls	r7, r3, #31
 800a74a:	bf48      	it	mi
 800a74c:	f043 0320 	orrmi.w	r3, r3, #32
 800a750:	6029      	str	r1, [r5, #0]
 800a752:	bf48      	it	mi
 800a754:	6023      	strmi	r3, [r4, #0]
 800a756:	b91e      	cbnz	r6, 800a760 <_printf_i+0x1a4>
 800a758:	6823      	ldr	r3, [r4, #0]
 800a75a:	f023 0320 	bic.w	r3, r3, #32
 800a75e:	6023      	str	r3, [r4, #0]
 800a760:	2310      	movs	r3, #16
 800a762:	e7a7      	b.n	800a6b4 <_printf_i+0xf8>
 800a764:	4824      	ldr	r0, [pc, #144]	; (800a7f8 <_printf_i+0x23c>)
 800a766:	e7e4      	b.n	800a732 <_printf_i+0x176>
 800a768:	4615      	mov	r5, r2
 800a76a:	e7bd      	b.n	800a6e8 <_printf_i+0x12c>
 800a76c:	682b      	ldr	r3, [r5, #0]
 800a76e:	6826      	ldr	r6, [r4, #0]
 800a770:	6961      	ldr	r1, [r4, #20]
 800a772:	1d18      	adds	r0, r3, #4
 800a774:	6028      	str	r0, [r5, #0]
 800a776:	0635      	lsls	r5, r6, #24
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	d501      	bpl.n	800a780 <_printf_i+0x1c4>
 800a77c:	6019      	str	r1, [r3, #0]
 800a77e:	e002      	b.n	800a786 <_printf_i+0x1ca>
 800a780:	0670      	lsls	r0, r6, #25
 800a782:	d5fb      	bpl.n	800a77c <_printf_i+0x1c0>
 800a784:	8019      	strh	r1, [r3, #0]
 800a786:	2300      	movs	r3, #0
 800a788:	6123      	str	r3, [r4, #16]
 800a78a:	4615      	mov	r5, r2
 800a78c:	e7bc      	b.n	800a708 <_printf_i+0x14c>
 800a78e:	682b      	ldr	r3, [r5, #0]
 800a790:	1d1a      	adds	r2, r3, #4
 800a792:	602a      	str	r2, [r5, #0]
 800a794:	681d      	ldr	r5, [r3, #0]
 800a796:	6862      	ldr	r2, [r4, #4]
 800a798:	2100      	movs	r1, #0
 800a79a:	4628      	mov	r0, r5
 800a79c:	f7f5 fd38 	bl	8000210 <memchr>
 800a7a0:	b108      	cbz	r0, 800a7a6 <_printf_i+0x1ea>
 800a7a2:	1b40      	subs	r0, r0, r5
 800a7a4:	6060      	str	r0, [r4, #4]
 800a7a6:	6863      	ldr	r3, [r4, #4]
 800a7a8:	6123      	str	r3, [r4, #16]
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a7b0:	e7aa      	b.n	800a708 <_printf_i+0x14c>
 800a7b2:	6923      	ldr	r3, [r4, #16]
 800a7b4:	462a      	mov	r2, r5
 800a7b6:	4649      	mov	r1, r9
 800a7b8:	4640      	mov	r0, r8
 800a7ba:	47d0      	blx	sl
 800a7bc:	3001      	adds	r0, #1
 800a7be:	d0ad      	beq.n	800a71c <_printf_i+0x160>
 800a7c0:	6823      	ldr	r3, [r4, #0]
 800a7c2:	079b      	lsls	r3, r3, #30
 800a7c4:	d413      	bmi.n	800a7ee <_printf_i+0x232>
 800a7c6:	68e0      	ldr	r0, [r4, #12]
 800a7c8:	9b03      	ldr	r3, [sp, #12]
 800a7ca:	4298      	cmp	r0, r3
 800a7cc:	bfb8      	it	lt
 800a7ce:	4618      	movlt	r0, r3
 800a7d0:	e7a6      	b.n	800a720 <_printf_i+0x164>
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	4632      	mov	r2, r6
 800a7d6:	4649      	mov	r1, r9
 800a7d8:	4640      	mov	r0, r8
 800a7da:	47d0      	blx	sl
 800a7dc:	3001      	adds	r0, #1
 800a7de:	d09d      	beq.n	800a71c <_printf_i+0x160>
 800a7e0:	3501      	adds	r5, #1
 800a7e2:	68e3      	ldr	r3, [r4, #12]
 800a7e4:	9903      	ldr	r1, [sp, #12]
 800a7e6:	1a5b      	subs	r3, r3, r1
 800a7e8:	42ab      	cmp	r3, r5
 800a7ea:	dcf2      	bgt.n	800a7d2 <_printf_i+0x216>
 800a7ec:	e7eb      	b.n	800a7c6 <_printf_i+0x20a>
 800a7ee:	2500      	movs	r5, #0
 800a7f0:	f104 0619 	add.w	r6, r4, #25
 800a7f4:	e7f5      	b.n	800a7e2 <_printf_i+0x226>
 800a7f6:	bf00      	nop
 800a7f8:	0800f146 	.word	0x0800f146
 800a7fc:	0800f157 	.word	0x0800f157

0800a800 <std>:
 800a800:	2300      	movs	r3, #0
 800a802:	b510      	push	{r4, lr}
 800a804:	4604      	mov	r4, r0
 800a806:	e9c0 3300 	strd	r3, r3, [r0]
 800a80a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a80e:	6083      	str	r3, [r0, #8]
 800a810:	8181      	strh	r1, [r0, #12]
 800a812:	6643      	str	r3, [r0, #100]	; 0x64
 800a814:	81c2      	strh	r2, [r0, #14]
 800a816:	6183      	str	r3, [r0, #24]
 800a818:	4619      	mov	r1, r3
 800a81a:	2208      	movs	r2, #8
 800a81c:	305c      	adds	r0, #92	; 0x5c
 800a81e:	f000 f9e5 	bl	800abec <memset>
 800a822:	4b05      	ldr	r3, [pc, #20]	; (800a838 <std+0x38>)
 800a824:	6263      	str	r3, [r4, #36]	; 0x24
 800a826:	4b05      	ldr	r3, [pc, #20]	; (800a83c <std+0x3c>)
 800a828:	62a3      	str	r3, [r4, #40]	; 0x28
 800a82a:	4b05      	ldr	r3, [pc, #20]	; (800a840 <std+0x40>)
 800a82c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a82e:	4b05      	ldr	r3, [pc, #20]	; (800a844 <std+0x44>)
 800a830:	6224      	str	r4, [r4, #32]
 800a832:	6323      	str	r3, [r4, #48]	; 0x30
 800a834:	bd10      	pop	{r4, pc}
 800a836:	bf00      	nop
 800a838:	0800aa3d 	.word	0x0800aa3d
 800a83c:	0800aa5f 	.word	0x0800aa5f
 800a840:	0800aa97 	.word	0x0800aa97
 800a844:	0800aabb 	.word	0x0800aabb

0800a848 <stdio_exit_handler>:
 800a848:	4a02      	ldr	r2, [pc, #8]	; (800a854 <stdio_exit_handler+0xc>)
 800a84a:	4903      	ldr	r1, [pc, #12]	; (800a858 <stdio_exit_handler+0x10>)
 800a84c:	4803      	ldr	r0, [pc, #12]	; (800a85c <stdio_exit_handler+0x14>)
 800a84e:	f000 b869 	b.w	800a924 <_fwalk_sglue>
 800a852:	bf00      	nop
 800a854:	2000000c 	.word	0x2000000c
 800a858:	0800c521 	.word	0x0800c521
 800a85c:	20000018 	.word	0x20000018

0800a860 <cleanup_stdio>:
 800a860:	6841      	ldr	r1, [r0, #4]
 800a862:	4b0c      	ldr	r3, [pc, #48]	; (800a894 <cleanup_stdio+0x34>)
 800a864:	4299      	cmp	r1, r3
 800a866:	b510      	push	{r4, lr}
 800a868:	4604      	mov	r4, r0
 800a86a:	d001      	beq.n	800a870 <cleanup_stdio+0x10>
 800a86c:	f001 fe58 	bl	800c520 <_fflush_r>
 800a870:	68a1      	ldr	r1, [r4, #8]
 800a872:	4b09      	ldr	r3, [pc, #36]	; (800a898 <cleanup_stdio+0x38>)
 800a874:	4299      	cmp	r1, r3
 800a876:	d002      	beq.n	800a87e <cleanup_stdio+0x1e>
 800a878:	4620      	mov	r0, r4
 800a87a:	f001 fe51 	bl	800c520 <_fflush_r>
 800a87e:	68e1      	ldr	r1, [r4, #12]
 800a880:	4b06      	ldr	r3, [pc, #24]	; (800a89c <cleanup_stdio+0x3c>)
 800a882:	4299      	cmp	r1, r3
 800a884:	d004      	beq.n	800a890 <cleanup_stdio+0x30>
 800a886:	4620      	mov	r0, r4
 800a888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a88c:	f001 be48 	b.w	800c520 <_fflush_r>
 800a890:	bd10      	pop	{r4, pc}
 800a892:	bf00      	nop
 800a894:	20001960 	.word	0x20001960
 800a898:	200019c8 	.word	0x200019c8
 800a89c:	20001a30 	.word	0x20001a30

0800a8a0 <global_stdio_init.part.0>:
 800a8a0:	b510      	push	{r4, lr}
 800a8a2:	4b0b      	ldr	r3, [pc, #44]	; (800a8d0 <global_stdio_init.part.0+0x30>)
 800a8a4:	4c0b      	ldr	r4, [pc, #44]	; (800a8d4 <global_stdio_init.part.0+0x34>)
 800a8a6:	4a0c      	ldr	r2, [pc, #48]	; (800a8d8 <global_stdio_init.part.0+0x38>)
 800a8a8:	601a      	str	r2, [r3, #0]
 800a8aa:	4620      	mov	r0, r4
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	2104      	movs	r1, #4
 800a8b0:	f7ff ffa6 	bl	800a800 <std>
 800a8b4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a8b8:	2201      	movs	r2, #1
 800a8ba:	2109      	movs	r1, #9
 800a8bc:	f7ff ffa0 	bl	800a800 <std>
 800a8c0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a8c4:	2202      	movs	r2, #2
 800a8c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8ca:	2112      	movs	r1, #18
 800a8cc:	f7ff bf98 	b.w	800a800 <std>
 800a8d0:	20001a98 	.word	0x20001a98
 800a8d4:	20001960 	.word	0x20001960
 800a8d8:	0800a849 	.word	0x0800a849

0800a8dc <__sfp_lock_acquire>:
 800a8dc:	4801      	ldr	r0, [pc, #4]	; (800a8e4 <__sfp_lock_acquire+0x8>)
 800a8de:	f000 ba11 	b.w	800ad04 <__retarget_lock_acquire_recursive>
 800a8e2:	bf00      	nop
 800a8e4:	20001aa1 	.word	0x20001aa1

0800a8e8 <__sfp_lock_release>:
 800a8e8:	4801      	ldr	r0, [pc, #4]	; (800a8f0 <__sfp_lock_release+0x8>)
 800a8ea:	f000 ba0c 	b.w	800ad06 <__retarget_lock_release_recursive>
 800a8ee:	bf00      	nop
 800a8f0:	20001aa1 	.word	0x20001aa1

0800a8f4 <__sinit>:
 800a8f4:	b510      	push	{r4, lr}
 800a8f6:	4604      	mov	r4, r0
 800a8f8:	f7ff fff0 	bl	800a8dc <__sfp_lock_acquire>
 800a8fc:	6a23      	ldr	r3, [r4, #32]
 800a8fe:	b11b      	cbz	r3, 800a908 <__sinit+0x14>
 800a900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a904:	f7ff bff0 	b.w	800a8e8 <__sfp_lock_release>
 800a908:	4b04      	ldr	r3, [pc, #16]	; (800a91c <__sinit+0x28>)
 800a90a:	6223      	str	r3, [r4, #32]
 800a90c:	4b04      	ldr	r3, [pc, #16]	; (800a920 <__sinit+0x2c>)
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	2b00      	cmp	r3, #0
 800a912:	d1f5      	bne.n	800a900 <__sinit+0xc>
 800a914:	f7ff ffc4 	bl	800a8a0 <global_stdio_init.part.0>
 800a918:	e7f2      	b.n	800a900 <__sinit+0xc>
 800a91a:	bf00      	nop
 800a91c:	0800a861 	.word	0x0800a861
 800a920:	20001a98 	.word	0x20001a98

0800a924 <_fwalk_sglue>:
 800a924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a928:	4607      	mov	r7, r0
 800a92a:	4688      	mov	r8, r1
 800a92c:	4614      	mov	r4, r2
 800a92e:	2600      	movs	r6, #0
 800a930:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a934:	f1b9 0901 	subs.w	r9, r9, #1
 800a938:	d505      	bpl.n	800a946 <_fwalk_sglue+0x22>
 800a93a:	6824      	ldr	r4, [r4, #0]
 800a93c:	2c00      	cmp	r4, #0
 800a93e:	d1f7      	bne.n	800a930 <_fwalk_sglue+0xc>
 800a940:	4630      	mov	r0, r6
 800a942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a946:	89ab      	ldrh	r3, [r5, #12]
 800a948:	2b01      	cmp	r3, #1
 800a94a:	d907      	bls.n	800a95c <_fwalk_sglue+0x38>
 800a94c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a950:	3301      	adds	r3, #1
 800a952:	d003      	beq.n	800a95c <_fwalk_sglue+0x38>
 800a954:	4629      	mov	r1, r5
 800a956:	4638      	mov	r0, r7
 800a958:	47c0      	blx	r8
 800a95a:	4306      	orrs	r6, r0
 800a95c:	3568      	adds	r5, #104	; 0x68
 800a95e:	e7e9      	b.n	800a934 <_fwalk_sglue+0x10>

0800a960 <iprintf>:
 800a960:	b40f      	push	{r0, r1, r2, r3}
 800a962:	b507      	push	{r0, r1, r2, lr}
 800a964:	4906      	ldr	r1, [pc, #24]	; (800a980 <iprintf+0x20>)
 800a966:	ab04      	add	r3, sp, #16
 800a968:	6808      	ldr	r0, [r1, #0]
 800a96a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a96e:	6881      	ldr	r1, [r0, #8]
 800a970:	9301      	str	r3, [sp, #4]
 800a972:	f001 fc35 	bl	800c1e0 <_vfiprintf_r>
 800a976:	b003      	add	sp, #12
 800a978:	f85d eb04 	ldr.w	lr, [sp], #4
 800a97c:	b004      	add	sp, #16
 800a97e:	4770      	bx	lr
 800a980:	20000064 	.word	0x20000064

0800a984 <_puts_r>:
 800a984:	6a03      	ldr	r3, [r0, #32]
 800a986:	b570      	push	{r4, r5, r6, lr}
 800a988:	6884      	ldr	r4, [r0, #8]
 800a98a:	4605      	mov	r5, r0
 800a98c:	460e      	mov	r6, r1
 800a98e:	b90b      	cbnz	r3, 800a994 <_puts_r+0x10>
 800a990:	f7ff ffb0 	bl	800a8f4 <__sinit>
 800a994:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a996:	07db      	lsls	r3, r3, #31
 800a998:	d405      	bmi.n	800a9a6 <_puts_r+0x22>
 800a99a:	89a3      	ldrh	r3, [r4, #12]
 800a99c:	0598      	lsls	r0, r3, #22
 800a99e:	d402      	bmi.n	800a9a6 <_puts_r+0x22>
 800a9a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9a2:	f000 f9af 	bl	800ad04 <__retarget_lock_acquire_recursive>
 800a9a6:	89a3      	ldrh	r3, [r4, #12]
 800a9a8:	0719      	lsls	r1, r3, #28
 800a9aa:	d513      	bpl.n	800a9d4 <_puts_r+0x50>
 800a9ac:	6923      	ldr	r3, [r4, #16]
 800a9ae:	b18b      	cbz	r3, 800a9d4 <_puts_r+0x50>
 800a9b0:	3e01      	subs	r6, #1
 800a9b2:	68a3      	ldr	r3, [r4, #8]
 800a9b4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a9b8:	3b01      	subs	r3, #1
 800a9ba:	60a3      	str	r3, [r4, #8]
 800a9bc:	b9e9      	cbnz	r1, 800a9fa <_puts_r+0x76>
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	da2e      	bge.n	800aa20 <_puts_r+0x9c>
 800a9c2:	4622      	mov	r2, r4
 800a9c4:	210a      	movs	r1, #10
 800a9c6:	4628      	mov	r0, r5
 800a9c8:	f000 f87b 	bl	800aac2 <__swbuf_r>
 800a9cc:	3001      	adds	r0, #1
 800a9ce:	d007      	beq.n	800a9e0 <_puts_r+0x5c>
 800a9d0:	250a      	movs	r5, #10
 800a9d2:	e007      	b.n	800a9e4 <_puts_r+0x60>
 800a9d4:	4621      	mov	r1, r4
 800a9d6:	4628      	mov	r0, r5
 800a9d8:	f000 f8b0 	bl	800ab3c <__swsetup_r>
 800a9dc:	2800      	cmp	r0, #0
 800a9de:	d0e7      	beq.n	800a9b0 <_puts_r+0x2c>
 800a9e0:	f04f 35ff 	mov.w	r5, #4294967295
 800a9e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a9e6:	07da      	lsls	r2, r3, #31
 800a9e8:	d405      	bmi.n	800a9f6 <_puts_r+0x72>
 800a9ea:	89a3      	ldrh	r3, [r4, #12]
 800a9ec:	059b      	lsls	r3, r3, #22
 800a9ee:	d402      	bmi.n	800a9f6 <_puts_r+0x72>
 800a9f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9f2:	f000 f988 	bl	800ad06 <__retarget_lock_release_recursive>
 800a9f6:	4628      	mov	r0, r5
 800a9f8:	bd70      	pop	{r4, r5, r6, pc}
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	da04      	bge.n	800aa08 <_puts_r+0x84>
 800a9fe:	69a2      	ldr	r2, [r4, #24]
 800aa00:	429a      	cmp	r2, r3
 800aa02:	dc06      	bgt.n	800aa12 <_puts_r+0x8e>
 800aa04:	290a      	cmp	r1, #10
 800aa06:	d004      	beq.n	800aa12 <_puts_r+0x8e>
 800aa08:	6823      	ldr	r3, [r4, #0]
 800aa0a:	1c5a      	adds	r2, r3, #1
 800aa0c:	6022      	str	r2, [r4, #0]
 800aa0e:	7019      	strb	r1, [r3, #0]
 800aa10:	e7cf      	b.n	800a9b2 <_puts_r+0x2e>
 800aa12:	4622      	mov	r2, r4
 800aa14:	4628      	mov	r0, r5
 800aa16:	f000 f854 	bl	800aac2 <__swbuf_r>
 800aa1a:	3001      	adds	r0, #1
 800aa1c:	d1c9      	bne.n	800a9b2 <_puts_r+0x2e>
 800aa1e:	e7df      	b.n	800a9e0 <_puts_r+0x5c>
 800aa20:	6823      	ldr	r3, [r4, #0]
 800aa22:	250a      	movs	r5, #10
 800aa24:	1c5a      	adds	r2, r3, #1
 800aa26:	6022      	str	r2, [r4, #0]
 800aa28:	701d      	strb	r5, [r3, #0]
 800aa2a:	e7db      	b.n	800a9e4 <_puts_r+0x60>

0800aa2c <puts>:
 800aa2c:	4b02      	ldr	r3, [pc, #8]	; (800aa38 <puts+0xc>)
 800aa2e:	4601      	mov	r1, r0
 800aa30:	6818      	ldr	r0, [r3, #0]
 800aa32:	f7ff bfa7 	b.w	800a984 <_puts_r>
 800aa36:	bf00      	nop
 800aa38:	20000064 	.word	0x20000064

0800aa3c <__sread>:
 800aa3c:	b510      	push	{r4, lr}
 800aa3e:	460c      	mov	r4, r1
 800aa40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa44:	f000 f900 	bl	800ac48 <_read_r>
 800aa48:	2800      	cmp	r0, #0
 800aa4a:	bfab      	itete	ge
 800aa4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aa4e:	89a3      	ldrhlt	r3, [r4, #12]
 800aa50:	181b      	addge	r3, r3, r0
 800aa52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aa56:	bfac      	ite	ge
 800aa58:	6563      	strge	r3, [r4, #84]	; 0x54
 800aa5a:	81a3      	strhlt	r3, [r4, #12]
 800aa5c:	bd10      	pop	{r4, pc}

0800aa5e <__swrite>:
 800aa5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa62:	461f      	mov	r7, r3
 800aa64:	898b      	ldrh	r3, [r1, #12]
 800aa66:	05db      	lsls	r3, r3, #23
 800aa68:	4605      	mov	r5, r0
 800aa6a:	460c      	mov	r4, r1
 800aa6c:	4616      	mov	r6, r2
 800aa6e:	d505      	bpl.n	800aa7c <__swrite+0x1e>
 800aa70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa74:	2302      	movs	r3, #2
 800aa76:	2200      	movs	r2, #0
 800aa78:	f000 f8d4 	bl	800ac24 <_lseek_r>
 800aa7c:	89a3      	ldrh	r3, [r4, #12]
 800aa7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa86:	81a3      	strh	r3, [r4, #12]
 800aa88:	4632      	mov	r2, r6
 800aa8a:	463b      	mov	r3, r7
 800aa8c:	4628      	mov	r0, r5
 800aa8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa92:	f000 b8fb 	b.w	800ac8c <_write_r>

0800aa96 <__sseek>:
 800aa96:	b510      	push	{r4, lr}
 800aa98:	460c      	mov	r4, r1
 800aa9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa9e:	f000 f8c1 	bl	800ac24 <_lseek_r>
 800aaa2:	1c43      	adds	r3, r0, #1
 800aaa4:	89a3      	ldrh	r3, [r4, #12]
 800aaa6:	bf15      	itete	ne
 800aaa8:	6560      	strne	r0, [r4, #84]	; 0x54
 800aaaa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800aaae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800aab2:	81a3      	strheq	r3, [r4, #12]
 800aab4:	bf18      	it	ne
 800aab6:	81a3      	strhne	r3, [r4, #12]
 800aab8:	bd10      	pop	{r4, pc}

0800aaba <__sclose>:
 800aaba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aabe:	f000 b8a1 	b.w	800ac04 <_close_r>

0800aac2 <__swbuf_r>:
 800aac2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aac4:	460e      	mov	r6, r1
 800aac6:	4614      	mov	r4, r2
 800aac8:	4605      	mov	r5, r0
 800aaca:	b118      	cbz	r0, 800aad4 <__swbuf_r+0x12>
 800aacc:	6a03      	ldr	r3, [r0, #32]
 800aace:	b90b      	cbnz	r3, 800aad4 <__swbuf_r+0x12>
 800aad0:	f7ff ff10 	bl	800a8f4 <__sinit>
 800aad4:	69a3      	ldr	r3, [r4, #24]
 800aad6:	60a3      	str	r3, [r4, #8]
 800aad8:	89a3      	ldrh	r3, [r4, #12]
 800aada:	071a      	lsls	r2, r3, #28
 800aadc:	d525      	bpl.n	800ab2a <__swbuf_r+0x68>
 800aade:	6923      	ldr	r3, [r4, #16]
 800aae0:	b31b      	cbz	r3, 800ab2a <__swbuf_r+0x68>
 800aae2:	6823      	ldr	r3, [r4, #0]
 800aae4:	6922      	ldr	r2, [r4, #16]
 800aae6:	1a98      	subs	r0, r3, r2
 800aae8:	6963      	ldr	r3, [r4, #20]
 800aaea:	b2f6      	uxtb	r6, r6
 800aaec:	4283      	cmp	r3, r0
 800aaee:	4637      	mov	r7, r6
 800aaf0:	dc04      	bgt.n	800aafc <__swbuf_r+0x3a>
 800aaf2:	4621      	mov	r1, r4
 800aaf4:	4628      	mov	r0, r5
 800aaf6:	f001 fd13 	bl	800c520 <_fflush_r>
 800aafa:	b9e0      	cbnz	r0, 800ab36 <__swbuf_r+0x74>
 800aafc:	68a3      	ldr	r3, [r4, #8]
 800aafe:	3b01      	subs	r3, #1
 800ab00:	60a3      	str	r3, [r4, #8]
 800ab02:	6823      	ldr	r3, [r4, #0]
 800ab04:	1c5a      	adds	r2, r3, #1
 800ab06:	6022      	str	r2, [r4, #0]
 800ab08:	701e      	strb	r6, [r3, #0]
 800ab0a:	6962      	ldr	r2, [r4, #20]
 800ab0c:	1c43      	adds	r3, r0, #1
 800ab0e:	429a      	cmp	r2, r3
 800ab10:	d004      	beq.n	800ab1c <__swbuf_r+0x5a>
 800ab12:	89a3      	ldrh	r3, [r4, #12]
 800ab14:	07db      	lsls	r3, r3, #31
 800ab16:	d506      	bpl.n	800ab26 <__swbuf_r+0x64>
 800ab18:	2e0a      	cmp	r6, #10
 800ab1a:	d104      	bne.n	800ab26 <__swbuf_r+0x64>
 800ab1c:	4621      	mov	r1, r4
 800ab1e:	4628      	mov	r0, r5
 800ab20:	f001 fcfe 	bl	800c520 <_fflush_r>
 800ab24:	b938      	cbnz	r0, 800ab36 <__swbuf_r+0x74>
 800ab26:	4638      	mov	r0, r7
 800ab28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab2a:	4621      	mov	r1, r4
 800ab2c:	4628      	mov	r0, r5
 800ab2e:	f000 f805 	bl	800ab3c <__swsetup_r>
 800ab32:	2800      	cmp	r0, #0
 800ab34:	d0d5      	beq.n	800aae2 <__swbuf_r+0x20>
 800ab36:	f04f 37ff 	mov.w	r7, #4294967295
 800ab3a:	e7f4      	b.n	800ab26 <__swbuf_r+0x64>

0800ab3c <__swsetup_r>:
 800ab3c:	b538      	push	{r3, r4, r5, lr}
 800ab3e:	4b2a      	ldr	r3, [pc, #168]	; (800abe8 <__swsetup_r+0xac>)
 800ab40:	4605      	mov	r5, r0
 800ab42:	6818      	ldr	r0, [r3, #0]
 800ab44:	460c      	mov	r4, r1
 800ab46:	b118      	cbz	r0, 800ab50 <__swsetup_r+0x14>
 800ab48:	6a03      	ldr	r3, [r0, #32]
 800ab4a:	b90b      	cbnz	r3, 800ab50 <__swsetup_r+0x14>
 800ab4c:	f7ff fed2 	bl	800a8f4 <__sinit>
 800ab50:	89a3      	ldrh	r3, [r4, #12]
 800ab52:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ab56:	0718      	lsls	r0, r3, #28
 800ab58:	d422      	bmi.n	800aba0 <__swsetup_r+0x64>
 800ab5a:	06d9      	lsls	r1, r3, #27
 800ab5c:	d407      	bmi.n	800ab6e <__swsetup_r+0x32>
 800ab5e:	2309      	movs	r3, #9
 800ab60:	602b      	str	r3, [r5, #0]
 800ab62:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ab66:	81a3      	strh	r3, [r4, #12]
 800ab68:	f04f 30ff 	mov.w	r0, #4294967295
 800ab6c:	e034      	b.n	800abd8 <__swsetup_r+0x9c>
 800ab6e:	0758      	lsls	r0, r3, #29
 800ab70:	d512      	bpl.n	800ab98 <__swsetup_r+0x5c>
 800ab72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab74:	b141      	cbz	r1, 800ab88 <__swsetup_r+0x4c>
 800ab76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ab7a:	4299      	cmp	r1, r3
 800ab7c:	d002      	beq.n	800ab84 <__swsetup_r+0x48>
 800ab7e:	4628      	mov	r0, r5
 800ab80:	f000 ff3c 	bl	800b9fc <_free_r>
 800ab84:	2300      	movs	r3, #0
 800ab86:	6363      	str	r3, [r4, #52]	; 0x34
 800ab88:	89a3      	ldrh	r3, [r4, #12]
 800ab8a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ab8e:	81a3      	strh	r3, [r4, #12]
 800ab90:	2300      	movs	r3, #0
 800ab92:	6063      	str	r3, [r4, #4]
 800ab94:	6923      	ldr	r3, [r4, #16]
 800ab96:	6023      	str	r3, [r4, #0]
 800ab98:	89a3      	ldrh	r3, [r4, #12]
 800ab9a:	f043 0308 	orr.w	r3, r3, #8
 800ab9e:	81a3      	strh	r3, [r4, #12]
 800aba0:	6923      	ldr	r3, [r4, #16]
 800aba2:	b94b      	cbnz	r3, 800abb8 <__swsetup_r+0x7c>
 800aba4:	89a3      	ldrh	r3, [r4, #12]
 800aba6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800abaa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800abae:	d003      	beq.n	800abb8 <__swsetup_r+0x7c>
 800abb0:	4621      	mov	r1, r4
 800abb2:	4628      	mov	r0, r5
 800abb4:	f001 fd02 	bl	800c5bc <__smakebuf_r>
 800abb8:	89a0      	ldrh	r0, [r4, #12]
 800abba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800abbe:	f010 0301 	ands.w	r3, r0, #1
 800abc2:	d00a      	beq.n	800abda <__swsetup_r+0x9e>
 800abc4:	2300      	movs	r3, #0
 800abc6:	60a3      	str	r3, [r4, #8]
 800abc8:	6963      	ldr	r3, [r4, #20]
 800abca:	425b      	negs	r3, r3
 800abcc:	61a3      	str	r3, [r4, #24]
 800abce:	6923      	ldr	r3, [r4, #16]
 800abd0:	b943      	cbnz	r3, 800abe4 <__swsetup_r+0xa8>
 800abd2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800abd6:	d1c4      	bne.n	800ab62 <__swsetup_r+0x26>
 800abd8:	bd38      	pop	{r3, r4, r5, pc}
 800abda:	0781      	lsls	r1, r0, #30
 800abdc:	bf58      	it	pl
 800abde:	6963      	ldrpl	r3, [r4, #20]
 800abe0:	60a3      	str	r3, [r4, #8]
 800abe2:	e7f4      	b.n	800abce <__swsetup_r+0x92>
 800abe4:	2000      	movs	r0, #0
 800abe6:	e7f7      	b.n	800abd8 <__swsetup_r+0x9c>
 800abe8:	20000064 	.word	0x20000064

0800abec <memset>:
 800abec:	4402      	add	r2, r0
 800abee:	4603      	mov	r3, r0
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d100      	bne.n	800abf6 <memset+0xa>
 800abf4:	4770      	bx	lr
 800abf6:	f803 1b01 	strb.w	r1, [r3], #1
 800abfa:	e7f9      	b.n	800abf0 <memset+0x4>

0800abfc <_localeconv_r>:
 800abfc:	4800      	ldr	r0, [pc, #0]	; (800ac00 <_localeconv_r+0x4>)
 800abfe:	4770      	bx	lr
 800ac00:	20000158 	.word	0x20000158

0800ac04 <_close_r>:
 800ac04:	b538      	push	{r3, r4, r5, lr}
 800ac06:	4d06      	ldr	r5, [pc, #24]	; (800ac20 <_close_r+0x1c>)
 800ac08:	2300      	movs	r3, #0
 800ac0a:	4604      	mov	r4, r0
 800ac0c:	4608      	mov	r0, r1
 800ac0e:	602b      	str	r3, [r5, #0]
 800ac10:	f7f6 fec5 	bl	800199e <_close>
 800ac14:	1c43      	adds	r3, r0, #1
 800ac16:	d102      	bne.n	800ac1e <_close_r+0x1a>
 800ac18:	682b      	ldr	r3, [r5, #0]
 800ac1a:	b103      	cbz	r3, 800ac1e <_close_r+0x1a>
 800ac1c:	6023      	str	r3, [r4, #0]
 800ac1e:	bd38      	pop	{r3, r4, r5, pc}
 800ac20:	20001a9c 	.word	0x20001a9c

0800ac24 <_lseek_r>:
 800ac24:	b538      	push	{r3, r4, r5, lr}
 800ac26:	4d07      	ldr	r5, [pc, #28]	; (800ac44 <_lseek_r+0x20>)
 800ac28:	4604      	mov	r4, r0
 800ac2a:	4608      	mov	r0, r1
 800ac2c:	4611      	mov	r1, r2
 800ac2e:	2200      	movs	r2, #0
 800ac30:	602a      	str	r2, [r5, #0]
 800ac32:	461a      	mov	r2, r3
 800ac34:	f7f6 feda 	bl	80019ec <_lseek>
 800ac38:	1c43      	adds	r3, r0, #1
 800ac3a:	d102      	bne.n	800ac42 <_lseek_r+0x1e>
 800ac3c:	682b      	ldr	r3, [r5, #0]
 800ac3e:	b103      	cbz	r3, 800ac42 <_lseek_r+0x1e>
 800ac40:	6023      	str	r3, [r4, #0]
 800ac42:	bd38      	pop	{r3, r4, r5, pc}
 800ac44:	20001a9c 	.word	0x20001a9c

0800ac48 <_read_r>:
 800ac48:	b538      	push	{r3, r4, r5, lr}
 800ac4a:	4d07      	ldr	r5, [pc, #28]	; (800ac68 <_read_r+0x20>)
 800ac4c:	4604      	mov	r4, r0
 800ac4e:	4608      	mov	r0, r1
 800ac50:	4611      	mov	r1, r2
 800ac52:	2200      	movs	r2, #0
 800ac54:	602a      	str	r2, [r5, #0]
 800ac56:	461a      	mov	r2, r3
 800ac58:	f7f6 fe84 	bl	8001964 <_read>
 800ac5c:	1c43      	adds	r3, r0, #1
 800ac5e:	d102      	bne.n	800ac66 <_read_r+0x1e>
 800ac60:	682b      	ldr	r3, [r5, #0]
 800ac62:	b103      	cbz	r3, 800ac66 <_read_r+0x1e>
 800ac64:	6023      	str	r3, [r4, #0]
 800ac66:	bd38      	pop	{r3, r4, r5, pc}
 800ac68:	20001a9c 	.word	0x20001a9c

0800ac6c <_sbrk_r>:
 800ac6c:	b538      	push	{r3, r4, r5, lr}
 800ac6e:	4d06      	ldr	r5, [pc, #24]	; (800ac88 <_sbrk_r+0x1c>)
 800ac70:	2300      	movs	r3, #0
 800ac72:	4604      	mov	r4, r0
 800ac74:	4608      	mov	r0, r1
 800ac76:	602b      	str	r3, [r5, #0]
 800ac78:	f7f6 fec6 	bl	8001a08 <_sbrk>
 800ac7c:	1c43      	adds	r3, r0, #1
 800ac7e:	d102      	bne.n	800ac86 <_sbrk_r+0x1a>
 800ac80:	682b      	ldr	r3, [r5, #0]
 800ac82:	b103      	cbz	r3, 800ac86 <_sbrk_r+0x1a>
 800ac84:	6023      	str	r3, [r4, #0]
 800ac86:	bd38      	pop	{r3, r4, r5, pc}
 800ac88:	20001a9c 	.word	0x20001a9c

0800ac8c <_write_r>:
 800ac8c:	b538      	push	{r3, r4, r5, lr}
 800ac8e:	4d07      	ldr	r5, [pc, #28]	; (800acac <_write_r+0x20>)
 800ac90:	4604      	mov	r4, r0
 800ac92:	4608      	mov	r0, r1
 800ac94:	4611      	mov	r1, r2
 800ac96:	2200      	movs	r2, #0
 800ac98:	602a      	str	r2, [r5, #0]
 800ac9a:	461a      	mov	r2, r3
 800ac9c:	f7f6 fa38 	bl	8001110 <_write>
 800aca0:	1c43      	adds	r3, r0, #1
 800aca2:	d102      	bne.n	800acaa <_write_r+0x1e>
 800aca4:	682b      	ldr	r3, [r5, #0]
 800aca6:	b103      	cbz	r3, 800acaa <_write_r+0x1e>
 800aca8:	6023      	str	r3, [r4, #0]
 800acaa:	bd38      	pop	{r3, r4, r5, pc}
 800acac:	20001a9c 	.word	0x20001a9c

0800acb0 <__errno>:
 800acb0:	4b01      	ldr	r3, [pc, #4]	; (800acb8 <__errno+0x8>)
 800acb2:	6818      	ldr	r0, [r3, #0]
 800acb4:	4770      	bx	lr
 800acb6:	bf00      	nop
 800acb8:	20000064 	.word	0x20000064

0800acbc <__libc_init_array>:
 800acbc:	b570      	push	{r4, r5, r6, lr}
 800acbe:	4d0d      	ldr	r5, [pc, #52]	; (800acf4 <__libc_init_array+0x38>)
 800acc0:	4c0d      	ldr	r4, [pc, #52]	; (800acf8 <__libc_init_array+0x3c>)
 800acc2:	1b64      	subs	r4, r4, r5
 800acc4:	10a4      	asrs	r4, r4, #2
 800acc6:	2600      	movs	r6, #0
 800acc8:	42a6      	cmp	r6, r4
 800acca:	d109      	bne.n	800ace0 <__libc_init_array+0x24>
 800accc:	4d0b      	ldr	r5, [pc, #44]	; (800acfc <__libc_init_array+0x40>)
 800acce:	4c0c      	ldr	r4, [pc, #48]	; (800ad00 <__libc_init_array+0x44>)
 800acd0:	f004 f89a 	bl	800ee08 <_init>
 800acd4:	1b64      	subs	r4, r4, r5
 800acd6:	10a4      	asrs	r4, r4, #2
 800acd8:	2600      	movs	r6, #0
 800acda:	42a6      	cmp	r6, r4
 800acdc:	d105      	bne.n	800acea <__libc_init_array+0x2e>
 800acde:	bd70      	pop	{r4, r5, r6, pc}
 800ace0:	f855 3b04 	ldr.w	r3, [r5], #4
 800ace4:	4798      	blx	r3
 800ace6:	3601      	adds	r6, #1
 800ace8:	e7ee      	b.n	800acc8 <__libc_init_array+0xc>
 800acea:	f855 3b04 	ldr.w	r3, [r5], #4
 800acee:	4798      	blx	r3
 800acf0:	3601      	adds	r6, #1
 800acf2:	e7f2      	b.n	800acda <__libc_init_array+0x1e>
 800acf4:	0800f738 	.word	0x0800f738
 800acf8:	0800f738 	.word	0x0800f738
 800acfc:	0800f738 	.word	0x0800f738
 800ad00:	0800f73c 	.word	0x0800f73c

0800ad04 <__retarget_lock_acquire_recursive>:
 800ad04:	4770      	bx	lr

0800ad06 <__retarget_lock_release_recursive>:
 800ad06:	4770      	bx	lr

0800ad08 <quorem>:
 800ad08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad0c:	6903      	ldr	r3, [r0, #16]
 800ad0e:	690c      	ldr	r4, [r1, #16]
 800ad10:	42a3      	cmp	r3, r4
 800ad12:	4607      	mov	r7, r0
 800ad14:	db7e      	blt.n	800ae14 <quorem+0x10c>
 800ad16:	3c01      	subs	r4, #1
 800ad18:	f101 0814 	add.w	r8, r1, #20
 800ad1c:	f100 0514 	add.w	r5, r0, #20
 800ad20:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad24:	9301      	str	r3, [sp, #4]
 800ad26:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ad2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad2e:	3301      	adds	r3, #1
 800ad30:	429a      	cmp	r2, r3
 800ad32:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ad36:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ad3a:	fbb2 f6f3 	udiv	r6, r2, r3
 800ad3e:	d331      	bcc.n	800ada4 <quorem+0x9c>
 800ad40:	f04f 0e00 	mov.w	lr, #0
 800ad44:	4640      	mov	r0, r8
 800ad46:	46ac      	mov	ip, r5
 800ad48:	46f2      	mov	sl, lr
 800ad4a:	f850 2b04 	ldr.w	r2, [r0], #4
 800ad4e:	b293      	uxth	r3, r2
 800ad50:	fb06 e303 	mla	r3, r6, r3, lr
 800ad54:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ad58:	0c1a      	lsrs	r2, r3, #16
 800ad5a:	b29b      	uxth	r3, r3
 800ad5c:	ebaa 0303 	sub.w	r3, sl, r3
 800ad60:	f8dc a000 	ldr.w	sl, [ip]
 800ad64:	fa13 f38a 	uxtah	r3, r3, sl
 800ad68:	fb06 220e 	mla	r2, r6, lr, r2
 800ad6c:	9300      	str	r3, [sp, #0]
 800ad6e:	9b00      	ldr	r3, [sp, #0]
 800ad70:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ad74:	b292      	uxth	r2, r2
 800ad76:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ad7a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ad7e:	f8bd 3000 	ldrh.w	r3, [sp]
 800ad82:	4581      	cmp	r9, r0
 800ad84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad88:	f84c 3b04 	str.w	r3, [ip], #4
 800ad8c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ad90:	d2db      	bcs.n	800ad4a <quorem+0x42>
 800ad92:	f855 300b 	ldr.w	r3, [r5, fp]
 800ad96:	b92b      	cbnz	r3, 800ada4 <quorem+0x9c>
 800ad98:	9b01      	ldr	r3, [sp, #4]
 800ad9a:	3b04      	subs	r3, #4
 800ad9c:	429d      	cmp	r5, r3
 800ad9e:	461a      	mov	r2, r3
 800ada0:	d32c      	bcc.n	800adfc <quorem+0xf4>
 800ada2:	613c      	str	r4, [r7, #16]
 800ada4:	4638      	mov	r0, r7
 800ada6:	f001 f8f1 	bl	800bf8c <__mcmp>
 800adaa:	2800      	cmp	r0, #0
 800adac:	db22      	blt.n	800adf4 <quorem+0xec>
 800adae:	3601      	adds	r6, #1
 800adb0:	4629      	mov	r1, r5
 800adb2:	2000      	movs	r0, #0
 800adb4:	f858 2b04 	ldr.w	r2, [r8], #4
 800adb8:	f8d1 c000 	ldr.w	ip, [r1]
 800adbc:	b293      	uxth	r3, r2
 800adbe:	1ac3      	subs	r3, r0, r3
 800adc0:	0c12      	lsrs	r2, r2, #16
 800adc2:	fa13 f38c 	uxtah	r3, r3, ip
 800adc6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800adca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800adce:	b29b      	uxth	r3, r3
 800add0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800add4:	45c1      	cmp	r9, r8
 800add6:	f841 3b04 	str.w	r3, [r1], #4
 800adda:	ea4f 4022 	mov.w	r0, r2, asr #16
 800adde:	d2e9      	bcs.n	800adb4 <quorem+0xac>
 800ade0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ade4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ade8:	b922      	cbnz	r2, 800adf4 <quorem+0xec>
 800adea:	3b04      	subs	r3, #4
 800adec:	429d      	cmp	r5, r3
 800adee:	461a      	mov	r2, r3
 800adf0:	d30a      	bcc.n	800ae08 <quorem+0x100>
 800adf2:	613c      	str	r4, [r7, #16]
 800adf4:	4630      	mov	r0, r6
 800adf6:	b003      	add	sp, #12
 800adf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adfc:	6812      	ldr	r2, [r2, #0]
 800adfe:	3b04      	subs	r3, #4
 800ae00:	2a00      	cmp	r2, #0
 800ae02:	d1ce      	bne.n	800ada2 <quorem+0x9a>
 800ae04:	3c01      	subs	r4, #1
 800ae06:	e7c9      	b.n	800ad9c <quorem+0x94>
 800ae08:	6812      	ldr	r2, [r2, #0]
 800ae0a:	3b04      	subs	r3, #4
 800ae0c:	2a00      	cmp	r2, #0
 800ae0e:	d1f0      	bne.n	800adf2 <quorem+0xea>
 800ae10:	3c01      	subs	r4, #1
 800ae12:	e7eb      	b.n	800adec <quorem+0xe4>
 800ae14:	2000      	movs	r0, #0
 800ae16:	e7ee      	b.n	800adf6 <quorem+0xee>

0800ae18 <_dtoa_r>:
 800ae18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae1c:	ed2d 8b04 	vpush	{d8-d9}
 800ae20:	69c5      	ldr	r5, [r0, #28]
 800ae22:	b093      	sub	sp, #76	; 0x4c
 800ae24:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ae28:	ec57 6b10 	vmov	r6, r7, d0
 800ae2c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ae30:	9107      	str	r1, [sp, #28]
 800ae32:	4604      	mov	r4, r0
 800ae34:	920a      	str	r2, [sp, #40]	; 0x28
 800ae36:	930d      	str	r3, [sp, #52]	; 0x34
 800ae38:	b975      	cbnz	r5, 800ae58 <_dtoa_r+0x40>
 800ae3a:	2010      	movs	r0, #16
 800ae3c:	f7fe ffc6 	bl	8009dcc <malloc>
 800ae40:	4602      	mov	r2, r0
 800ae42:	61e0      	str	r0, [r4, #28]
 800ae44:	b920      	cbnz	r0, 800ae50 <_dtoa_r+0x38>
 800ae46:	4bae      	ldr	r3, [pc, #696]	; (800b100 <_dtoa_r+0x2e8>)
 800ae48:	21ef      	movs	r1, #239	; 0xef
 800ae4a:	48ae      	ldr	r0, [pc, #696]	; (800b104 <_dtoa_r+0x2ec>)
 800ae4c:	f001 fc22 	bl	800c694 <__assert_func>
 800ae50:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ae54:	6005      	str	r5, [r0, #0]
 800ae56:	60c5      	str	r5, [r0, #12]
 800ae58:	69e3      	ldr	r3, [r4, #28]
 800ae5a:	6819      	ldr	r1, [r3, #0]
 800ae5c:	b151      	cbz	r1, 800ae74 <_dtoa_r+0x5c>
 800ae5e:	685a      	ldr	r2, [r3, #4]
 800ae60:	604a      	str	r2, [r1, #4]
 800ae62:	2301      	movs	r3, #1
 800ae64:	4093      	lsls	r3, r2
 800ae66:	608b      	str	r3, [r1, #8]
 800ae68:	4620      	mov	r0, r4
 800ae6a:	f000 fe53 	bl	800bb14 <_Bfree>
 800ae6e:	69e3      	ldr	r3, [r4, #28]
 800ae70:	2200      	movs	r2, #0
 800ae72:	601a      	str	r2, [r3, #0]
 800ae74:	1e3b      	subs	r3, r7, #0
 800ae76:	bfbb      	ittet	lt
 800ae78:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ae7c:	9303      	strlt	r3, [sp, #12]
 800ae7e:	2300      	movge	r3, #0
 800ae80:	2201      	movlt	r2, #1
 800ae82:	bfac      	ite	ge
 800ae84:	f8c8 3000 	strge.w	r3, [r8]
 800ae88:	f8c8 2000 	strlt.w	r2, [r8]
 800ae8c:	4b9e      	ldr	r3, [pc, #632]	; (800b108 <_dtoa_r+0x2f0>)
 800ae8e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ae92:	ea33 0308 	bics.w	r3, r3, r8
 800ae96:	d11b      	bne.n	800aed0 <_dtoa_r+0xb8>
 800ae98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ae9a:	f242 730f 	movw	r3, #9999	; 0x270f
 800ae9e:	6013      	str	r3, [r2, #0]
 800aea0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800aea4:	4333      	orrs	r3, r6
 800aea6:	f000 8593 	beq.w	800b9d0 <_dtoa_r+0xbb8>
 800aeaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aeac:	b963      	cbnz	r3, 800aec8 <_dtoa_r+0xb0>
 800aeae:	4b97      	ldr	r3, [pc, #604]	; (800b10c <_dtoa_r+0x2f4>)
 800aeb0:	e027      	b.n	800af02 <_dtoa_r+0xea>
 800aeb2:	4b97      	ldr	r3, [pc, #604]	; (800b110 <_dtoa_r+0x2f8>)
 800aeb4:	9300      	str	r3, [sp, #0]
 800aeb6:	3308      	adds	r3, #8
 800aeb8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800aeba:	6013      	str	r3, [r2, #0]
 800aebc:	9800      	ldr	r0, [sp, #0]
 800aebe:	b013      	add	sp, #76	; 0x4c
 800aec0:	ecbd 8b04 	vpop	{d8-d9}
 800aec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aec8:	4b90      	ldr	r3, [pc, #576]	; (800b10c <_dtoa_r+0x2f4>)
 800aeca:	9300      	str	r3, [sp, #0]
 800aecc:	3303      	adds	r3, #3
 800aece:	e7f3      	b.n	800aeb8 <_dtoa_r+0xa0>
 800aed0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aed4:	2200      	movs	r2, #0
 800aed6:	ec51 0b17 	vmov	r0, r1, d7
 800aeda:	eeb0 8a47 	vmov.f32	s16, s14
 800aede:	eef0 8a67 	vmov.f32	s17, s15
 800aee2:	2300      	movs	r3, #0
 800aee4:	f7f5 fe10 	bl	8000b08 <__aeabi_dcmpeq>
 800aee8:	4681      	mov	r9, r0
 800aeea:	b160      	cbz	r0, 800af06 <_dtoa_r+0xee>
 800aeec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aeee:	2301      	movs	r3, #1
 800aef0:	6013      	str	r3, [r2, #0]
 800aef2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	f000 8568 	beq.w	800b9ca <_dtoa_r+0xbb2>
 800aefa:	4b86      	ldr	r3, [pc, #536]	; (800b114 <_dtoa_r+0x2fc>)
 800aefc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800aefe:	6013      	str	r3, [r2, #0]
 800af00:	3b01      	subs	r3, #1
 800af02:	9300      	str	r3, [sp, #0]
 800af04:	e7da      	b.n	800aebc <_dtoa_r+0xa4>
 800af06:	aa10      	add	r2, sp, #64	; 0x40
 800af08:	a911      	add	r1, sp, #68	; 0x44
 800af0a:	4620      	mov	r0, r4
 800af0c:	eeb0 0a48 	vmov.f32	s0, s16
 800af10:	eef0 0a68 	vmov.f32	s1, s17
 800af14:	f001 f8e0 	bl	800c0d8 <__d2b>
 800af18:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800af1c:	4682      	mov	sl, r0
 800af1e:	2d00      	cmp	r5, #0
 800af20:	d07f      	beq.n	800b022 <_dtoa_r+0x20a>
 800af22:	ee18 3a90 	vmov	r3, s17
 800af26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af2a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800af2e:	ec51 0b18 	vmov	r0, r1, d8
 800af32:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800af36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800af3a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800af3e:	4619      	mov	r1, r3
 800af40:	2200      	movs	r2, #0
 800af42:	4b75      	ldr	r3, [pc, #468]	; (800b118 <_dtoa_r+0x300>)
 800af44:	f7f5 f9c0 	bl	80002c8 <__aeabi_dsub>
 800af48:	a367      	add	r3, pc, #412	; (adr r3, 800b0e8 <_dtoa_r+0x2d0>)
 800af4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af4e:	f7f5 fb73 	bl	8000638 <__aeabi_dmul>
 800af52:	a367      	add	r3, pc, #412	; (adr r3, 800b0f0 <_dtoa_r+0x2d8>)
 800af54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af58:	f7f5 f9b8 	bl	80002cc <__adddf3>
 800af5c:	4606      	mov	r6, r0
 800af5e:	4628      	mov	r0, r5
 800af60:	460f      	mov	r7, r1
 800af62:	f7f5 faff 	bl	8000564 <__aeabi_i2d>
 800af66:	a364      	add	r3, pc, #400	; (adr r3, 800b0f8 <_dtoa_r+0x2e0>)
 800af68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af6c:	f7f5 fb64 	bl	8000638 <__aeabi_dmul>
 800af70:	4602      	mov	r2, r0
 800af72:	460b      	mov	r3, r1
 800af74:	4630      	mov	r0, r6
 800af76:	4639      	mov	r1, r7
 800af78:	f7f5 f9a8 	bl	80002cc <__adddf3>
 800af7c:	4606      	mov	r6, r0
 800af7e:	460f      	mov	r7, r1
 800af80:	f7f5 fe0a 	bl	8000b98 <__aeabi_d2iz>
 800af84:	2200      	movs	r2, #0
 800af86:	4683      	mov	fp, r0
 800af88:	2300      	movs	r3, #0
 800af8a:	4630      	mov	r0, r6
 800af8c:	4639      	mov	r1, r7
 800af8e:	f7f5 fdc5 	bl	8000b1c <__aeabi_dcmplt>
 800af92:	b148      	cbz	r0, 800afa8 <_dtoa_r+0x190>
 800af94:	4658      	mov	r0, fp
 800af96:	f7f5 fae5 	bl	8000564 <__aeabi_i2d>
 800af9a:	4632      	mov	r2, r6
 800af9c:	463b      	mov	r3, r7
 800af9e:	f7f5 fdb3 	bl	8000b08 <__aeabi_dcmpeq>
 800afa2:	b908      	cbnz	r0, 800afa8 <_dtoa_r+0x190>
 800afa4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800afa8:	f1bb 0f16 	cmp.w	fp, #22
 800afac:	d857      	bhi.n	800b05e <_dtoa_r+0x246>
 800afae:	4b5b      	ldr	r3, [pc, #364]	; (800b11c <_dtoa_r+0x304>)
 800afb0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800afb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb8:	ec51 0b18 	vmov	r0, r1, d8
 800afbc:	f7f5 fdae 	bl	8000b1c <__aeabi_dcmplt>
 800afc0:	2800      	cmp	r0, #0
 800afc2:	d04e      	beq.n	800b062 <_dtoa_r+0x24a>
 800afc4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800afc8:	2300      	movs	r3, #0
 800afca:	930c      	str	r3, [sp, #48]	; 0x30
 800afcc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800afce:	1b5b      	subs	r3, r3, r5
 800afd0:	1e5a      	subs	r2, r3, #1
 800afd2:	bf45      	ittet	mi
 800afd4:	f1c3 0301 	rsbmi	r3, r3, #1
 800afd8:	9305      	strmi	r3, [sp, #20]
 800afda:	2300      	movpl	r3, #0
 800afdc:	2300      	movmi	r3, #0
 800afde:	9206      	str	r2, [sp, #24]
 800afe0:	bf54      	ite	pl
 800afe2:	9305      	strpl	r3, [sp, #20]
 800afe4:	9306      	strmi	r3, [sp, #24]
 800afe6:	f1bb 0f00 	cmp.w	fp, #0
 800afea:	db3c      	blt.n	800b066 <_dtoa_r+0x24e>
 800afec:	9b06      	ldr	r3, [sp, #24]
 800afee:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800aff2:	445b      	add	r3, fp
 800aff4:	9306      	str	r3, [sp, #24]
 800aff6:	2300      	movs	r3, #0
 800aff8:	9308      	str	r3, [sp, #32]
 800affa:	9b07      	ldr	r3, [sp, #28]
 800affc:	2b09      	cmp	r3, #9
 800affe:	d868      	bhi.n	800b0d2 <_dtoa_r+0x2ba>
 800b000:	2b05      	cmp	r3, #5
 800b002:	bfc4      	itt	gt
 800b004:	3b04      	subgt	r3, #4
 800b006:	9307      	strgt	r3, [sp, #28]
 800b008:	9b07      	ldr	r3, [sp, #28]
 800b00a:	f1a3 0302 	sub.w	r3, r3, #2
 800b00e:	bfcc      	ite	gt
 800b010:	2500      	movgt	r5, #0
 800b012:	2501      	movle	r5, #1
 800b014:	2b03      	cmp	r3, #3
 800b016:	f200 8085 	bhi.w	800b124 <_dtoa_r+0x30c>
 800b01a:	e8df f003 	tbb	[pc, r3]
 800b01e:	3b2e      	.short	0x3b2e
 800b020:	5839      	.short	0x5839
 800b022:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b026:	441d      	add	r5, r3
 800b028:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b02c:	2b20      	cmp	r3, #32
 800b02e:	bfc1      	itttt	gt
 800b030:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b034:	fa08 f803 	lslgt.w	r8, r8, r3
 800b038:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800b03c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800b040:	bfd6      	itet	le
 800b042:	f1c3 0320 	rsble	r3, r3, #32
 800b046:	ea48 0003 	orrgt.w	r0, r8, r3
 800b04a:	fa06 f003 	lslle.w	r0, r6, r3
 800b04e:	f7f5 fa79 	bl	8000544 <__aeabi_ui2d>
 800b052:	2201      	movs	r2, #1
 800b054:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800b058:	3d01      	subs	r5, #1
 800b05a:	920e      	str	r2, [sp, #56]	; 0x38
 800b05c:	e76f      	b.n	800af3e <_dtoa_r+0x126>
 800b05e:	2301      	movs	r3, #1
 800b060:	e7b3      	b.n	800afca <_dtoa_r+0x1b2>
 800b062:	900c      	str	r0, [sp, #48]	; 0x30
 800b064:	e7b2      	b.n	800afcc <_dtoa_r+0x1b4>
 800b066:	9b05      	ldr	r3, [sp, #20]
 800b068:	eba3 030b 	sub.w	r3, r3, fp
 800b06c:	9305      	str	r3, [sp, #20]
 800b06e:	f1cb 0300 	rsb	r3, fp, #0
 800b072:	9308      	str	r3, [sp, #32]
 800b074:	2300      	movs	r3, #0
 800b076:	930b      	str	r3, [sp, #44]	; 0x2c
 800b078:	e7bf      	b.n	800affa <_dtoa_r+0x1e2>
 800b07a:	2300      	movs	r3, #0
 800b07c:	9309      	str	r3, [sp, #36]	; 0x24
 800b07e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b080:	2b00      	cmp	r3, #0
 800b082:	dc52      	bgt.n	800b12a <_dtoa_r+0x312>
 800b084:	2301      	movs	r3, #1
 800b086:	9301      	str	r3, [sp, #4]
 800b088:	9304      	str	r3, [sp, #16]
 800b08a:	461a      	mov	r2, r3
 800b08c:	920a      	str	r2, [sp, #40]	; 0x28
 800b08e:	e00b      	b.n	800b0a8 <_dtoa_r+0x290>
 800b090:	2301      	movs	r3, #1
 800b092:	e7f3      	b.n	800b07c <_dtoa_r+0x264>
 800b094:	2300      	movs	r3, #0
 800b096:	9309      	str	r3, [sp, #36]	; 0x24
 800b098:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b09a:	445b      	add	r3, fp
 800b09c:	9301      	str	r3, [sp, #4]
 800b09e:	3301      	adds	r3, #1
 800b0a0:	2b01      	cmp	r3, #1
 800b0a2:	9304      	str	r3, [sp, #16]
 800b0a4:	bfb8      	it	lt
 800b0a6:	2301      	movlt	r3, #1
 800b0a8:	69e0      	ldr	r0, [r4, #28]
 800b0aa:	2100      	movs	r1, #0
 800b0ac:	2204      	movs	r2, #4
 800b0ae:	f102 0614 	add.w	r6, r2, #20
 800b0b2:	429e      	cmp	r6, r3
 800b0b4:	d93d      	bls.n	800b132 <_dtoa_r+0x31a>
 800b0b6:	6041      	str	r1, [r0, #4]
 800b0b8:	4620      	mov	r0, r4
 800b0ba:	f000 fceb 	bl	800ba94 <_Balloc>
 800b0be:	9000      	str	r0, [sp, #0]
 800b0c0:	2800      	cmp	r0, #0
 800b0c2:	d139      	bne.n	800b138 <_dtoa_r+0x320>
 800b0c4:	4b16      	ldr	r3, [pc, #88]	; (800b120 <_dtoa_r+0x308>)
 800b0c6:	4602      	mov	r2, r0
 800b0c8:	f240 11af 	movw	r1, #431	; 0x1af
 800b0cc:	e6bd      	b.n	800ae4a <_dtoa_r+0x32>
 800b0ce:	2301      	movs	r3, #1
 800b0d0:	e7e1      	b.n	800b096 <_dtoa_r+0x27e>
 800b0d2:	2501      	movs	r5, #1
 800b0d4:	2300      	movs	r3, #0
 800b0d6:	9307      	str	r3, [sp, #28]
 800b0d8:	9509      	str	r5, [sp, #36]	; 0x24
 800b0da:	f04f 33ff 	mov.w	r3, #4294967295
 800b0de:	9301      	str	r3, [sp, #4]
 800b0e0:	9304      	str	r3, [sp, #16]
 800b0e2:	2200      	movs	r2, #0
 800b0e4:	2312      	movs	r3, #18
 800b0e6:	e7d1      	b.n	800b08c <_dtoa_r+0x274>
 800b0e8:	636f4361 	.word	0x636f4361
 800b0ec:	3fd287a7 	.word	0x3fd287a7
 800b0f0:	8b60c8b3 	.word	0x8b60c8b3
 800b0f4:	3fc68a28 	.word	0x3fc68a28
 800b0f8:	509f79fb 	.word	0x509f79fb
 800b0fc:	3fd34413 	.word	0x3fd34413
 800b100:	0800f175 	.word	0x0800f175
 800b104:	0800f18c 	.word	0x0800f18c
 800b108:	7ff00000 	.word	0x7ff00000
 800b10c:	0800f171 	.word	0x0800f171
 800b110:	0800f168 	.word	0x0800f168
 800b114:	0800f145 	.word	0x0800f145
 800b118:	3ff80000 	.word	0x3ff80000
 800b11c:	0800f278 	.word	0x0800f278
 800b120:	0800f1e4 	.word	0x0800f1e4
 800b124:	2301      	movs	r3, #1
 800b126:	9309      	str	r3, [sp, #36]	; 0x24
 800b128:	e7d7      	b.n	800b0da <_dtoa_r+0x2c2>
 800b12a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b12c:	9301      	str	r3, [sp, #4]
 800b12e:	9304      	str	r3, [sp, #16]
 800b130:	e7ba      	b.n	800b0a8 <_dtoa_r+0x290>
 800b132:	3101      	adds	r1, #1
 800b134:	0052      	lsls	r2, r2, #1
 800b136:	e7ba      	b.n	800b0ae <_dtoa_r+0x296>
 800b138:	69e3      	ldr	r3, [r4, #28]
 800b13a:	9a00      	ldr	r2, [sp, #0]
 800b13c:	601a      	str	r2, [r3, #0]
 800b13e:	9b04      	ldr	r3, [sp, #16]
 800b140:	2b0e      	cmp	r3, #14
 800b142:	f200 80a8 	bhi.w	800b296 <_dtoa_r+0x47e>
 800b146:	2d00      	cmp	r5, #0
 800b148:	f000 80a5 	beq.w	800b296 <_dtoa_r+0x47e>
 800b14c:	f1bb 0f00 	cmp.w	fp, #0
 800b150:	dd38      	ble.n	800b1c4 <_dtoa_r+0x3ac>
 800b152:	4bc0      	ldr	r3, [pc, #768]	; (800b454 <_dtoa_r+0x63c>)
 800b154:	f00b 020f 	and.w	r2, fp, #15
 800b158:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b15c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b160:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b164:	ea4f 182b 	mov.w	r8, fp, asr #4
 800b168:	d019      	beq.n	800b19e <_dtoa_r+0x386>
 800b16a:	4bbb      	ldr	r3, [pc, #748]	; (800b458 <_dtoa_r+0x640>)
 800b16c:	ec51 0b18 	vmov	r0, r1, d8
 800b170:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b174:	f7f5 fb8a 	bl	800088c <__aeabi_ddiv>
 800b178:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b17c:	f008 080f 	and.w	r8, r8, #15
 800b180:	2503      	movs	r5, #3
 800b182:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800b458 <_dtoa_r+0x640>
 800b186:	f1b8 0f00 	cmp.w	r8, #0
 800b18a:	d10a      	bne.n	800b1a2 <_dtoa_r+0x38a>
 800b18c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b190:	4632      	mov	r2, r6
 800b192:	463b      	mov	r3, r7
 800b194:	f7f5 fb7a 	bl	800088c <__aeabi_ddiv>
 800b198:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b19c:	e02b      	b.n	800b1f6 <_dtoa_r+0x3de>
 800b19e:	2502      	movs	r5, #2
 800b1a0:	e7ef      	b.n	800b182 <_dtoa_r+0x36a>
 800b1a2:	f018 0f01 	tst.w	r8, #1
 800b1a6:	d008      	beq.n	800b1ba <_dtoa_r+0x3a2>
 800b1a8:	4630      	mov	r0, r6
 800b1aa:	4639      	mov	r1, r7
 800b1ac:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b1b0:	f7f5 fa42 	bl	8000638 <__aeabi_dmul>
 800b1b4:	3501      	adds	r5, #1
 800b1b6:	4606      	mov	r6, r0
 800b1b8:	460f      	mov	r7, r1
 800b1ba:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b1be:	f109 0908 	add.w	r9, r9, #8
 800b1c2:	e7e0      	b.n	800b186 <_dtoa_r+0x36e>
 800b1c4:	f000 809f 	beq.w	800b306 <_dtoa_r+0x4ee>
 800b1c8:	f1cb 0600 	rsb	r6, fp, #0
 800b1cc:	4ba1      	ldr	r3, [pc, #644]	; (800b454 <_dtoa_r+0x63c>)
 800b1ce:	4fa2      	ldr	r7, [pc, #648]	; (800b458 <_dtoa_r+0x640>)
 800b1d0:	f006 020f 	and.w	r2, r6, #15
 800b1d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1dc:	ec51 0b18 	vmov	r0, r1, d8
 800b1e0:	f7f5 fa2a 	bl	8000638 <__aeabi_dmul>
 800b1e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b1e8:	1136      	asrs	r6, r6, #4
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	2502      	movs	r5, #2
 800b1ee:	2e00      	cmp	r6, #0
 800b1f0:	d17e      	bne.n	800b2f0 <_dtoa_r+0x4d8>
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d1d0      	bne.n	800b198 <_dtoa_r+0x380>
 800b1f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1f8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	f000 8084 	beq.w	800b30a <_dtoa_r+0x4f2>
 800b202:	4b96      	ldr	r3, [pc, #600]	; (800b45c <_dtoa_r+0x644>)
 800b204:	2200      	movs	r2, #0
 800b206:	4640      	mov	r0, r8
 800b208:	4649      	mov	r1, r9
 800b20a:	f7f5 fc87 	bl	8000b1c <__aeabi_dcmplt>
 800b20e:	2800      	cmp	r0, #0
 800b210:	d07b      	beq.n	800b30a <_dtoa_r+0x4f2>
 800b212:	9b04      	ldr	r3, [sp, #16]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d078      	beq.n	800b30a <_dtoa_r+0x4f2>
 800b218:	9b01      	ldr	r3, [sp, #4]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	dd39      	ble.n	800b292 <_dtoa_r+0x47a>
 800b21e:	4b90      	ldr	r3, [pc, #576]	; (800b460 <_dtoa_r+0x648>)
 800b220:	2200      	movs	r2, #0
 800b222:	4640      	mov	r0, r8
 800b224:	4649      	mov	r1, r9
 800b226:	f7f5 fa07 	bl	8000638 <__aeabi_dmul>
 800b22a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b22e:	9e01      	ldr	r6, [sp, #4]
 800b230:	f10b 37ff 	add.w	r7, fp, #4294967295
 800b234:	3501      	adds	r5, #1
 800b236:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b23a:	4628      	mov	r0, r5
 800b23c:	f7f5 f992 	bl	8000564 <__aeabi_i2d>
 800b240:	4642      	mov	r2, r8
 800b242:	464b      	mov	r3, r9
 800b244:	f7f5 f9f8 	bl	8000638 <__aeabi_dmul>
 800b248:	4b86      	ldr	r3, [pc, #536]	; (800b464 <_dtoa_r+0x64c>)
 800b24a:	2200      	movs	r2, #0
 800b24c:	f7f5 f83e 	bl	80002cc <__adddf3>
 800b250:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b254:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b258:	9303      	str	r3, [sp, #12]
 800b25a:	2e00      	cmp	r6, #0
 800b25c:	d158      	bne.n	800b310 <_dtoa_r+0x4f8>
 800b25e:	4b82      	ldr	r3, [pc, #520]	; (800b468 <_dtoa_r+0x650>)
 800b260:	2200      	movs	r2, #0
 800b262:	4640      	mov	r0, r8
 800b264:	4649      	mov	r1, r9
 800b266:	f7f5 f82f 	bl	80002c8 <__aeabi_dsub>
 800b26a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b26e:	4680      	mov	r8, r0
 800b270:	4689      	mov	r9, r1
 800b272:	f7f5 fc71 	bl	8000b58 <__aeabi_dcmpgt>
 800b276:	2800      	cmp	r0, #0
 800b278:	f040 8296 	bne.w	800b7a8 <_dtoa_r+0x990>
 800b27c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b280:	4640      	mov	r0, r8
 800b282:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b286:	4649      	mov	r1, r9
 800b288:	f7f5 fc48 	bl	8000b1c <__aeabi_dcmplt>
 800b28c:	2800      	cmp	r0, #0
 800b28e:	f040 8289 	bne.w	800b7a4 <_dtoa_r+0x98c>
 800b292:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b296:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b298:	2b00      	cmp	r3, #0
 800b29a:	f2c0 814e 	blt.w	800b53a <_dtoa_r+0x722>
 800b29e:	f1bb 0f0e 	cmp.w	fp, #14
 800b2a2:	f300 814a 	bgt.w	800b53a <_dtoa_r+0x722>
 800b2a6:	4b6b      	ldr	r3, [pc, #428]	; (800b454 <_dtoa_r+0x63c>)
 800b2a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b2ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b2b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	f280 80dc 	bge.w	800b470 <_dtoa_r+0x658>
 800b2b8:	9b04      	ldr	r3, [sp, #16]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	f300 80d8 	bgt.w	800b470 <_dtoa_r+0x658>
 800b2c0:	f040 826f 	bne.w	800b7a2 <_dtoa_r+0x98a>
 800b2c4:	4b68      	ldr	r3, [pc, #416]	; (800b468 <_dtoa_r+0x650>)
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	4640      	mov	r0, r8
 800b2ca:	4649      	mov	r1, r9
 800b2cc:	f7f5 f9b4 	bl	8000638 <__aeabi_dmul>
 800b2d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b2d4:	f7f5 fc36 	bl	8000b44 <__aeabi_dcmpge>
 800b2d8:	9e04      	ldr	r6, [sp, #16]
 800b2da:	4637      	mov	r7, r6
 800b2dc:	2800      	cmp	r0, #0
 800b2de:	f040 8245 	bne.w	800b76c <_dtoa_r+0x954>
 800b2e2:	9d00      	ldr	r5, [sp, #0]
 800b2e4:	2331      	movs	r3, #49	; 0x31
 800b2e6:	f805 3b01 	strb.w	r3, [r5], #1
 800b2ea:	f10b 0b01 	add.w	fp, fp, #1
 800b2ee:	e241      	b.n	800b774 <_dtoa_r+0x95c>
 800b2f0:	07f2      	lsls	r2, r6, #31
 800b2f2:	d505      	bpl.n	800b300 <_dtoa_r+0x4e8>
 800b2f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b2f8:	f7f5 f99e 	bl	8000638 <__aeabi_dmul>
 800b2fc:	3501      	adds	r5, #1
 800b2fe:	2301      	movs	r3, #1
 800b300:	1076      	asrs	r6, r6, #1
 800b302:	3708      	adds	r7, #8
 800b304:	e773      	b.n	800b1ee <_dtoa_r+0x3d6>
 800b306:	2502      	movs	r5, #2
 800b308:	e775      	b.n	800b1f6 <_dtoa_r+0x3de>
 800b30a:	9e04      	ldr	r6, [sp, #16]
 800b30c:	465f      	mov	r7, fp
 800b30e:	e792      	b.n	800b236 <_dtoa_r+0x41e>
 800b310:	9900      	ldr	r1, [sp, #0]
 800b312:	4b50      	ldr	r3, [pc, #320]	; (800b454 <_dtoa_r+0x63c>)
 800b314:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b318:	4431      	add	r1, r6
 800b31a:	9102      	str	r1, [sp, #8]
 800b31c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b31e:	eeb0 9a47 	vmov.f32	s18, s14
 800b322:	eef0 9a67 	vmov.f32	s19, s15
 800b326:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b32a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b32e:	2900      	cmp	r1, #0
 800b330:	d044      	beq.n	800b3bc <_dtoa_r+0x5a4>
 800b332:	494e      	ldr	r1, [pc, #312]	; (800b46c <_dtoa_r+0x654>)
 800b334:	2000      	movs	r0, #0
 800b336:	f7f5 faa9 	bl	800088c <__aeabi_ddiv>
 800b33a:	ec53 2b19 	vmov	r2, r3, d9
 800b33e:	f7f4 ffc3 	bl	80002c8 <__aeabi_dsub>
 800b342:	9d00      	ldr	r5, [sp, #0]
 800b344:	ec41 0b19 	vmov	d9, r0, r1
 800b348:	4649      	mov	r1, r9
 800b34a:	4640      	mov	r0, r8
 800b34c:	f7f5 fc24 	bl	8000b98 <__aeabi_d2iz>
 800b350:	4606      	mov	r6, r0
 800b352:	f7f5 f907 	bl	8000564 <__aeabi_i2d>
 800b356:	4602      	mov	r2, r0
 800b358:	460b      	mov	r3, r1
 800b35a:	4640      	mov	r0, r8
 800b35c:	4649      	mov	r1, r9
 800b35e:	f7f4 ffb3 	bl	80002c8 <__aeabi_dsub>
 800b362:	3630      	adds	r6, #48	; 0x30
 800b364:	f805 6b01 	strb.w	r6, [r5], #1
 800b368:	ec53 2b19 	vmov	r2, r3, d9
 800b36c:	4680      	mov	r8, r0
 800b36e:	4689      	mov	r9, r1
 800b370:	f7f5 fbd4 	bl	8000b1c <__aeabi_dcmplt>
 800b374:	2800      	cmp	r0, #0
 800b376:	d164      	bne.n	800b442 <_dtoa_r+0x62a>
 800b378:	4642      	mov	r2, r8
 800b37a:	464b      	mov	r3, r9
 800b37c:	4937      	ldr	r1, [pc, #220]	; (800b45c <_dtoa_r+0x644>)
 800b37e:	2000      	movs	r0, #0
 800b380:	f7f4 ffa2 	bl	80002c8 <__aeabi_dsub>
 800b384:	ec53 2b19 	vmov	r2, r3, d9
 800b388:	f7f5 fbc8 	bl	8000b1c <__aeabi_dcmplt>
 800b38c:	2800      	cmp	r0, #0
 800b38e:	f040 80b6 	bne.w	800b4fe <_dtoa_r+0x6e6>
 800b392:	9b02      	ldr	r3, [sp, #8]
 800b394:	429d      	cmp	r5, r3
 800b396:	f43f af7c 	beq.w	800b292 <_dtoa_r+0x47a>
 800b39a:	4b31      	ldr	r3, [pc, #196]	; (800b460 <_dtoa_r+0x648>)
 800b39c:	ec51 0b19 	vmov	r0, r1, d9
 800b3a0:	2200      	movs	r2, #0
 800b3a2:	f7f5 f949 	bl	8000638 <__aeabi_dmul>
 800b3a6:	4b2e      	ldr	r3, [pc, #184]	; (800b460 <_dtoa_r+0x648>)
 800b3a8:	ec41 0b19 	vmov	d9, r0, r1
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	4640      	mov	r0, r8
 800b3b0:	4649      	mov	r1, r9
 800b3b2:	f7f5 f941 	bl	8000638 <__aeabi_dmul>
 800b3b6:	4680      	mov	r8, r0
 800b3b8:	4689      	mov	r9, r1
 800b3ba:	e7c5      	b.n	800b348 <_dtoa_r+0x530>
 800b3bc:	ec51 0b17 	vmov	r0, r1, d7
 800b3c0:	f7f5 f93a 	bl	8000638 <__aeabi_dmul>
 800b3c4:	9b02      	ldr	r3, [sp, #8]
 800b3c6:	9d00      	ldr	r5, [sp, #0]
 800b3c8:	930f      	str	r3, [sp, #60]	; 0x3c
 800b3ca:	ec41 0b19 	vmov	d9, r0, r1
 800b3ce:	4649      	mov	r1, r9
 800b3d0:	4640      	mov	r0, r8
 800b3d2:	f7f5 fbe1 	bl	8000b98 <__aeabi_d2iz>
 800b3d6:	4606      	mov	r6, r0
 800b3d8:	f7f5 f8c4 	bl	8000564 <__aeabi_i2d>
 800b3dc:	3630      	adds	r6, #48	; 0x30
 800b3de:	4602      	mov	r2, r0
 800b3e0:	460b      	mov	r3, r1
 800b3e2:	4640      	mov	r0, r8
 800b3e4:	4649      	mov	r1, r9
 800b3e6:	f7f4 ff6f 	bl	80002c8 <__aeabi_dsub>
 800b3ea:	f805 6b01 	strb.w	r6, [r5], #1
 800b3ee:	9b02      	ldr	r3, [sp, #8]
 800b3f0:	429d      	cmp	r5, r3
 800b3f2:	4680      	mov	r8, r0
 800b3f4:	4689      	mov	r9, r1
 800b3f6:	f04f 0200 	mov.w	r2, #0
 800b3fa:	d124      	bne.n	800b446 <_dtoa_r+0x62e>
 800b3fc:	4b1b      	ldr	r3, [pc, #108]	; (800b46c <_dtoa_r+0x654>)
 800b3fe:	ec51 0b19 	vmov	r0, r1, d9
 800b402:	f7f4 ff63 	bl	80002cc <__adddf3>
 800b406:	4602      	mov	r2, r0
 800b408:	460b      	mov	r3, r1
 800b40a:	4640      	mov	r0, r8
 800b40c:	4649      	mov	r1, r9
 800b40e:	f7f5 fba3 	bl	8000b58 <__aeabi_dcmpgt>
 800b412:	2800      	cmp	r0, #0
 800b414:	d173      	bne.n	800b4fe <_dtoa_r+0x6e6>
 800b416:	ec53 2b19 	vmov	r2, r3, d9
 800b41a:	4914      	ldr	r1, [pc, #80]	; (800b46c <_dtoa_r+0x654>)
 800b41c:	2000      	movs	r0, #0
 800b41e:	f7f4 ff53 	bl	80002c8 <__aeabi_dsub>
 800b422:	4602      	mov	r2, r0
 800b424:	460b      	mov	r3, r1
 800b426:	4640      	mov	r0, r8
 800b428:	4649      	mov	r1, r9
 800b42a:	f7f5 fb77 	bl	8000b1c <__aeabi_dcmplt>
 800b42e:	2800      	cmp	r0, #0
 800b430:	f43f af2f 	beq.w	800b292 <_dtoa_r+0x47a>
 800b434:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b436:	1e6b      	subs	r3, r5, #1
 800b438:	930f      	str	r3, [sp, #60]	; 0x3c
 800b43a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b43e:	2b30      	cmp	r3, #48	; 0x30
 800b440:	d0f8      	beq.n	800b434 <_dtoa_r+0x61c>
 800b442:	46bb      	mov	fp, r7
 800b444:	e04a      	b.n	800b4dc <_dtoa_r+0x6c4>
 800b446:	4b06      	ldr	r3, [pc, #24]	; (800b460 <_dtoa_r+0x648>)
 800b448:	f7f5 f8f6 	bl	8000638 <__aeabi_dmul>
 800b44c:	4680      	mov	r8, r0
 800b44e:	4689      	mov	r9, r1
 800b450:	e7bd      	b.n	800b3ce <_dtoa_r+0x5b6>
 800b452:	bf00      	nop
 800b454:	0800f278 	.word	0x0800f278
 800b458:	0800f250 	.word	0x0800f250
 800b45c:	3ff00000 	.word	0x3ff00000
 800b460:	40240000 	.word	0x40240000
 800b464:	401c0000 	.word	0x401c0000
 800b468:	40140000 	.word	0x40140000
 800b46c:	3fe00000 	.word	0x3fe00000
 800b470:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b474:	9d00      	ldr	r5, [sp, #0]
 800b476:	4642      	mov	r2, r8
 800b478:	464b      	mov	r3, r9
 800b47a:	4630      	mov	r0, r6
 800b47c:	4639      	mov	r1, r7
 800b47e:	f7f5 fa05 	bl	800088c <__aeabi_ddiv>
 800b482:	f7f5 fb89 	bl	8000b98 <__aeabi_d2iz>
 800b486:	9001      	str	r0, [sp, #4]
 800b488:	f7f5 f86c 	bl	8000564 <__aeabi_i2d>
 800b48c:	4642      	mov	r2, r8
 800b48e:	464b      	mov	r3, r9
 800b490:	f7f5 f8d2 	bl	8000638 <__aeabi_dmul>
 800b494:	4602      	mov	r2, r0
 800b496:	460b      	mov	r3, r1
 800b498:	4630      	mov	r0, r6
 800b49a:	4639      	mov	r1, r7
 800b49c:	f7f4 ff14 	bl	80002c8 <__aeabi_dsub>
 800b4a0:	9e01      	ldr	r6, [sp, #4]
 800b4a2:	9f04      	ldr	r7, [sp, #16]
 800b4a4:	3630      	adds	r6, #48	; 0x30
 800b4a6:	f805 6b01 	strb.w	r6, [r5], #1
 800b4aa:	9e00      	ldr	r6, [sp, #0]
 800b4ac:	1bae      	subs	r6, r5, r6
 800b4ae:	42b7      	cmp	r7, r6
 800b4b0:	4602      	mov	r2, r0
 800b4b2:	460b      	mov	r3, r1
 800b4b4:	d134      	bne.n	800b520 <_dtoa_r+0x708>
 800b4b6:	f7f4 ff09 	bl	80002cc <__adddf3>
 800b4ba:	4642      	mov	r2, r8
 800b4bc:	464b      	mov	r3, r9
 800b4be:	4606      	mov	r6, r0
 800b4c0:	460f      	mov	r7, r1
 800b4c2:	f7f5 fb49 	bl	8000b58 <__aeabi_dcmpgt>
 800b4c6:	b9c8      	cbnz	r0, 800b4fc <_dtoa_r+0x6e4>
 800b4c8:	4642      	mov	r2, r8
 800b4ca:	464b      	mov	r3, r9
 800b4cc:	4630      	mov	r0, r6
 800b4ce:	4639      	mov	r1, r7
 800b4d0:	f7f5 fb1a 	bl	8000b08 <__aeabi_dcmpeq>
 800b4d4:	b110      	cbz	r0, 800b4dc <_dtoa_r+0x6c4>
 800b4d6:	9b01      	ldr	r3, [sp, #4]
 800b4d8:	07db      	lsls	r3, r3, #31
 800b4da:	d40f      	bmi.n	800b4fc <_dtoa_r+0x6e4>
 800b4dc:	4651      	mov	r1, sl
 800b4de:	4620      	mov	r0, r4
 800b4e0:	f000 fb18 	bl	800bb14 <_Bfree>
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b4e8:	702b      	strb	r3, [r5, #0]
 800b4ea:	f10b 0301 	add.w	r3, fp, #1
 800b4ee:	6013      	str	r3, [r2, #0]
 800b4f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	f43f ace2 	beq.w	800aebc <_dtoa_r+0xa4>
 800b4f8:	601d      	str	r5, [r3, #0]
 800b4fa:	e4df      	b.n	800aebc <_dtoa_r+0xa4>
 800b4fc:	465f      	mov	r7, fp
 800b4fe:	462b      	mov	r3, r5
 800b500:	461d      	mov	r5, r3
 800b502:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b506:	2a39      	cmp	r2, #57	; 0x39
 800b508:	d106      	bne.n	800b518 <_dtoa_r+0x700>
 800b50a:	9a00      	ldr	r2, [sp, #0]
 800b50c:	429a      	cmp	r2, r3
 800b50e:	d1f7      	bne.n	800b500 <_dtoa_r+0x6e8>
 800b510:	9900      	ldr	r1, [sp, #0]
 800b512:	2230      	movs	r2, #48	; 0x30
 800b514:	3701      	adds	r7, #1
 800b516:	700a      	strb	r2, [r1, #0]
 800b518:	781a      	ldrb	r2, [r3, #0]
 800b51a:	3201      	adds	r2, #1
 800b51c:	701a      	strb	r2, [r3, #0]
 800b51e:	e790      	b.n	800b442 <_dtoa_r+0x62a>
 800b520:	4ba3      	ldr	r3, [pc, #652]	; (800b7b0 <_dtoa_r+0x998>)
 800b522:	2200      	movs	r2, #0
 800b524:	f7f5 f888 	bl	8000638 <__aeabi_dmul>
 800b528:	2200      	movs	r2, #0
 800b52a:	2300      	movs	r3, #0
 800b52c:	4606      	mov	r6, r0
 800b52e:	460f      	mov	r7, r1
 800b530:	f7f5 faea 	bl	8000b08 <__aeabi_dcmpeq>
 800b534:	2800      	cmp	r0, #0
 800b536:	d09e      	beq.n	800b476 <_dtoa_r+0x65e>
 800b538:	e7d0      	b.n	800b4dc <_dtoa_r+0x6c4>
 800b53a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b53c:	2a00      	cmp	r2, #0
 800b53e:	f000 80ca 	beq.w	800b6d6 <_dtoa_r+0x8be>
 800b542:	9a07      	ldr	r2, [sp, #28]
 800b544:	2a01      	cmp	r2, #1
 800b546:	f300 80ad 	bgt.w	800b6a4 <_dtoa_r+0x88c>
 800b54a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b54c:	2a00      	cmp	r2, #0
 800b54e:	f000 80a5 	beq.w	800b69c <_dtoa_r+0x884>
 800b552:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b556:	9e08      	ldr	r6, [sp, #32]
 800b558:	9d05      	ldr	r5, [sp, #20]
 800b55a:	9a05      	ldr	r2, [sp, #20]
 800b55c:	441a      	add	r2, r3
 800b55e:	9205      	str	r2, [sp, #20]
 800b560:	9a06      	ldr	r2, [sp, #24]
 800b562:	2101      	movs	r1, #1
 800b564:	441a      	add	r2, r3
 800b566:	4620      	mov	r0, r4
 800b568:	9206      	str	r2, [sp, #24]
 800b56a:	f000 fb89 	bl	800bc80 <__i2b>
 800b56e:	4607      	mov	r7, r0
 800b570:	b165      	cbz	r5, 800b58c <_dtoa_r+0x774>
 800b572:	9b06      	ldr	r3, [sp, #24]
 800b574:	2b00      	cmp	r3, #0
 800b576:	dd09      	ble.n	800b58c <_dtoa_r+0x774>
 800b578:	42ab      	cmp	r3, r5
 800b57a:	9a05      	ldr	r2, [sp, #20]
 800b57c:	bfa8      	it	ge
 800b57e:	462b      	movge	r3, r5
 800b580:	1ad2      	subs	r2, r2, r3
 800b582:	9205      	str	r2, [sp, #20]
 800b584:	9a06      	ldr	r2, [sp, #24]
 800b586:	1aed      	subs	r5, r5, r3
 800b588:	1ad3      	subs	r3, r2, r3
 800b58a:	9306      	str	r3, [sp, #24]
 800b58c:	9b08      	ldr	r3, [sp, #32]
 800b58e:	b1f3      	cbz	r3, 800b5ce <_dtoa_r+0x7b6>
 800b590:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b592:	2b00      	cmp	r3, #0
 800b594:	f000 80a3 	beq.w	800b6de <_dtoa_r+0x8c6>
 800b598:	2e00      	cmp	r6, #0
 800b59a:	dd10      	ble.n	800b5be <_dtoa_r+0x7a6>
 800b59c:	4639      	mov	r1, r7
 800b59e:	4632      	mov	r2, r6
 800b5a0:	4620      	mov	r0, r4
 800b5a2:	f000 fc2d 	bl	800be00 <__pow5mult>
 800b5a6:	4652      	mov	r2, sl
 800b5a8:	4601      	mov	r1, r0
 800b5aa:	4607      	mov	r7, r0
 800b5ac:	4620      	mov	r0, r4
 800b5ae:	f000 fb7d 	bl	800bcac <__multiply>
 800b5b2:	4651      	mov	r1, sl
 800b5b4:	4680      	mov	r8, r0
 800b5b6:	4620      	mov	r0, r4
 800b5b8:	f000 faac 	bl	800bb14 <_Bfree>
 800b5bc:	46c2      	mov	sl, r8
 800b5be:	9b08      	ldr	r3, [sp, #32]
 800b5c0:	1b9a      	subs	r2, r3, r6
 800b5c2:	d004      	beq.n	800b5ce <_dtoa_r+0x7b6>
 800b5c4:	4651      	mov	r1, sl
 800b5c6:	4620      	mov	r0, r4
 800b5c8:	f000 fc1a 	bl	800be00 <__pow5mult>
 800b5cc:	4682      	mov	sl, r0
 800b5ce:	2101      	movs	r1, #1
 800b5d0:	4620      	mov	r0, r4
 800b5d2:	f000 fb55 	bl	800bc80 <__i2b>
 800b5d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	4606      	mov	r6, r0
 800b5dc:	f340 8081 	ble.w	800b6e2 <_dtoa_r+0x8ca>
 800b5e0:	461a      	mov	r2, r3
 800b5e2:	4601      	mov	r1, r0
 800b5e4:	4620      	mov	r0, r4
 800b5e6:	f000 fc0b 	bl	800be00 <__pow5mult>
 800b5ea:	9b07      	ldr	r3, [sp, #28]
 800b5ec:	2b01      	cmp	r3, #1
 800b5ee:	4606      	mov	r6, r0
 800b5f0:	dd7a      	ble.n	800b6e8 <_dtoa_r+0x8d0>
 800b5f2:	f04f 0800 	mov.w	r8, #0
 800b5f6:	6933      	ldr	r3, [r6, #16]
 800b5f8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b5fc:	6918      	ldr	r0, [r3, #16]
 800b5fe:	f000 faf1 	bl	800bbe4 <__hi0bits>
 800b602:	f1c0 0020 	rsb	r0, r0, #32
 800b606:	9b06      	ldr	r3, [sp, #24]
 800b608:	4418      	add	r0, r3
 800b60a:	f010 001f 	ands.w	r0, r0, #31
 800b60e:	f000 8094 	beq.w	800b73a <_dtoa_r+0x922>
 800b612:	f1c0 0320 	rsb	r3, r0, #32
 800b616:	2b04      	cmp	r3, #4
 800b618:	f340 8085 	ble.w	800b726 <_dtoa_r+0x90e>
 800b61c:	9b05      	ldr	r3, [sp, #20]
 800b61e:	f1c0 001c 	rsb	r0, r0, #28
 800b622:	4403      	add	r3, r0
 800b624:	9305      	str	r3, [sp, #20]
 800b626:	9b06      	ldr	r3, [sp, #24]
 800b628:	4403      	add	r3, r0
 800b62a:	4405      	add	r5, r0
 800b62c:	9306      	str	r3, [sp, #24]
 800b62e:	9b05      	ldr	r3, [sp, #20]
 800b630:	2b00      	cmp	r3, #0
 800b632:	dd05      	ble.n	800b640 <_dtoa_r+0x828>
 800b634:	4651      	mov	r1, sl
 800b636:	461a      	mov	r2, r3
 800b638:	4620      	mov	r0, r4
 800b63a:	f000 fc3b 	bl	800beb4 <__lshift>
 800b63e:	4682      	mov	sl, r0
 800b640:	9b06      	ldr	r3, [sp, #24]
 800b642:	2b00      	cmp	r3, #0
 800b644:	dd05      	ble.n	800b652 <_dtoa_r+0x83a>
 800b646:	4631      	mov	r1, r6
 800b648:	461a      	mov	r2, r3
 800b64a:	4620      	mov	r0, r4
 800b64c:	f000 fc32 	bl	800beb4 <__lshift>
 800b650:	4606      	mov	r6, r0
 800b652:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b654:	2b00      	cmp	r3, #0
 800b656:	d072      	beq.n	800b73e <_dtoa_r+0x926>
 800b658:	4631      	mov	r1, r6
 800b65a:	4650      	mov	r0, sl
 800b65c:	f000 fc96 	bl	800bf8c <__mcmp>
 800b660:	2800      	cmp	r0, #0
 800b662:	da6c      	bge.n	800b73e <_dtoa_r+0x926>
 800b664:	2300      	movs	r3, #0
 800b666:	4651      	mov	r1, sl
 800b668:	220a      	movs	r2, #10
 800b66a:	4620      	mov	r0, r4
 800b66c:	f000 fa74 	bl	800bb58 <__multadd>
 800b670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b672:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b676:	4682      	mov	sl, r0
 800b678:	2b00      	cmp	r3, #0
 800b67a:	f000 81b0 	beq.w	800b9de <_dtoa_r+0xbc6>
 800b67e:	2300      	movs	r3, #0
 800b680:	4639      	mov	r1, r7
 800b682:	220a      	movs	r2, #10
 800b684:	4620      	mov	r0, r4
 800b686:	f000 fa67 	bl	800bb58 <__multadd>
 800b68a:	9b01      	ldr	r3, [sp, #4]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	4607      	mov	r7, r0
 800b690:	f300 8096 	bgt.w	800b7c0 <_dtoa_r+0x9a8>
 800b694:	9b07      	ldr	r3, [sp, #28]
 800b696:	2b02      	cmp	r3, #2
 800b698:	dc59      	bgt.n	800b74e <_dtoa_r+0x936>
 800b69a:	e091      	b.n	800b7c0 <_dtoa_r+0x9a8>
 800b69c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b69e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b6a2:	e758      	b.n	800b556 <_dtoa_r+0x73e>
 800b6a4:	9b04      	ldr	r3, [sp, #16]
 800b6a6:	1e5e      	subs	r6, r3, #1
 800b6a8:	9b08      	ldr	r3, [sp, #32]
 800b6aa:	42b3      	cmp	r3, r6
 800b6ac:	bfbf      	itttt	lt
 800b6ae:	9b08      	ldrlt	r3, [sp, #32]
 800b6b0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800b6b2:	9608      	strlt	r6, [sp, #32]
 800b6b4:	1af3      	sublt	r3, r6, r3
 800b6b6:	bfb4      	ite	lt
 800b6b8:	18d2      	addlt	r2, r2, r3
 800b6ba:	1b9e      	subge	r6, r3, r6
 800b6bc:	9b04      	ldr	r3, [sp, #16]
 800b6be:	bfbc      	itt	lt
 800b6c0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800b6c2:	2600      	movlt	r6, #0
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	bfb7      	itett	lt
 800b6c8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800b6cc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800b6d0:	1a9d      	sublt	r5, r3, r2
 800b6d2:	2300      	movlt	r3, #0
 800b6d4:	e741      	b.n	800b55a <_dtoa_r+0x742>
 800b6d6:	9e08      	ldr	r6, [sp, #32]
 800b6d8:	9d05      	ldr	r5, [sp, #20]
 800b6da:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b6dc:	e748      	b.n	800b570 <_dtoa_r+0x758>
 800b6de:	9a08      	ldr	r2, [sp, #32]
 800b6e0:	e770      	b.n	800b5c4 <_dtoa_r+0x7ac>
 800b6e2:	9b07      	ldr	r3, [sp, #28]
 800b6e4:	2b01      	cmp	r3, #1
 800b6e6:	dc19      	bgt.n	800b71c <_dtoa_r+0x904>
 800b6e8:	9b02      	ldr	r3, [sp, #8]
 800b6ea:	b9bb      	cbnz	r3, 800b71c <_dtoa_r+0x904>
 800b6ec:	9b03      	ldr	r3, [sp, #12]
 800b6ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6f2:	b99b      	cbnz	r3, 800b71c <_dtoa_r+0x904>
 800b6f4:	9b03      	ldr	r3, [sp, #12]
 800b6f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b6fa:	0d1b      	lsrs	r3, r3, #20
 800b6fc:	051b      	lsls	r3, r3, #20
 800b6fe:	b183      	cbz	r3, 800b722 <_dtoa_r+0x90a>
 800b700:	9b05      	ldr	r3, [sp, #20]
 800b702:	3301      	adds	r3, #1
 800b704:	9305      	str	r3, [sp, #20]
 800b706:	9b06      	ldr	r3, [sp, #24]
 800b708:	3301      	adds	r3, #1
 800b70a:	9306      	str	r3, [sp, #24]
 800b70c:	f04f 0801 	mov.w	r8, #1
 800b710:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b712:	2b00      	cmp	r3, #0
 800b714:	f47f af6f 	bne.w	800b5f6 <_dtoa_r+0x7de>
 800b718:	2001      	movs	r0, #1
 800b71a:	e774      	b.n	800b606 <_dtoa_r+0x7ee>
 800b71c:	f04f 0800 	mov.w	r8, #0
 800b720:	e7f6      	b.n	800b710 <_dtoa_r+0x8f8>
 800b722:	4698      	mov	r8, r3
 800b724:	e7f4      	b.n	800b710 <_dtoa_r+0x8f8>
 800b726:	d082      	beq.n	800b62e <_dtoa_r+0x816>
 800b728:	9a05      	ldr	r2, [sp, #20]
 800b72a:	331c      	adds	r3, #28
 800b72c:	441a      	add	r2, r3
 800b72e:	9205      	str	r2, [sp, #20]
 800b730:	9a06      	ldr	r2, [sp, #24]
 800b732:	441a      	add	r2, r3
 800b734:	441d      	add	r5, r3
 800b736:	9206      	str	r2, [sp, #24]
 800b738:	e779      	b.n	800b62e <_dtoa_r+0x816>
 800b73a:	4603      	mov	r3, r0
 800b73c:	e7f4      	b.n	800b728 <_dtoa_r+0x910>
 800b73e:	9b04      	ldr	r3, [sp, #16]
 800b740:	2b00      	cmp	r3, #0
 800b742:	dc37      	bgt.n	800b7b4 <_dtoa_r+0x99c>
 800b744:	9b07      	ldr	r3, [sp, #28]
 800b746:	2b02      	cmp	r3, #2
 800b748:	dd34      	ble.n	800b7b4 <_dtoa_r+0x99c>
 800b74a:	9b04      	ldr	r3, [sp, #16]
 800b74c:	9301      	str	r3, [sp, #4]
 800b74e:	9b01      	ldr	r3, [sp, #4]
 800b750:	b963      	cbnz	r3, 800b76c <_dtoa_r+0x954>
 800b752:	4631      	mov	r1, r6
 800b754:	2205      	movs	r2, #5
 800b756:	4620      	mov	r0, r4
 800b758:	f000 f9fe 	bl	800bb58 <__multadd>
 800b75c:	4601      	mov	r1, r0
 800b75e:	4606      	mov	r6, r0
 800b760:	4650      	mov	r0, sl
 800b762:	f000 fc13 	bl	800bf8c <__mcmp>
 800b766:	2800      	cmp	r0, #0
 800b768:	f73f adbb 	bgt.w	800b2e2 <_dtoa_r+0x4ca>
 800b76c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b76e:	9d00      	ldr	r5, [sp, #0]
 800b770:	ea6f 0b03 	mvn.w	fp, r3
 800b774:	f04f 0800 	mov.w	r8, #0
 800b778:	4631      	mov	r1, r6
 800b77a:	4620      	mov	r0, r4
 800b77c:	f000 f9ca 	bl	800bb14 <_Bfree>
 800b780:	2f00      	cmp	r7, #0
 800b782:	f43f aeab 	beq.w	800b4dc <_dtoa_r+0x6c4>
 800b786:	f1b8 0f00 	cmp.w	r8, #0
 800b78a:	d005      	beq.n	800b798 <_dtoa_r+0x980>
 800b78c:	45b8      	cmp	r8, r7
 800b78e:	d003      	beq.n	800b798 <_dtoa_r+0x980>
 800b790:	4641      	mov	r1, r8
 800b792:	4620      	mov	r0, r4
 800b794:	f000 f9be 	bl	800bb14 <_Bfree>
 800b798:	4639      	mov	r1, r7
 800b79a:	4620      	mov	r0, r4
 800b79c:	f000 f9ba 	bl	800bb14 <_Bfree>
 800b7a0:	e69c      	b.n	800b4dc <_dtoa_r+0x6c4>
 800b7a2:	2600      	movs	r6, #0
 800b7a4:	4637      	mov	r7, r6
 800b7a6:	e7e1      	b.n	800b76c <_dtoa_r+0x954>
 800b7a8:	46bb      	mov	fp, r7
 800b7aa:	4637      	mov	r7, r6
 800b7ac:	e599      	b.n	800b2e2 <_dtoa_r+0x4ca>
 800b7ae:	bf00      	nop
 800b7b0:	40240000 	.word	0x40240000
 800b7b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	f000 80c8 	beq.w	800b94c <_dtoa_r+0xb34>
 800b7bc:	9b04      	ldr	r3, [sp, #16]
 800b7be:	9301      	str	r3, [sp, #4]
 800b7c0:	2d00      	cmp	r5, #0
 800b7c2:	dd05      	ble.n	800b7d0 <_dtoa_r+0x9b8>
 800b7c4:	4639      	mov	r1, r7
 800b7c6:	462a      	mov	r2, r5
 800b7c8:	4620      	mov	r0, r4
 800b7ca:	f000 fb73 	bl	800beb4 <__lshift>
 800b7ce:	4607      	mov	r7, r0
 800b7d0:	f1b8 0f00 	cmp.w	r8, #0
 800b7d4:	d05b      	beq.n	800b88e <_dtoa_r+0xa76>
 800b7d6:	6879      	ldr	r1, [r7, #4]
 800b7d8:	4620      	mov	r0, r4
 800b7da:	f000 f95b 	bl	800ba94 <_Balloc>
 800b7de:	4605      	mov	r5, r0
 800b7e0:	b928      	cbnz	r0, 800b7ee <_dtoa_r+0x9d6>
 800b7e2:	4b83      	ldr	r3, [pc, #524]	; (800b9f0 <_dtoa_r+0xbd8>)
 800b7e4:	4602      	mov	r2, r0
 800b7e6:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b7ea:	f7ff bb2e 	b.w	800ae4a <_dtoa_r+0x32>
 800b7ee:	693a      	ldr	r2, [r7, #16]
 800b7f0:	3202      	adds	r2, #2
 800b7f2:	0092      	lsls	r2, r2, #2
 800b7f4:	f107 010c 	add.w	r1, r7, #12
 800b7f8:	300c      	adds	r0, #12
 800b7fa:	f000 ff3d 	bl	800c678 <memcpy>
 800b7fe:	2201      	movs	r2, #1
 800b800:	4629      	mov	r1, r5
 800b802:	4620      	mov	r0, r4
 800b804:	f000 fb56 	bl	800beb4 <__lshift>
 800b808:	9b00      	ldr	r3, [sp, #0]
 800b80a:	3301      	adds	r3, #1
 800b80c:	9304      	str	r3, [sp, #16]
 800b80e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b812:	4413      	add	r3, r2
 800b814:	9308      	str	r3, [sp, #32]
 800b816:	9b02      	ldr	r3, [sp, #8]
 800b818:	f003 0301 	and.w	r3, r3, #1
 800b81c:	46b8      	mov	r8, r7
 800b81e:	9306      	str	r3, [sp, #24]
 800b820:	4607      	mov	r7, r0
 800b822:	9b04      	ldr	r3, [sp, #16]
 800b824:	4631      	mov	r1, r6
 800b826:	3b01      	subs	r3, #1
 800b828:	4650      	mov	r0, sl
 800b82a:	9301      	str	r3, [sp, #4]
 800b82c:	f7ff fa6c 	bl	800ad08 <quorem>
 800b830:	4641      	mov	r1, r8
 800b832:	9002      	str	r0, [sp, #8]
 800b834:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b838:	4650      	mov	r0, sl
 800b83a:	f000 fba7 	bl	800bf8c <__mcmp>
 800b83e:	463a      	mov	r2, r7
 800b840:	9005      	str	r0, [sp, #20]
 800b842:	4631      	mov	r1, r6
 800b844:	4620      	mov	r0, r4
 800b846:	f000 fbbd 	bl	800bfc4 <__mdiff>
 800b84a:	68c2      	ldr	r2, [r0, #12]
 800b84c:	4605      	mov	r5, r0
 800b84e:	bb02      	cbnz	r2, 800b892 <_dtoa_r+0xa7a>
 800b850:	4601      	mov	r1, r0
 800b852:	4650      	mov	r0, sl
 800b854:	f000 fb9a 	bl	800bf8c <__mcmp>
 800b858:	4602      	mov	r2, r0
 800b85a:	4629      	mov	r1, r5
 800b85c:	4620      	mov	r0, r4
 800b85e:	9209      	str	r2, [sp, #36]	; 0x24
 800b860:	f000 f958 	bl	800bb14 <_Bfree>
 800b864:	9b07      	ldr	r3, [sp, #28]
 800b866:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b868:	9d04      	ldr	r5, [sp, #16]
 800b86a:	ea43 0102 	orr.w	r1, r3, r2
 800b86e:	9b06      	ldr	r3, [sp, #24]
 800b870:	4319      	orrs	r1, r3
 800b872:	d110      	bne.n	800b896 <_dtoa_r+0xa7e>
 800b874:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b878:	d029      	beq.n	800b8ce <_dtoa_r+0xab6>
 800b87a:	9b05      	ldr	r3, [sp, #20]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	dd02      	ble.n	800b886 <_dtoa_r+0xa6e>
 800b880:	9b02      	ldr	r3, [sp, #8]
 800b882:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b886:	9b01      	ldr	r3, [sp, #4]
 800b888:	f883 9000 	strb.w	r9, [r3]
 800b88c:	e774      	b.n	800b778 <_dtoa_r+0x960>
 800b88e:	4638      	mov	r0, r7
 800b890:	e7ba      	b.n	800b808 <_dtoa_r+0x9f0>
 800b892:	2201      	movs	r2, #1
 800b894:	e7e1      	b.n	800b85a <_dtoa_r+0xa42>
 800b896:	9b05      	ldr	r3, [sp, #20]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	db04      	blt.n	800b8a6 <_dtoa_r+0xa8e>
 800b89c:	9907      	ldr	r1, [sp, #28]
 800b89e:	430b      	orrs	r3, r1
 800b8a0:	9906      	ldr	r1, [sp, #24]
 800b8a2:	430b      	orrs	r3, r1
 800b8a4:	d120      	bne.n	800b8e8 <_dtoa_r+0xad0>
 800b8a6:	2a00      	cmp	r2, #0
 800b8a8:	dded      	ble.n	800b886 <_dtoa_r+0xa6e>
 800b8aa:	4651      	mov	r1, sl
 800b8ac:	2201      	movs	r2, #1
 800b8ae:	4620      	mov	r0, r4
 800b8b0:	f000 fb00 	bl	800beb4 <__lshift>
 800b8b4:	4631      	mov	r1, r6
 800b8b6:	4682      	mov	sl, r0
 800b8b8:	f000 fb68 	bl	800bf8c <__mcmp>
 800b8bc:	2800      	cmp	r0, #0
 800b8be:	dc03      	bgt.n	800b8c8 <_dtoa_r+0xab0>
 800b8c0:	d1e1      	bne.n	800b886 <_dtoa_r+0xa6e>
 800b8c2:	f019 0f01 	tst.w	r9, #1
 800b8c6:	d0de      	beq.n	800b886 <_dtoa_r+0xa6e>
 800b8c8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b8cc:	d1d8      	bne.n	800b880 <_dtoa_r+0xa68>
 800b8ce:	9a01      	ldr	r2, [sp, #4]
 800b8d0:	2339      	movs	r3, #57	; 0x39
 800b8d2:	7013      	strb	r3, [r2, #0]
 800b8d4:	462b      	mov	r3, r5
 800b8d6:	461d      	mov	r5, r3
 800b8d8:	3b01      	subs	r3, #1
 800b8da:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b8de:	2a39      	cmp	r2, #57	; 0x39
 800b8e0:	d06c      	beq.n	800b9bc <_dtoa_r+0xba4>
 800b8e2:	3201      	adds	r2, #1
 800b8e4:	701a      	strb	r2, [r3, #0]
 800b8e6:	e747      	b.n	800b778 <_dtoa_r+0x960>
 800b8e8:	2a00      	cmp	r2, #0
 800b8ea:	dd07      	ble.n	800b8fc <_dtoa_r+0xae4>
 800b8ec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b8f0:	d0ed      	beq.n	800b8ce <_dtoa_r+0xab6>
 800b8f2:	9a01      	ldr	r2, [sp, #4]
 800b8f4:	f109 0301 	add.w	r3, r9, #1
 800b8f8:	7013      	strb	r3, [r2, #0]
 800b8fa:	e73d      	b.n	800b778 <_dtoa_r+0x960>
 800b8fc:	9b04      	ldr	r3, [sp, #16]
 800b8fe:	9a08      	ldr	r2, [sp, #32]
 800b900:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b904:	4293      	cmp	r3, r2
 800b906:	d043      	beq.n	800b990 <_dtoa_r+0xb78>
 800b908:	4651      	mov	r1, sl
 800b90a:	2300      	movs	r3, #0
 800b90c:	220a      	movs	r2, #10
 800b90e:	4620      	mov	r0, r4
 800b910:	f000 f922 	bl	800bb58 <__multadd>
 800b914:	45b8      	cmp	r8, r7
 800b916:	4682      	mov	sl, r0
 800b918:	f04f 0300 	mov.w	r3, #0
 800b91c:	f04f 020a 	mov.w	r2, #10
 800b920:	4641      	mov	r1, r8
 800b922:	4620      	mov	r0, r4
 800b924:	d107      	bne.n	800b936 <_dtoa_r+0xb1e>
 800b926:	f000 f917 	bl	800bb58 <__multadd>
 800b92a:	4680      	mov	r8, r0
 800b92c:	4607      	mov	r7, r0
 800b92e:	9b04      	ldr	r3, [sp, #16]
 800b930:	3301      	adds	r3, #1
 800b932:	9304      	str	r3, [sp, #16]
 800b934:	e775      	b.n	800b822 <_dtoa_r+0xa0a>
 800b936:	f000 f90f 	bl	800bb58 <__multadd>
 800b93a:	4639      	mov	r1, r7
 800b93c:	4680      	mov	r8, r0
 800b93e:	2300      	movs	r3, #0
 800b940:	220a      	movs	r2, #10
 800b942:	4620      	mov	r0, r4
 800b944:	f000 f908 	bl	800bb58 <__multadd>
 800b948:	4607      	mov	r7, r0
 800b94a:	e7f0      	b.n	800b92e <_dtoa_r+0xb16>
 800b94c:	9b04      	ldr	r3, [sp, #16]
 800b94e:	9301      	str	r3, [sp, #4]
 800b950:	9d00      	ldr	r5, [sp, #0]
 800b952:	4631      	mov	r1, r6
 800b954:	4650      	mov	r0, sl
 800b956:	f7ff f9d7 	bl	800ad08 <quorem>
 800b95a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b95e:	9b00      	ldr	r3, [sp, #0]
 800b960:	f805 9b01 	strb.w	r9, [r5], #1
 800b964:	1aea      	subs	r2, r5, r3
 800b966:	9b01      	ldr	r3, [sp, #4]
 800b968:	4293      	cmp	r3, r2
 800b96a:	dd07      	ble.n	800b97c <_dtoa_r+0xb64>
 800b96c:	4651      	mov	r1, sl
 800b96e:	2300      	movs	r3, #0
 800b970:	220a      	movs	r2, #10
 800b972:	4620      	mov	r0, r4
 800b974:	f000 f8f0 	bl	800bb58 <__multadd>
 800b978:	4682      	mov	sl, r0
 800b97a:	e7ea      	b.n	800b952 <_dtoa_r+0xb3a>
 800b97c:	9b01      	ldr	r3, [sp, #4]
 800b97e:	2b00      	cmp	r3, #0
 800b980:	bfc8      	it	gt
 800b982:	461d      	movgt	r5, r3
 800b984:	9b00      	ldr	r3, [sp, #0]
 800b986:	bfd8      	it	le
 800b988:	2501      	movle	r5, #1
 800b98a:	441d      	add	r5, r3
 800b98c:	f04f 0800 	mov.w	r8, #0
 800b990:	4651      	mov	r1, sl
 800b992:	2201      	movs	r2, #1
 800b994:	4620      	mov	r0, r4
 800b996:	f000 fa8d 	bl	800beb4 <__lshift>
 800b99a:	4631      	mov	r1, r6
 800b99c:	4682      	mov	sl, r0
 800b99e:	f000 faf5 	bl	800bf8c <__mcmp>
 800b9a2:	2800      	cmp	r0, #0
 800b9a4:	dc96      	bgt.n	800b8d4 <_dtoa_r+0xabc>
 800b9a6:	d102      	bne.n	800b9ae <_dtoa_r+0xb96>
 800b9a8:	f019 0f01 	tst.w	r9, #1
 800b9ac:	d192      	bne.n	800b8d4 <_dtoa_r+0xabc>
 800b9ae:	462b      	mov	r3, r5
 800b9b0:	461d      	mov	r5, r3
 800b9b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b9b6:	2a30      	cmp	r2, #48	; 0x30
 800b9b8:	d0fa      	beq.n	800b9b0 <_dtoa_r+0xb98>
 800b9ba:	e6dd      	b.n	800b778 <_dtoa_r+0x960>
 800b9bc:	9a00      	ldr	r2, [sp, #0]
 800b9be:	429a      	cmp	r2, r3
 800b9c0:	d189      	bne.n	800b8d6 <_dtoa_r+0xabe>
 800b9c2:	f10b 0b01 	add.w	fp, fp, #1
 800b9c6:	2331      	movs	r3, #49	; 0x31
 800b9c8:	e796      	b.n	800b8f8 <_dtoa_r+0xae0>
 800b9ca:	4b0a      	ldr	r3, [pc, #40]	; (800b9f4 <_dtoa_r+0xbdc>)
 800b9cc:	f7ff ba99 	b.w	800af02 <_dtoa_r+0xea>
 800b9d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	f47f aa6d 	bne.w	800aeb2 <_dtoa_r+0x9a>
 800b9d8:	4b07      	ldr	r3, [pc, #28]	; (800b9f8 <_dtoa_r+0xbe0>)
 800b9da:	f7ff ba92 	b.w	800af02 <_dtoa_r+0xea>
 800b9de:	9b01      	ldr	r3, [sp, #4]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	dcb5      	bgt.n	800b950 <_dtoa_r+0xb38>
 800b9e4:	9b07      	ldr	r3, [sp, #28]
 800b9e6:	2b02      	cmp	r3, #2
 800b9e8:	f73f aeb1 	bgt.w	800b74e <_dtoa_r+0x936>
 800b9ec:	e7b0      	b.n	800b950 <_dtoa_r+0xb38>
 800b9ee:	bf00      	nop
 800b9f0:	0800f1e4 	.word	0x0800f1e4
 800b9f4:	0800f144 	.word	0x0800f144
 800b9f8:	0800f168 	.word	0x0800f168

0800b9fc <_free_r>:
 800b9fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b9fe:	2900      	cmp	r1, #0
 800ba00:	d044      	beq.n	800ba8c <_free_r+0x90>
 800ba02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba06:	9001      	str	r0, [sp, #4]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	f1a1 0404 	sub.w	r4, r1, #4
 800ba0e:	bfb8      	it	lt
 800ba10:	18e4      	addlt	r4, r4, r3
 800ba12:	f7fe fa83 	bl	8009f1c <__malloc_lock>
 800ba16:	4a1e      	ldr	r2, [pc, #120]	; (800ba90 <_free_r+0x94>)
 800ba18:	9801      	ldr	r0, [sp, #4]
 800ba1a:	6813      	ldr	r3, [r2, #0]
 800ba1c:	b933      	cbnz	r3, 800ba2c <_free_r+0x30>
 800ba1e:	6063      	str	r3, [r4, #4]
 800ba20:	6014      	str	r4, [r2, #0]
 800ba22:	b003      	add	sp, #12
 800ba24:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ba28:	f7fe ba7e 	b.w	8009f28 <__malloc_unlock>
 800ba2c:	42a3      	cmp	r3, r4
 800ba2e:	d908      	bls.n	800ba42 <_free_r+0x46>
 800ba30:	6825      	ldr	r5, [r4, #0]
 800ba32:	1961      	adds	r1, r4, r5
 800ba34:	428b      	cmp	r3, r1
 800ba36:	bf01      	itttt	eq
 800ba38:	6819      	ldreq	r1, [r3, #0]
 800ba3a:	685b      	ldreq	r3, [r3, #4]
 800ba3c:	1949      	addeq	r1, r1, r5
 800ba3e:	6021      	streq	r1, [r4, #0]
 800ba40:	e7ed      	b.n	800ba1e <_free_r+0x22>
 800ba42:	461a      	mov	r2, r3
 800ba44:	685b      	ldr	r3, [r3, #4]
 800ba46:	b10b      	cbz	r3, 800ba4c <_free_r+0x50>
 800ba48:	42a3      	cmp	r3, r4
 800ba4a:	d9fa      	bls.n	800ba42 <_free_r+0x46>
 800ba4c:	6811      	ldr	r1, [r2, #0]
 800ba4e:	1855      	adds	r5, r2, r1
 800ba50:	42a5      	cmp	r5, r4
 800ba52:	d10b      	bne.n	800ba6c <_free_r+0x70>
 800ba54:	6824      	ldr	r4, [r4, #0]
 800ba56:	4421      	add	r1, r4
 800ba58:	1854      	adds	r4, r2, r1
 800ba5a:	42a3      	cmp	r3, r4
 800ba5c:	6011      	str	r1, [r2, #0]
 800ba5e:	d1e0      	bne.n	800ba22 <_free_r+0x26>
 800ba60:	681c      	ldr	r4, [r3, #0]
 800ba62:	685b      	ldr	r3, [r3, #4]
 800ba64:	6053      	str	r3, [r2, #4]
 800ba66:	440c      	add	r4, r1
 800ba68:	6014      	str	r4, [r2, #0]
 800ba6a:	e7da      	b.n	800ba22 <_free_r+0x26>
 800ba6c:	d902      	bls.n	800ba74 <_free_r+0x78>
 800ba6e:	230c      	movs	r3, #12
 800ba70:	6003      	str	r3, [r0, #0]
 800ba72:	e7d6      	b.n	800ba22 <_free_r+0x26>
 800ba74:	6825      	ldr	r5, [r4, #0]
 800ba76:	1961      	adds	r1, r4, r5
 800ba78:	428b      	cmp	r3, r1
 800ba7a:	bf04      	itt	eq
 800ba7c:	6819      	ldreq	r1, [r3, #0]
 800ba7e:	685b      	ldreq	r3, [r3, #4]
 800ba80:	6063      	str	r3, [r4, #4]
 800ba82:	bf04      	itt	eq
 800ba84:	1949      	addeq	r1, r1, r5
 800ba86:	6021      	streq	r1, [r4, #0]
 800ba88:	6054      	str	r4, [r2, #4]
 800ba8a:	e7ca      	b.n	800ba22 <_free_r+0x26>
 800ba8c:	b003      	add	sp, #12
 800ba8e:	bd30      	pop	{r4, r5, pc}
 800ba90:	20001958 	.word	0x20001958

0800ba94 <_Balloc>:
 800ba94:	b570      	push	{r4, r5, r6, lr}
 800ba96:	69c6      	ldr	r6, [r0, #28]
 800ba98:	4604      	mov	r4, r0
 800ba9a:	460d      	mov	r5, r1
 800ba9c:	b976      	cbnz	r6, 800babc <_Balloc+0x28>
 800ba9e:	2010      	movs	r0, #16
 800baa0:	f7fe f994 	bl	8009dcc <malloc>
 800baa4:	4602      	mov	r2, r0
 800baa6:	61e0      	str	r0, [r4, #28]
 800baa8:	b920      	cbnz	r0, 800bab4 <_Balloc+0x20>
 800baaa:	4b18      	ldr	r3, [pc, #96]	; (800bb0c <_Balloc+0x78>)
 800baac:	4818      	ldr	r0, [pc, #96]	; (800bb10 <_Balloc+0x7c>)
 800baae:	216b      	movs	r1, #107	; 0x6b
 800bab0:	f000 fdf0 	bl	800c694 <__assert_func>
 800bab4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bab8:	6006      	str	r6, [r0, #0]
 800baba:	60c6      	str	r6, [r0, #12]
 800babc:	69e6      	ldr	r6, [r4, #28]
 800babe:	68f3      	ldr	r3, [r6, #12]
 800bac0:	b183      	cbz	r3, 800bae4 <_Balloc+0x50>
 800bac2:	69e3      	ldr	r3, [r4, #28]
 800bac4:	68db      	ldr	r3, [r3, #12]
 800bac6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800baca:	b9b8      	cbnz	r0, 800bafc <_Balloc+0x68>
 800bacc:	2101      	movs	r1, #1
 800bace:	fa01 f605 	lsl.w	r6, r1, r5
 800bad2:	1d72      	adds	r2, r6, #5
 800bad4:	0092      	lsls	r2, r2, #2
 800bad6:	4620      	mov	r0, r4
 800bad8:	f7fe f962 	bl	8009da0 <_calloc_r>
 800badc:	b160      	cbz	r0, 800baf8 <_Balloc+0x64>
 800bade:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bae2:	e00e      	b.n	800bb02 <_Balloc+0x6e>
 800bae4:	2221      	movs	r2, #33	; 0x21
 800bae6:	2104      	movs	r1, #4
 800bae8:	4620      	mov	r0, r4
 800baea:	f7fe f959 	bl	8009da0 <_calloc_r>
 800baee:	69e3      	ldr	r3, [r4, #28]
 800baf0:	60f0      	str	r0, [r6, #12]
 800baf2:	68db      	ldr	r3, [r3, #12]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d1e4      	bne.n	800bac2 <_Balloc+0x2e>
 800baf8:	2000      	movs	r0, #0
 800bafa:	bd70      	pop	{r4, r5, r6, pc}
 800bafc:	6802      	ldr	r2, [r0, #0]
 800bafe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bb02:	2300      	movs	r3, #0
 800bb04:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bb08:	e7f7      	b.n	800bafa <_Balloc+0x66>
 800bb0a:	bf00      	nop
 800bb0c:	0800f175 	.word	0x0800f175
 800bb10:	0800f1f5 	.word	0x0800f1f5

0800bb14 <_Bfree>:
 800bb14:	b570      	push	{r4, r5, r6, lr}
 800bb16:	69c6      	ldr	r6, [r0, #28]
 800bb18:	4605      	mov	r5, r0
 800bb1a:	460c      	mov	r4, r1
 800bb1c:	b976      	cbnz	r6, 800bb3c <_Bfree+0x28>
 800bb1e:	2010      	movs	r0, #16
 800bb20:	f7fe f954 	bl	8009dcc <malloc>
 800bb24:	4602      	mov	r2, r0
 800bb26:	61e8      	str	r0, [r5, #28]
 800bb28:	b920      	cbnz	r0, 800bb34 <_Bfree+0x20>
 800bb2a:	4b09      	ldr	r3, [pc, #36]	; (800bb50 <_Bfree+0x3c>)
 800bb2c:	4809      	ldr	r0, [pc, #36]	; (800bb54 <_Bfree+0x40>)
 800bb2e:	218f      	movs	r1, #143	; 0x8f
 800bb30:	f000 fdb0 	bl	800c694 <__assert_func>
 800bb34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bb38:	6006      	str	r6, [r0, #0]
 800bb3a:	60c6      	str	r6, [r0, #12]
 800bb3c:	b13c      	cbz	r4, 800bb4e <_Bfree+0x3a>
 800bb3e:	69eb      	ldr	r3, [r5, #28]
 800bb40:	6862      	ldr	r2, [r4, #4]
 800bb42:	68db      	ldr	r3, [r3, #12]
 800bb44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bb48:	6021      	str	r1, [r4, #0]
 800bb4a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bb4e:	bd70      	pop	{r4, r5, r6, pc}
 800bb50:	0800f175 	.word	0x0800f175
 800bb54:	0800f1f5 	.word	0x0800f1f5

0800bb58 <__multadd>:
 800bb58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb5c:	690d      	ldr	r5, [r1, #16]
 800bb5e:	4607      	mov	r7, r0
 800bb60:	460c      	mov	r4, r1
 800bb62:	461e      	mov	r6, r3
 800bb64:	f101 0c14 	add.w	ip, r1, #20
 800bb68:	2000      	movs	r0, #0
 800bb6a:	f8dc 3000 	ldr.w	r3, [ip]
 800bb6e:	b299      	uxth	r1, r3
 800bb70:	fb02 6101 	mla	r1, r2, r1, r6
 800bb74:	0c1e      	lsrs	r6, r3, #16
 800bb76:	0c0b      	lsrs	r3, r1, #16
 800bb78:	fb02 3306 	mla	r3, r2, r6, r3
 800bb7c:	b289      	uxth	r1, r1
 800bb7e:	3001      	adds	r0, #1
 800bb80:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bb84:	4285      	cmp	r5, r0
 800bb86:	f84c 1b04 	str.w	r1, [ip], #4
 800bb8a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bb8e:	dcec      	bgt.n	800bb6a <__multadd+0x12>
 800bb90:	b30e      	cbz	r6, 800bbd6 <__multadd+0x7e>
 800bb92:	68a3      	ldr	r3, [r4, #8]
 800bb94:	42ab      	cmp	r3, r5
 800bb96:	dc19      	bgt.n	800bbcc <__multadd+0x74>
 800bb98:	6861      	ldr	r1, [r4, #4]
 800bb9a:	4638      	mov	r0, r7
 800bb9c:	3101      	adds	r1, #1
 800bb9e:	f7ff ff79 	bl	800ba94 <_Balloc>
 800bba2:	4680      	mov	r8, r0
 800bba4:	b928      	cbnz	r0, 800bbb2 <__multadd+0x5a>
 800bba6:	4602      	mov	r2, r0
 800bba8:	4b0c      	ldr	r3, [pc, #48]	; (800bbdc <__multadd+0x84>)
 800bbaa:	480d      	ldr	r0, [pc, #52]	; (800bbe0 <__multadd+0x88>)
 800bbac:	21ba      	movs	r1, #186	; 0xba
 800bbae:	f000 fd71 	bl	800c694 <__assert_func>
 800bbb2:	6922      	ldr	r2, [r4, #16]
 800bbb4:	3202      	adds	r2, #2
 800bbb6:	f104 010c 	add.w	r1, r4, #12
 800bbba:	0092      	lsls	r2, r2, #2
 800bbbc:	300c      	adds	r0, #12
 800bbbe:	f000 fd5b 	bl	800c678 <memcpy>
 800bbc2:	4621      	mov	r1, r4
 800bbc4:	4638      	mov	r0, r7
 800bbc6:	f7ff ffa5 	bl	800bb14 <_Bfree>
 800bbca:	4644      	mov	r4, r8
 800bbcc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bbd0:	3501      	adds	r5, #1
 800bbd2:	615e      	str	r6, [r3, #20]
 800bbd4:	6125      	str	r5, [r4, #16]
 800bbd6:	4620      	mov	r0, r4
 800bbd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbdc:	0800f1e4 	.word	0x0800f1e4
 800bbe0:	0800f1f5 	.word	0x0800f1f5

0800bbe4 <__hi0bits>:
 800bbe4:	0c03      	lsrs	r3, r0, #16
 800bbe6:	041b      	lsls	r3, r3, #16
 800bbe8:	b9d3      	cbnz	r3, 800bc20 <__hi0bits+0x3c>
 800bbea:	0400      	lsls	r0, r0, #16
 800bbec:	2310      	movs	r3, #16
 800bbee:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bbf2:	bf04      	itt	eq
 800bbf4:	0200      	lsleq	r0, r0, #8
 800bbf6:	3308      	addeq	r3, #8
 800bbf8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bbfc:	bf04      	itt	eq
 800bbfe:	0100      	lsleq	r0, r0, #4
 800bc00:	3304      	addeq	r3, #4
 800bc02:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bc06:	bf04      	itt	eq
 800bc08:	0080      	lsleq	r0, r0, #2
 800bc0a:	3302      	addeq	r3, #2
 800bc0c:	2800      	cmp	r0, #0
 800bc0e:	db05      	blt.n	800bc1c <__hi0bits+0x38>
 800bc10:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bc14:	f103 0301 	add.w	r3, r3, #1
 800bc18:	bf08      	it	eq
 800bc1a:	2320      	moveq	r3, #32
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	4770      	bx	lr
 800bc20:	2300      	movs	r3, #0
 800bc22:	e7e4      	b.n	800bbee <__hi0bits+0xa>

0800bc24 <__lo0bits>:
 800bc24:	6803      	ldr	r3, [r0, #0]
 800bc26:	f013 0207 	ands.w	r2, r3, #7
 800bc2a:	d00c      	beq.n	800bc46 <__lo0bits+0x22>
 800bc2c:	07d9      	lsls	r1, r3, #31
 800bc2e:	d422      	bmi.n	800bc76 <__lo0bits+0x52>
 800bc30:	079a      	lsls	r2, r3, #30
 800bc32:	bf49      	itett	mi
 800bc34:	085b      	lsrmi	r3, r3, #1
 800bc36:	089b      	lsrpl	r3, r3, #2
 800bc38:	6003      	strmi	r3, [r0, #0]
 800bc3a:	2201      	movmi	r2, #1
 800bc3c:	bf5c      	itt	pl
 800bc3e:	6003      	strpl	r3, [r0, #0]
 800bc40:	2202      	movpl	r2, #2
 800bc42:	4610      	mov	r0, r2
 800bc44:	4770      	bx	lr
 800bc46:	b299      	uxth	r1, r3
 800bc48:	b909      	cbnz	r1, 800bc4e <__lo0bits+0x2a>
 800bc4a:	0c1b      	lsrs	r3, r3, #16
 800bc4c:	2210      	movs	r2, #16
 800bc4e:	b2d9      	uxtb	r1, r3
 800bc50:	b909      	cbnz	r1, 800bc56 <__lo0bits+0x32>
 800bc52:	3208      	adds	r2, #8
 800bc54:	0a1b      	lsrs	r3, r3, #8
 800bc56:	0719      	lsls	r1, r3, #28
 800bc58:	bf04      	itt	eq
 800bc5a:	091b      	lsreq	r3, r3, #4
 800bc5c:	3204      	addeq	r2, #4
 800bc5e:	0799      	lsls	r1, r3, #30
 800bc60:	bf04      	itt	eq
 800bc62:	089b      	lsreq	r3, r3, #2
 800bc64:	3202      	addeq	r2, #2
 800bc66:	07d9      	lsls	r1, r3, #31
 800bc68:	d403      	bmi.n	800bc72 <__lo0bits+0x4e>
 800bc6a:	085b      	lsrs	r3, r3, #1
 800bc6c:	f102 0201 	add.w	r2, r2, #1
 800bc70:	d003      	beq.n	800bc7a <__lo0bits+0x56>
 800bc72:	6003      	str	r3, [r0, #0]
 800bc74:	e7e5      	b.n	800bc42 <__lo0bits+0x1e>
 800bc76:	2200      	movs	r2, #0
 800bc78:	e7e3      	b.n	800bc42 <__lo0bits+0x1e>
 800bc7a:	2220      	movs	r2, #32
 800bc7c:	e7e1      	b.n	800bc42 <__lo0bits+0x1e>
	...

0800bc80 <__i2b>:
 800bc80:	b510      	push	{r4, lr}
 800bc82:	460c      	mov	r4, r1
 800bc84:	2101      	movs	r1, #1
 800bc86:	f7ff ff05 	bl	800ba94 <_Balloc>
 800bc8a:	4602      	mov	r2, r0
 800bc8c:	b928      	cbnz	r0, 800bc9a <__i2b+0x1a>
 800bc8e:	4b05      	ldr	r3, [pc, #20]	; (800bca4 <__i2b+0x24>)
 800bc90:	4805      	ldr	r0, [pc, #20]	; (800bca8 <__i2b+0x28>)
 800bc92:	f240 1145 	movw	r1, #325	; 0x145
 800bc96:	f000 fcfd 	bl	800c694 <__assert_func>
 800bc9a:	2301      	movs	r3, #1
 800bc9c:	6144      	str	r4, [r0, #20]
 800bc9e:	6103      	str	r3, [r0, #16]
 800bca0:	bd10      	pop	{r4, pc}
 800bca2:	bf00      	nop
 800bca4:	0800f1e4 	.word	0x0800f1e4
 800bca8:	0800f1f5 	.word	0x0800f1f5

0800bcac <__multiply>:
 800bcac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcb0:	4691      	mov	r9, r2
 800bcb2:	690a      	ldr	r2, [r1, #16]
 800bcb4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bcb8:	429a      	cmp	r2, r3
 800bcba:	bfb8      	it	lt
 800bcbc:	460b      	movlt	r3, r1
 800bcbe:	460c      	mov	r4, r1
 800bcc0:	bfbc      	itt	lt
 800bcc2:	464c      	movlt	r4, r9
 800bcc4:	4699      	movlt	r9, r3
 800bcc6:	6927      	ldr	r7, [r4, #16]
 800bcc8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bccc:	68a3      	ldr	r3, [r4, #8]
 800bcce:	6861      	ldr	r1, [r4, #4]
 800bcd0:	eb07 060a 	add.w	r6, r7, sl
 800bcd4:	42b3      	cmp	r3, r6
 800bcd6:	b085      	sub	sp, #20
 800bcd8:	bfb8      	it	lt
 800bcda:	3101      	addlt	r1, #1
 800bcdc:	f7ff feda 	bl	800ba94 <_Balloc>
 800bce0:	b930      	cbnz	r0, 800bcf0 <__multiply+0x44>
 800bce2:	4602      	mov	r2, r0
 800bce4:	4b44      	ldr	r3, [pc, #272]	; (800bdf8 <__multiply+0x14c>)
 800bce6:	4845      	ldr	r0, [pc, #276]	; (800bdfc <__multiply+0x150>)
 800bce8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800bcec:	f000 fcd2 	bl	800c694 <__assert_func>
 800bcf0:	f100 0514 	add.w	r5, r0, #20
 800bcf4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bcf8:	462b      	mov	r3, r5
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	4543      	cmp	r3, r8
 800bcfe:	d321      	bcc.n	800bd44 <__multiply+0x98>
 800bd00:	f104 0314 	add.w	r3, r4, #20
 800bd04:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bd08:	f109 0314 	add.w	r3, r9, #20
 800bd0c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800bd10:	9202      	str	r2, [sp, #8]
 800bd12:	1b3a      	subs	r2, r7, r4
 800bd14:	3a15      	subs	r2, #21
 800bd16:	f022 0203 	bic.w	r2, r2, #3
 800bd1a:	3204      	adds	r2, #4
 800bd1c:	f104 0115 	add.w	r1, r4, #21
 800bd20:	428f      	cmp	r7, r1
 800bd22:	bf38      	it	cc
 800bd24:	2204      	movcc	r2, #4
 800bd26:	9201      	str	r2, [sp, #4]
 800bd28:	9a02      	ldr	r2, [sp, #8]
 800bd2a:	9303      	str	r3, [sp, #12]
 800bd2c:	429a      	cmp	r2, r3
 800bd2e:	d80c      	bhi.n	800bd4a <__multiply+0x9e>
 800bd30:	2e00      	cmp	r6, #0
 800bd32:	dd03      	ble.n	800bd3c <__multiply+0x90>
 800bd34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d05b      	beq.n	800bdf4 <__multiply+0x148>
 800bd3c:	6106      	str	r6, [r0, #16]
 800bd3e:	b005      	add	sp, #20
 800bd40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd44:	f843 2b04 	str.w	r2, [r3], #4
 800bd48:	e7d8      	b.n	800bcfc <__multiply+0x50>
 800bd4a:	f8b3 a000 	ldrh.w	sl, [r3]
 800bd4e:	f1ba 0f00 	cmp.w	sl, #0
 800bd52:	d024      	beq.n	800bd9e <__multiply+0xf2>
 800bd54:	f104 0e14 	add.w	lr, r4, #20
 800bd58:	46a9      	mov	r9, r5
 800bd5a:	f04f 0c00 	mov.w	ip, #0
 800bd5e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800bd62:	f8d9 1000 	ldr.w	r1, [r9]
 800bd66:	fa1f fb82 	uxth.w	fp, r2
 800bd6a:	b289      	uxth	r1, r1
 800bd6c:	fb0a 110b 	mla	r1, sl, fp, r1
 800bd70:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800bd74:	f8d9 2000 	ldr.w	r2, [r9]
 800bd78:	4461      	add	r1, ip
 800bd7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bd7e:	fb0a c20b 	mla	r2, sl, fp, ip
 800bd82:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bd86:	b289      	uxth	r1, r1
 800bd88:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bd8c:	4577      	cmp	r7, lr
 800bd8e:	f849 1b04 	str.w	r1, [r9], #4
 800bd92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800bd96:	d8e2      	bhi.n	800bd5e <__multiply+0xb2>
 800bd98:	9a01      	ldr	r2, [sp, #4]
 800bd9a:	f845 c002 	str.w	ip, [r5, r2]
 800bd9e:	9a03      	ldr	r2, [sp, #12]
 800bda0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800bda4:	3304      	adds	r3, #4
 800bda6:	f1b9 0f00 	cmp.w	r9, #0
 800bdaa:	d021      	beq.n	800bdf0 <__multiply+0x144>
 800bdac:	6829      	ldr	r1, [r5, #0]
 800bdae:	f104 0c14 	add.w	ip, r4, #20
 800bdb2:	46ae      	mov	lr, r5
 800bdb4:	f04f 0a00 	mov.w	sl, #0
 800bdb8:	f8bc b000 	ldrh.w	fp, [ip]
 800bdbc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800bdc0:	fb09 220b 	mla	r2, r9, fp, r2
 800bdc4:	4452      	add	r2, sl
 800bdc6:	b289      	uxth	r1, r1
 800bdc8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bdcc:	f84e 1b04 	str.w	r1, [lr], #4
 800bdd0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800bdd4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bdd8:	f8be 1000 	ldrh.w	r1, [lr]
 800bddc:	fb09 110a 	mla	r1, r9, sl, r1
 800bde0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800bde4:	4567      	cmp	r7, ip
 800bde6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bdea:	d8e5      	bhi.n	800bdb8 <__multiply+0x10c>
 800bdec:	9a01      	ldr	r2, [sp, #4]
 800bdee:	50a9      	str	r1, [r5, r2]
 800bdf0:	3504      	adds	r5, #4
 800bdf2:	e799      	b.n	800bd28 <__multiply+0x7c>
 800bdf4:	3e01      	subs	r6, #1
 800bdf6:	e79b      	b.n	800bd30 <__multiply+0x84>
 800bdf8:	0800f1e4 	.word	0x0800f1e4
 800bdfc:	0800f1f5 	.word	0x0800f1f5

0800be00 <__pow5mult>:
 800be00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be04:	4615      	mov	r5, r2
 800be06:	f012 0203 	ands.w	r2, r2, #3
 800be0a:	4606      	mov	r6, r0
 800be0c:	460f      	mov	r7, r1
 800be0e:	d007      	beq.n	800be20 <__pow5mult+0x20>
 800be10:	4c25      	ldr	r4, [pc, #148]	; (800bea8 <__pow5mult+0xa8>)
 800be12:	3a01      	subs	r2, #1
 800be14:	2300      	movs	r3, #0
 800be16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800be1a:	f7ff fe9d 	bl	800bb58 <__multadd>
 800be1e:	4607      	mov	r7, r0
 800be20:	10ad      	asrs	r5, r5, #2
 800be22:	d03d      	beq.n	800bea0 <__pow5mult+0xa0>
 800be24:	69f4      	ldr	r4, [r6, #28]
 800be26:	b97c      	cbnz	r4, 800be48 <__pow5mult+0x48>
 800be28:	2010      	movs	r0, #16
 800be2a:	f7fd ffcf 	bl	8009dcc <malloc>
 800be2e:	4602      	mov	r2, r0
 800be30:	61f0      	str	r0, [r6, #28]
 800be32:	b928      	cbnz	r0, 800be40 <__pow5mult+0x40>
 800be34:	4b1d      	ldr	r3, [pc, #116]	; (800beac <__pow5mult+0xac>)
 800be36:	481e      	ldr	r0, [pc, #120]	; (800beb0 <__pow5mult+0xb0>)
 800be38:	f240 11b3 	movw	r1, #435	; 0x1b3
 800be3c:	f000 fc2a 	bl	800c694 <__assert_func>
 800be40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800be44:	6004      	str	r4, [r0, #0]
 800be46:	60c4      	str	r4, [r0, #12]
 800be48:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800be4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800be50:	b94c      	cbnz	r4, 800be66 <__pow5mult+0x66>
 800be52:	f240 2171 	movw	r1, #625	; 0x271
 800be56:	4630      	mov	r0, r6
 800be58:	f7ff ff12 	bl	800bc80 <__i2b>
 800be5c:	2300      	movs	r3, #0
 800be5e:	f8c8 0008 	str.w	r0, [r8, #8]
 800be62:	4604      	mov	r4, r0
 800be64:	6003      	str	r3, [r0, #0]
 800be66:	f04f 0900 	mov.w	r9, #0
 800be6a:	07eb      	lsls	r3, r5, #31
 800be6c:	d50a      	bpl.n	800be84 <__pow5mult+0x84>
 800be6e:	4639      	mov	r1, r7
 800be70:	4622      	mov	r2, r4
 800be72:	4630      	mov	r0, r6
 800be74:	f7ff ff1a 	bl	800bcac <__multiply>
 800be78:	4639      	mov	r1, r7
 800be7a:	4680      	mov	r8, r0
 800be7c:	4630      	mov	r0, r6
 800be7e:	f7ff fe49 	bl	800bb14 <_Bfree>
 800be82:	4647      	mov	r7, r8
 800be84:	106d      	asrs	r5, r5, #1
 800be86:	d00b      	beq.n	800bea0 <__pow5mult+0xa0>
 800be88:	6820      	ldr	r0, [r4, #0]
 800be8a:	b938      	cbnz	r0, 800be9c <__pow5mult+0x9c>
 800be8c:	4622      	mov	r2, r4
 800be8e:	4621      	mov	r1, r4
 800be90:	4630      	mov	r0, r6
 800be92:	f7ff ff0b 	bl	800bcac <__multiply>
 800be96:	6020      	str	r0, [r4, #0]
 800be98:	f8c0 9000 	str.w	r9, [r0]
 800be9c:	4604      	mov	r4, r0
 800be9e:	e7e4      	b.n	800be6a <__pow5mult+0x6a>
 800bea0:	4638      	mov	r0, r7
 800bea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bea6:	bf00      	nop
 800bea8:	0800f340 	.word	0x0800f340
 800beac:	0800f175 	.word	0x0800f175
 800beb0:	0800f1f5 	.word	0x0800f1f5

0800beb4 <__lshift>:
 800beb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800beb8:	460c      	mov	r4, r1
 800beba:	6849      	ldr	r1, [r1, #4]
 800bebc:	6923      	ldr	r3, [r4, #16]
 800bebe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bec2:	68a3      	ldr	r3, [r4, #8]
 800bec4:	4607      	mov	r7, r0
 800bec6:	4691      	mov	r9, r2
 800bec8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800becc:	f108 0601 	add.w	r6, r8, #1
 800bed0:	42b3      	cmp	r3, r6
 800bed2:	db0b      	blt.n	800beec <__lshift+0x38>
 800bed4:	4638      	mov	r0, r7
 800bed6:	f7ff fddd 	bl	800ba94 <_Balloc>
 800beda:	4605      	mov	r5, r0
 800bedc:	b948      	cbnz	r0, 800bef2 <__lshift+0x3e>
 800bede:	4602      	mov	r2, r0
 800bee0:	4b28      	ldr	r3, [pc, #160]	; (800bf84 <__lshift+0xd0>)
 800bee2:	4829      	ldr	r0, [pc, #164]	; (800bf88 <__lshift+0xd4>)
 800bee4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800bee8:	f000 fbd4 	bl	800c694 <__assert_func>
 800beec:	3101      	adds	r1, #1
 800beee:	005b      	lsls	r3, r3, #1
 800bef0:	e7ee      	b.n	800bed0 <__lshift+0x1c>
 800bef2:	2300      	movs	r3, #0
 800bef4:	f100 0114 	add.w	r1, r0, #20
 800bef8:	f100 0210 	add.w	r2, r0, #16
 800befc:	4618      	mov	r0, r3
 800befe:	4553      	cmp	r3, sl
 800bf00:	db33      	blt.n	800bf6a <__lshift+0xb6>
 800bf02:	6920      	ldr	r0, [r4, #16]
 800bf04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bf08:	f104 0314 	add.w	r3, r4, #20
 800bf0c:	f019 091f 	ands.w	r9, r9, #31
 800bf10:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bf14:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bf18:	d02b      	beq.n	800bf72 <__lshift+0xbe>
 800bf1a:	f1c9 0e20 	rsb	lr, r9, #32
 800bf1e:	468a      	mov	sl, r1
 800bf20:	2200      	movs	r2, #0
 800bf22:	6818      	ldr	r0, [r3, #0]
 800bf24:	fa00 f009 	lsl.w	r0, r0, r9
 800bf28:	4310      	orrs	r0, r2
 800bf2a:	f84a 0b04 	str.w	r0, [sl], #4
 800bf2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf32:	459c      	cmp	ip, r3
 800bf34:	fa22 f20e 	lsr.w	r2, r2, lr
 800bf38:	d8f3      	bhi.n	800bf22 <__lshift+0x6e>
 800bf3a:	ebac 0304 	sub.w	r3, ip, r4
 800bf3e:	3b15      	subs	r3, #21
 800bf40:	f023 0303 	bic.w	r3, r3, #3
 800bf44:	3304      	adds	r3, #4
 800bf46:	f104 0015 	add.w	r0, r4, #21
 800bf4a:	4584      	cmp	ip, r0
 800bf4c:	bf38      	it	cc
 800bf4e:	2304      	movcc	r3, #4
 800bf50:	50ca      	str	r2, [r1, r3]
 800bf52:	b10a      	cbz	r2, 800bf58 <__lshift+0xa4>
 800bf54:	f108 0602 	add.w	r6, r8, #2
 800bf58:	3e01      	subs	r6, #1
 800bf5a:	4638      	mov	r0, r7
 800bf5c:	612e      	str	r6, [r5, #16]
 800bf5e:	4621      	mov	r1, r4
 800bf60:	f7ff fdd8 	bl	800bb14 <_Bfree>
 800bf64:	4628      	mov	r0, r5
 800bf66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf6a:	f842 0f04 	str.w	r0, [r2, #4]!
 800bf6e:	3301      	adds	r3, #1
 800bf70:	e7c5      	b.n	800befe <__lshift+0x4a>
 800bf72:	3904      	subs	r1, #4
 800bf74:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf78:	f841 2f04 	str.w	r2, [r1, #4]!
 800bf7c:	459c      	cmp	ip, r3
 800bf7e:	d8f9      	bhi.n	800bf74 <__lshift+0xc0>
 800bf80:	e7ea      	b.n	800bf58 <__lshift+0xa4>
 800bf82:	bf00      	nop
 800bf84:	0800f1e4 	.word	0x0800f1e4
 800bf88:	0800f1f5 	.word	0x0800f1f5

0800bf8c <__mcmp>:
 800bf8c:	b530      	push	{r4, r5, lr}
 800bf8e:	6902      	ldr	r2, [r0, #16]
 800bf90:	690c      	ldr	r4, [r1, #16]
 800bf92:	1b12      	subs	r2, r2, r4
 800bf94:	d10e      	bne.n	800bfb4 <__mcmp+0x28>
 800bf96:	f100 0314 	add.w	r3, r0, #20
 800bf9a:	3114      	adds	r1, #20
 800bf9c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bfa0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bfa4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bfa8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bfac:	42a5      	cmp	r5, r4
 800bfae:	d003      	beq.n	800bfb8 <__mcmp+0x2c>
 800bfb0:	d305      	bcc.n	800bfbe <__mcmp+0x32>
 800bfb2:	2201      	movs	r2, #1
 800bfb4:	4610      	mov	r0, r2
 800bfb6:	bd30      	pop	{r4, r5, pc}
 800bfb8:	4283      	cmp	r3, r0
 800bfba:	d3f3      	bcc.n	800bfa4 <__mcmp+0x18>
 800bfbc:	e7fa      	b.n	800bfb4 <__mcmp+0x28>
 800bfbe:	f04f 32ff 	mov.w	r2, #4294967295
 800bfc2:	e7f7      	b.n	800bfb4 <__mcmp+0x28>

0800bfc4 <__mdiff>:
 800bfc4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfc8:	460c      	mov	r4, r1
 800bfca:	4606      	mov	r6, r0
 800bfcc:	4611      	mov	r1, r2
 800bfce:	4620      	mov	r0, r4
 800bfd0:	4690      	mov	r8, r2
 800bfd2:	f7ff ffdb 	bl	800bf8c <__mcmp>
 800bfd6:	1e05      	subs	r5, r0, #0
 800bfd8:	d110      	bne.n	800bffc <__mdiff+0x38>
 800bfda:	4629      	mov	r1, r5
 800bfdc:	4630      	mov	r0, r6
 800bfde:	f7ff fd59 	bl	800ba94 <_Balloc>
 800bfe2:	b930      	cbnz	r0, 800bff2 <__mdiff+0x2e>
 800bfe4:	4b3a      	ldr	r3, [pc, #232]	; (800c0d0 <__mdiff+0x10c>)
 800bfe6:	4602      	mov	r2, r0
 800bfe8:	f240 2137 	movw	r1, #567	; 0x237
 800bfec:	4839      	ldr	r0, [pc, #228]	; (800c0d4 <__mdiff+0x110>)
 800bfee:	f000 fb51 	bl	800c694 <__assert_func>
 800bff2:	2301      	movs	r3, #1
 800bff4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bff8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bffc:	bfa4      	itt	ge
 800bffe:	4643      	movge	r3, r8
 800c000:	46a0      	movge	r8, r4
 800c002:	4630      	mov	r0, r6
 800c004:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c008:	bfa6      	itte	ge
 800c00a:	461c      	movge	r4, r3
 800c00c:	2500      	movge	r5, #0
 800c00e:	2501      	movlt	r5, #1
 800c010:	f7ff fd40 	bl	800ba94 <_Balloc>
 800c014:	b920      	cbnz	r0, 800c020 <__mdiff+0x5c>
 800c016:	4b2e      	ldr	r3, [pc, #184]	; (800c0d0 <__mdiff+0x10c>)
 800c018:	4602      	mov	r2, r0
 800c01a:	f240 2145 	movw	r1, #581	; 0x245
 800c01e:	e7e5      	b.n	800bfec <__mdiff+0x28>
 800c020:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c024:	6926      	ldr	r6, [r4, #16]
 800c026:	60c5      	str	r5, [r0, #12]
 800c028:	f104 0914 	add.w	r9, r4, #20
 800c02c:	f108 0514 	add.w	r5, r8, #20
 800c030:	f100 0e14 	add.w	lr, r0, #20
 800c034:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c038:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c03c:	f108 0210 	add.w	r2, r8, #16
 800c040:	46f2      	mov	sl, lr
 800c042:	2100      	movs	r1, #0
 800c044:	f859 3b04 	ldr.w	r3, [r9], #4
 800c048:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c04c:	fa11 f88b 	uxtah	r8, r1, fp
 800c050:	b299      	uxth	r1, r3
 800c052:	0c1b      	lsrs	r3, r3, #16
 800c054:	eba8 0801 	sub.w	r8, r8, r1
 800c058:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c05c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c060:	fa1f f888 	uxth.w	r8, r8
 800c064:	1419      	asrs	r1, r3, #16
 800c066:	454e      	cmp	r6, r9
 800c068:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c06c:	f84a 3b04 	str.w	r3, [sl], #4
 800c070:	d8e8      	bhi.n	800c044 <__mdiff+0x80>
 800c072:	1b33      	subs	r3, r6, r4
 800c074:	3b15      	subs	r3, #21
 800c076:	f023 0303 	bic.w	r3, r3, #3
 800c07a:	3304      	adds	r3, #4
 800c07c:	3415      	adds	r4, #21
 800c07e:	42a6      	cmp	r6, r4
 800c080:	bf38      	it	cc
 800c082:	2304      	movcc	r3, #4
 800c084:	441d      	add	r5, r3
 800c086:	4473      	add	r3, lr
 800c088:	469e      	mov	lr, r3
 800c08a:	462e      	mov	r6, r5
 800c08c:	4566      	cmp	r6, ip
 800c08e:	d30e      	bcc.n	800c0ae <__mdiff+0xea>
 800c090:	f10c 0203 	add.w	r2, ip, #3
 800c094:	1b52      	subs	r2, r2, r5
 800c096:	f022 0203 	bic.w	r2, r2, #3
 800c09a:	3d03      	subs	r5, #3
 800c09c:	45ac      	cmp	ip, r5
 800c09e:	bf38      	it	cc
 800c0a0:	2200      	movcc	r2, #0
 800c0a2:	4413      	add	r3, r2
 800c0a4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c0a8:	b17a      	cbz	r2, 800c0ca <__mdiff+0x106>
 800c0aa:	6107      	str	r7, [r0, #16]
 800c0ac:	e7a4      	b.n	800bff8 <__mdiff+0x34>
 800c0ae:	f856 8b04 	ldr.w	r8, [r6], #4
 800c0b2:	fa11 f288 	uxtah	r2, r1, r8
 800c0b6:	1414      	asrs	r4, r2, #16
 800c0b8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c0bc:	b292      	uxth	r2, r2
 800c0be:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c0c2:	f84e 2b04 	str.w	r2, [lr], #4
 800c0c6:	1421      	asrs	r1, r4, #16
 800c0c8:	e7e0      	b.n	800c08c <__mdiff+0xc8>
 800c0ca:	3f01      	subs	r7, #1
 800c0cc:	e7ea      	b.n	800c0a4 <__mdiff+0xe0>
 800c0ce:	bf00      	nop
 800c0d0:	0800f1e4 	.word	0x0800f1e4
 800c0d4:	0800f1f5 	.word	0x0800f1f5

0800c0d8 <__d2b>:
 800c0d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c0dc:	460f      	mov	r7, r1
 800c0de:	2101      	movs	r1, #1
 800c0e0:	ec59 8b10 	vmov	r8, r9, d0
 800c0e4:	4616      	mov	r6, r2
 800c0e6:	f7ff fcd5 	bl	800ba94 <_Balloc>
 800c0ea:	4604      	mov	r4, r0
 800c0ec:	b930      	cbnz	r0, 800c0fc <__d2b+0x24>
 800c0ee:	4602      	mov	r2, r0
 800c0f0:	4b24      	ldr	r3, [pc, #144]	; (800c184 <__d2b+0xac>)
 800c0f2:	4825      	ldr	r0, [pc, #148]	; (800c188 <__d2b+0xb0>)
 800c0f4:	f240 310f 	movw	r1, #783	; 0x30f
 800c0f8:	f000 facc 	bl	800c694 <__assert_func>
 800c0fc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c100:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c104:	bb2d      	cbnz	r5, 800c152 <__d2b+0x7a>
 800c106:	9301      	str	r3, [sp, #4]
 800c108:	f1b8 0300 	subs.w	r3, r8, #0
 800c10c:	d026      	beq.n	800c15c <__d2b+0x84>
 800c10e:	4668      	mov	r0, sp
 800c110:	9300      	str	r3, [sp, #0]
 800c112:	f7ff fd87 	bl	800bc24 <__lo0bits>
 800c116:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c11a:	b1e8      	cbz	r0, 800c158 <__d2b+0x80>
 800c11c:	f1c0 0320 	rsb	r3, r0, #32
 800c120:	fa02 f303 	lsl.w	r3, r2, r3
 800c124:	430b      	orrs	r3, r1
 800c126:	40c2      	lsrs	r2, r0
 800c128:	6163      	str	r3, [r4, #20]
 800c12a:	9201      	str	r2, [sp, #4]
 800c12c:	9b01      	ldr	r3, [sp, #4]
 800c12e:	61a3      	str	r3, [r4, #24]
 800c130:	2b00      	cmp	r3, #0
 800c132:	bf14      	ite	ne
 800c134:	2202      	movne	r2, #2
 800c136:	2201      	moveq	r2, #1
 800c138:	6122      	str	r2, [r4, #16]
 800c13a:	b1bd      	cbz	r5, 800c16c <__d2b+0x94>
 800c13c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c140:	4405      	add	r5, r0
 800c142:	603d      	str	r5, [r7, #0]
 800c144:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c148:	6030      	str	r0, [r6, #0]
 800c14a:	4620      	mov	r0, r4
 800c14c:	b003      	add	sp, #12
 800c14e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c152:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c156:	e7d6      	b.n	800c106 <__d2b+0x2e>
 800c158:	6161      	str	r1, [r4, #20]
 800c15a:	e7e7      	b.n	800c12c <__d2b+0x54>
 800c15c:	a801      	add	r0, sp, #4
 800c15e:	f7ff fd61 	bl	800bc24 <__lo0bits>
 800c162:	9b01      	ldr	r3, [sp, #4]
 800c164:	6163      	str	r3, [r4, #20]
 800c166:	3020      	adds	r0, #32
 800c168:	2201      	movs	r2, #1
 800c16a:	e7e5      	b.n	800c138 <__d2b+0x60>
 800c16c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c170:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c174:	6038      	str	r0, [r7, #0]
 800c176:	6918      	ldr	r0, [r3, #16]
 800c178:	f7ff fd34 	bl	800bbe4 <__hi0bits>
 800c17c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c180:	e7e2      	b.n	800c148 <__d2b+0x70>
 800c182:	bf00      	nop
 800c184:	0800f1e4 	.word	0x0800f1e4
 800c188:	0800f1f5 	.word	0x0800f1f5

0800c18c <__sfputc_r>:
 800c18c:	6893      	ldr	r3, [r2, #8]
 800c18e:	3b01      	subs	r3, #1
 800c190:	2b00      	cmp	r3, #0
 800c192:	b410      	push	{r4}
 800c194:	6093      	str	r3, [r2, #8]
 800c196:	da08      	bge.n	800c1aa <__sfputc_r+0x1e>
 800c198:	6994      	ldr	r4, [r2, #24]
 800c19a:	42a3      	cmp	r3, r4
 800c19c:	db01      	blt.n	800c1a2 <__sfputc_r+0x16>
 800c19e:	290a      	cmp	r1, #10
 800c1a0:	d103      	bne.n	800c1aa <__sfputc_r+0x1e>
 800c1a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1a6:	f7fe bc8c 	b.w	800aac2 <__swbuf_r>
 800c1aa:	6813      	ldr	r3, [r2, #0]
 800c1ac:	1c58      	adds	r0, r3, #1
 800c1ae:	6010      	str	r0, [r2, #0]
 800c1b0:	7019      	strb	r1, [r3, #0]
 800c1b2:	4608      	mov	r0, r1
 800c1b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1b8:	4770      	bx	lr

0800c1ba <__sfputs_r>:
 800c1ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1bc:	4606      	mov	r6, r0
 800c1be:	460f      	mov	r7, r1
 800c1c0:	4614      	mov	r4, r2
 800c1c2:	18d5      	adds	r5, r2, r3
 800c1c4:	42ac      	cmp	r4, r5
 800c1c6:	d101      	bne.n	800c1cc <__sfputs_r+0x12>
 800c1c8:	2000      	movs	r0, #0
 800c1ca:	e007      	b.n	800c1dc <__sfputs_r+0x22>
 800c1cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1d0:	463a      	mov	r2, r7
 800c1d2:	4630      	mov	r0, r6
 800c1d4:	f7ff ffda 	bl	800c18c <__sfputc_r>
 800c1d8:	1c43      	adds	r3, r0, #1
 800c1da:	d1f3      	bne.n	800c1c4 <__sfputs_r+0xa>
 800c1dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c1e0 <_vfiprintf_r>:
 800c1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1e4:	460d      	mov	r5, r1
 800c1e6:	b09d      	sub	sp, #116	; 0x74
 800c1e8:	4614      	mov	r4, r2
 800c1ea:	4698      	mov	r8, r3
 800c1ec:	4606      	mov	r6, r0
 800c1ee:	b118      	cbz	r0, 800c1f8 <_vfiprintf_r+0x18>
 800c1f0:	6a03      	ldr	r3, [r0, #32]
 800c1f2:	b90b      	cbnz	r3, 800c1f8 <_vfiprintf_r+0x18>
 800c1f4:	f7fe fb7e 	bl	800a8f4 <__sinit>
 800c1f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c1fa:	07d9      	lsls	r1, r3, #31
 800c1fc:	d405      	bmi.n	800c20a <_vfiprintf_r+0x2a>
 800c1fe:	89ab      	ldrh	r3, [r5, #12]
 800c200:	059a      	lsls	r2, r3, #22
 800c202:	d402      	bmi.n	800c20a <_vfiprintf_r+0x2a>
 800c204:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c206:	f7fe fd7d 	bl	800ad04 <__retarget_lock_acquire_recursive>
 800c20a:	89ab      	ldrh	r3, [r5, #12]
 800c20c:	071b      	lsls	r3, r3, #28
 800c20e:	d501      	bpl.n	800c214 <_vfiprintf_r+0x34>
 800c210:	692b      	ldr	r3, [r5, #16]
 800c212:	b99b      	cbnz	r3, 800c23c <_vfiprintf_r+0x5c>
 800c214:	4629      	mov	r1, r5
 800c216:	4630      	mov	r0, r6
 800c218:	f7fe fc90 	bl	800ab3c <__swsetup_r>
 800c21c:	b170      	cbz	r0, 800c23c <_vfiprintf_r+0x5c>
 800c21e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c220:	07dc      	lsls	r4, r3, #31
 800c222:	d504      	bpl.n	800c22e <_vfiprintf_r+0x4e>
 800c224:	f04f 30ff 	mov.w	r0, #4294967295
 800c228:	b01d      	add	sp, #116	; 0x74
 800c22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c22e:	89ab      	ldrh	r3, [r5, #12]
 800c230:	0598      	lsls	r0, r3, #22
 800c232:	d4f7      	bmi.n	800c224 <_vfiprintf_r+0x44>
 800c234:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c236:	f7fe fd66 	bl	800ad06 <__retarget_lock_release_recursive>
 800c23a:	e7f3      	b.n	800c224 <_vfiprintf_r+0x44>
 800c23c:	2300      	movs	r3, #0
 800c23e:	9309      	str	r3, [sp, #36]	; 0x24
 800c240:	2320      	movs	r3, #32
 800c242:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c246:	f8cd 800c 	str.w	r8, [sp, #12]
 800c24a:	2330      	movs	r3, #48	; 0x30
 800c24c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c400 <_vfiprintf_r+0x220>
 800c250:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c254:	f04f 0901 	mov.w	r9, #1
 800c258:	4623      	mov	r3, r4
 800c25a:	469a      	mov	sl, r3
 800c25c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c260:	b10a      	cbz	r2, 800c266 <_vfiprintf_r+0x86>
 800c262:	2a25      	cmp	r2, #37	; 0x25
 800c264:	d1f9      	bne.n	800c25a <_vfiprintf_r+0x7a>
 800c266:	ebba 0b04 	subs.w	fp, sl, r4
 800c26a:	d00b      	beq.n	800c284 <_vfiprintf_r+0xa4>
 800c26c:	465b      	mov	r3, fp
 800c26e:	4622      	mov	r2, r4
 800c270:	4629      	mov	r1, r5
 800c272:	4630      	mov	r0, r6
 800c274:	f7ff ffa1 	bl	800c1ba <__sfputs_r>
 800c278:	3001      	adds	r0, #1
 800c27a:	f000 80a9 	beq.w	800c3d0 <_vfiprintf_r+0x1f0>
 800c27e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c280:	445a      	add	r2, fp
 800c282:	9209      	str	r2, [sp, #36]	; 0x24
 800c284:	f89a 3000 	ldrb.w	r3, [sl]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	f000 80a1 	beq.w	800c3d0 <_vfiprintf_r+0x1f0>
 800c28e:	2300      	movs	r3, #0
 800c290:	f04f 32ff 	mov.w	r2, #4294967295
 800c294:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c298:	f10a 0a01 	add.w	sl, sl, #1
 800c29c:	9304      	str	r3, [sp, #16]
 800c29e:	9307      	str	r3, [sp, #28]
 800c2a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c2a4:	931a      	str	r3, [sp, #104]	; 0x68
 800c2a6:	4654      	mov	r4, sl
 800c2a8:	2205      	movs	r2, #5
 800c2aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2ae:	4854      	ldr	r0, [pc, #336]	; (800c400 <_vfiprintf_r+0x220>)
 800c2b0:	f7f3 ffae 	bl	8000210 <memchr>
 800c2b4:	9a04      	ldr	r2, [sp, #16]
 800c2b6:	b9d8      	cbnz	r0, 800c2f0 <_vfiprintf_r+0x110>
 800c2b8:	06d1      	lsls	r1, r2, #27
 800c2ba:	bf44      	itt	mi
 800c2bc:	2320      	movmi	r3, #32
 800c2be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c2c2:	0713      	lsls	r3, r2, #28
 800c2c4:	bf44      	itt	mi
 800c2c6:	232b      	movmi	r3, #43	; 0x2b
 800c2c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c2cc:	f89a 3000 	ldrb.w	r3, [sl]
 800c2d0:	2b2a      	cmp	r3, #42	; 0x2a
 800c2d2:	d015      	beq.n	800c300 <_vfiprintf_r+0x120>
 800c2d4:	9a07      	ldr	r2, [sp, #28]
 800c2d6:	4654      	mov	r4, sl
 800c2d8:	2000      	movs	r0, #0
 800c2da:	f04f 0c0a 	mov.w	ip, #10
 800c2de:	4621      	mov	r1, r4
 800c2e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c2e4:	3b30      	subs	r3, #48	; 0x30
 800c2e6:	2b09      	cmp	r3, #9
 800c2e8:	d94d      	bls.n	800c386 <_vfiprintf_r+0x1a6>
 800c2ea:	b1b0      	cbz	r0, 800c31a <_vfiprintf_r+0x13a>
 800c2ec:	9207      	str	r2, [sp, #28]
 800c2ee:	e014      	b.n	800c31a <_vfiprintf_r+0x13a>
 800c2f0:	eba0 0308 	sub.w	r3, r0, r8
 800c2f4:	fa09 f303 	lsl.w	r3, r9, r3
 800c2f8:	4313      	orrs	r3, r2
 800c2fa:	9304      	str	r3, [sp, #16]
 800c2fc:	46a2      	mov	sl, r4
 800c2fe:	e7d2      	b.n	800c2a6 <_vfiprintf_r+0xc6>
 800c300:	9b03      	ldr	r3, [sp, #12]
 800c302:	1d19      	adds	r1, r3, #4
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	9103      	str	r1, [sp, #12]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	bfbb      	ittet	lt
 800c30c:	425b      	neglt	r3, r3
 800c30e:	f042 0202 	orrlt.w	r2, r2, #2
 800c312:	9307      	strge	r3, [sp, #28]
 800c314:	9307      	strlt	r3, [sp, #28]
 800c316:	bfb8      	it	lt
 800c318:	9204      	strlt	r2, [sp, #16]
 800c31a:	7823      	ldrb	r3, [r4, #0]
 800c31c:	2b2e      	cmp	r3, #46	; 0x2e
 800c31e:	d10c      	bne.n	800c33a <_vfiprintf_r+0x15a>
 800c320:	7863      	ldrb	r3, [r4, #1]
 800c322:	2b2a      	cmp	r3, #42	; 0x2a
 800c324:	d134      	bne.n	800c390 <_vfiprintf_r+0x1b0>
 800c326:	9b03      	ldr	r3, [sp, #12]
 800c328:	1d1a      	adds	r2, r3, #4
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	9203      	str	r2, [sp, #12]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	bfb8      	it	lt
 800c332:	f04f 33ff 	movlt.w	r3, #4294967295
 800c336:	3402      	adds	r4, #2
 800c338:	9305      	str	r3, [sp, #20]
 800c33a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c410 <_vfiprintf_r+0x230>
 800c33e:	7821      	ldrb	r1, [r4, #0]
 800c340:	2203      	movs	r2, #3
 800c342:	4650      	mov	r0, sl
 800c344:	f7f3 ff64 	bl	8000210 <memchr>
 800c348:	b138      	cbz	r0, 800c35a <_vfiprintf_r+0x17a>
 800c34a:	9b04      	ldr	r3, [sp, #16]
 800c34c:	eba0 000a 	sub.w	r0, r0, sl
 800c350:	2240      	movs	r2, #64	; 0x40
 800c352:	4082      	lsls	r2, r0
 800c354:	4313      	orrs	r3, r2
 800c356:	3401      	adds	r4, #1
 800c358:	9304      	str	r3, [sp, #16]
 800c35a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c35e:	4829      	ldr	r0, [pc, #164]	; (800c404 <_vfiprintf_r+0x224>)
 800c360:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c364:	2206      	movs	r2, #6
 800c366:	f7f3 ff53 	bl	8000210 <memchr>
 800c36a:	2800      	cmp	r0, #0
 800c36c:	d03f      	beq.n	800c3ee <_vfiprintf_r+0x20e>
 800c36e:	4b26      	ldr	r3, [pc, #152]	; (800c408 <_vfiprintf_r+0x228>)
 800c370:	bb1b      	cbnz	r3, 800c3ba <_vfiprintf_r+0x1da>
 800c372:	9b03      	ldr	r3, [sp, #12]
 800c374:	3307      	adds	r3, #7
 800c376:	f023 0307 	bic.w	r3, r3, #7
 800c37a:	3308      	adds	r3, #8
 800c37c:	9303      	str	r3, [sp, #12]
 800c37e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c380:	443b      	add	r3, r7
 800c382:	9309      	str	r3, [sp, #36]	; 0x24
 800c384:	e768      	b.n	800c258 <_vfiprintf_r+0x78>
 800c386:	fb0c 3202 	mla	r2, ip, r2, r3
 800c38a:	460c      	mov	r4, r1
 800c38c:	2001      	movs	r0, #1
 800c38e:	e7a6      	b.n	800c2de <_vfiprintf_r+0xfe>
 800c390:	2300      	movs	r3, #0
 800c392:	3401      	adds	r4, #1
 800c394:	9305      	str	r3, [sp, #20]
 800c396:	4619      	mov	r1, r3
 800c398:	f04f 0c0a 	mov.w	ip, #10
 800c39c:	4620      	mov	r0, r4
 800c39e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c3a2:	3a30      	subs	r2, #48	; 0x30
 800c3a4:	2a09      	cmp	r2, #9
 800c3a6:	d903      	bls.n	800c3b0 <_vfiprintf_r+0x1d0>
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d0c6      	beq.n	800c33a <_vfiprintf_r+0x15a>
 800c3ac:	9105      	str	r1, [sp, #20]
 800c3ae:	e7c4      	b.n	800c33a <_vfiprintf_r+0x15a>
 800c3b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800c3b4:	4604      	mov	r4, r0
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	e7f0      	b.n	800c39c <_vfiprintf_r+0x1bc>
 800c3ba:	ab03      	add	r3, sp, #12
 800c3bc:	9300      	str	r3, [sp, #0]
 800c3be:	462a      	mov	r2, r5
 800c3c0:	4b12      	ldr	r3, [pc, #72]	; (800c40c <_vfiprintf_r+0x22c>)
 800c3c2:	a904      	add	r1, sp, #16
 800c3c4:	4630      	mov	r0, r6
 800c3c6:	f7fd fe55 	bl	800a074 <_printf_float>
 800c3ca:	4607      	mov	r7, r0
 800c3cc:	1c78      	adds	r0, r7, #1
 800c3ce:	d1d6      	bne.n	800c37e <_vfiprintf_r+0x19e>
 800c3d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c3d2:	07d9      	lsls	r1, r3, #31
 800c3d4:	d405      	bmi.n	800c3e2 <_vfiprintf_r+0x202>
 800c3d6:	89ab      	ldrh	r3, [r5, #12]
 800c3d8:	059a      	lsls	r2, r3, #22
 800c3da:	d402      	bmi.n	800c3e2 <_vfiprintf_r+0x202>
 800c3dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c3de:	f7fe fc92 	bl	800ad06 <__retarget_lock_release_recursive>
 800c3e2:	89ab      	ldrh	r3, [r5, #12]
 800c3e4:	065b      	lsls	r3, r3, #25
 800c3e6:	f53f af1d 	bmi.w	800c224 <_vfiprintf_r+0x44>
 800c3ea:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c3ec:	e71c      	b.n	800c228 <_vfiprintf_r+0x48>
 800c3ee:	ab03      	add	r3, sp, #12
 800c3f0:	9300      	str	r3, [sp, #0]
 800c3f2:	462a      	mov	r2, r5
 800c3f4:	4b05      	ldr	r3, [pc, #20]	; (800c40c <_vfiprintf_r+0x22c>)
 800c3f6:	a904      	add	r1, sp, #16
 800c3f8:	4630      	mov	r0, r6
 800c3fa:	f7fe f8df 	bl	800a5bc <_printf_i>
 800c3fe:	e7e4      	b.n	800c3ca <_vfiprintf_r+0x1ea>
 800c400:	0800f34c 	.word	0x0800f34c
 800c404:	0800f356 	.word	0x0800f356
 800c408:	0800a075 	.word	0x0800a075
 800c40c:	0800c1bb 	.word	0x0800c1bb
 800c410:	0800f352 	.word	0x0800f352

0800c414 <__sflush_r>:
 800c414:	898a      	ldrh	r2, [r1, #12]
 800c416:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c41a:	4605      	mov	r5, r0
 800c41c:	0710      	lsls	r0, r2, #28
 800c41e:	460c      	mov	r4, r1
 800c420:	d458      	bmi.n	800c4d4 <__sflush_r+0xc0>
 800c422:	684b      	ldr	r3, [r1, #4]
 800c424:	2b00      	cmp	r3, #0
 800c426:	dc05      	bgt.n	800c434 <__sflush_r+0x20>
 800c428:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	dc02      	bgt.n	800c434 <__sflush_r+0x20>
 800c42e:	2000      	movs	r0, #0
 800c430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c434:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c436:	2e00      	cmp	r6, #0
 800c438:	d0f9      	beq.n	800c42e <__sflush_r+0x1a>
 800c43a:	2300      	movs	r3, #0
 800c43c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c440:	682f      	ldr	r7, [r5, #0]
 800c442:	6a21      	ldr	r1, [r4, #32]
 800c444:	602b      	str	r3, [r5, #0]
 800c446:	d032      	beq.n	800c4ae <__sflush_r+0x9a>
 800c448:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c44a:	89a3      	ldrh	r3, [r4, #12]
 800c44c:	075a      	lsls	r2, r3, #29
 800c44e:	d505      	bpl.n	800c45c <__sflush_r+0x48>
 800c450:	6863      	ldr	r3, [r4, #4]
 800c452:	1ac0      	subs	r0, r0, r3
 800c454:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c456:	b10b      	cbz	r3, 800c45c <__sflush_r+0x48>
 800c458:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c45a:	1ac0      	subs	r0, r0, r3
 800c45c:	2300      	movs	r3, #0
 800c45e:	4602      	mov	r2, r0
 800c460:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c462:	6a21      	ldr	r1, [r4, #32]
 800c464:	4628      	mov	r0, r5
 800c466:	47b0      	blx	r6
 800c468:	1c43      	adds	r3, r0, #1
 800c46a:	89a3      	ldrh	r3, [r4, #12]
 800c46c:	d106      	bne.n	800c47c <__sflush_r+0x68>
 800c46e:	6829      	ldr	r1, [r5, #0]
 800c470:	291d      	cmp	r1, #29
 800c472:	d82b      	bhi.n	800c4cc <__sflush_r+0xb8>
 800c474:	4a29      	ldr	r2, [pc, #164]	; (800c51c <__sflush_r+0x108>)
 800c476:	410a      	asrs	r2, r1
 800c478:	07d6      	lsls	r6, r2, #31
 800c47a:	d427      	bmi.n	800c4cc <__sflush_r+0xb8>
 800c47c:	2200      	movs	r2, #0
 800c47e:	6062      	str	r2, [r4, #4]
 800c480:	04d9      	lsls	r1, r3, #19
 800c482:	6922      	ldr	r2, [r4, #16]
 800c484:	6022      	str	r2, [r4, #0]
 800c486:	d504      	bpl.n	800c492 <__sflush_r+0x7e>
 800c488:	1c42      	adds	r2, r0, #1
 800c48a:	d101      	bne.n	800c490 <__sflush_r+0x7c>
 800c48c:	682b      	ldr	r3, [r5, #0]
 800c48e:	b903      	cbnz	r3, 800c492 <__sflush_r+0x7e>
 800c490:	6560      	str	r0, [r4, #84]	; 0x54
 800c492:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c494:	602f      	str	r7, [r5, #0]
 800c496:	2900      	cmp	r1, #0
 800c498:	d0c9      	beq.n	800c42e <__sflush_r+0x1a>
 800c49a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c49e:	4299      	cmp	r1, r3
 800c4a0:	d002      	beq.n	800c4a8 <__sflush_r+0x94>
 800c4a2:	4628      	mov	r0, r5
 800c4a4:	f7ff faaa 	bl	800b9fc <_free_r>
 800c4a8:	2000      	movs	r0, #0
 800c4aa:	6360      	str	r0, [r4, #52]	; 0x34
 800c4ac:	e7c0      	b.n	800c430 <__sflush_r+0x1c>
 800c4ae:	2301      	movs	r3, #1
 800c4b0:	4628      	mov	r0, r5
 800c4b2:	47b0      	blx	r6
 800c4b4:	1c41      	adds	r1, r0, #1
 800c4b6:	d1c8      	bne.n	800c44a <__sflush_r+0x36>
 800c4b8:	682b      	ldr	r3, [r5, #0]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d0c5      	beq.n	800c44a <__sflush_r+0x36>
 800c4be:	2b1d      	cmp	r3, #29
 800c4c0:	d001      	beq.n	800c4c6 <__sflush_r+0xb2>
 800c4c2:	2b16      	cmp	r3, #22
 800c4c4:	d101      	bne.n	800c4ca <__sflush_r+0xb6>
 800c4c6:	602f      	str	r7, [r5, #0]
 800c4c8:	e7b1      	b.n	800c42e <__sflush_r+0x1a>
 800c4ca:	89a3      	ldrh	r3, [r4, #12]
 800c4cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c4d0:	81a3      	strh	r3, [r4, #12]
 800c4d2:	e7ad      	b.n	800c430 <__sflush_r+0x1c>
 800c4d4:	690f      	ldr	r7, [r1, #16]
 800c4d6:	2f00      	cmp	r7, #0
 800c4d8:	d0a9      	beq.n	800c42e <__sflush_r+0x1a>
 800c4da:	0793      	lsls	r3, r2, #30
 800c4dc:	680e      	ldr	r6, [r1, #0]
 800c4de:	bf08      	it	eq
 800c4e0:	694b      	ldreq	r3, [r1, #20]
 800c4e2:	600f      	str	r7, [r1, #0]
 800c4e4:	bf18      	it	ne
 800c4e6:	2300      	movne	r3, #0
 800c4e8:	eba6 0807 	sub.w	r8, r6, r7
 800c4ec:	608b      	str	r3, [r1, #8]
 800c4ee:	f1b8 0f00 	cmp.w	r8, #0
 800c4f2:	dd9c      	ble.n	800c42e <__sflush_r+0x1a>
 800c4f4:	6a21      	ldr	r1, [r4, #32]
 800c4f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c4f8:	4643      	mov	r3, r8
 800c4fa:	463a      	mov	r2, r7
 800c4fc:	4628      	mov	r0, r5
 800c4fe:	47b0      	blx	r6
 800c500:	2800      	cmp	r0, #0
 800c502:	dc06      	bgt.n	800c512 <__sflush_r+0xfe>
 800c504:	89a3      	ldrh	r3, [r4, #12]
 800c506:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c50a:	81a3      	strh	r3, [r4, #12]
 800c50c:	f04f 30ff 	mov.w	r0, #4294967295
 800c510:	e78e      	b.n	800c430 <__sflush_r+0x1c>
 800c512:	4407      	add	r7, r0
 800c514:	eba8 0800 	sub.w	r8, r8, r0
 800c518:	e7e9      	b.n	800c4ee <__sflush_r+0xda>
 800c51a:	bf00      	nop
 800c51c:	dfbffffe 	.word	0xdfbffffe

0800c520 <_fflush_r>:
 800c520:	b538      	push	{r3, r4, r5, lr}
 800c522:	690b      	ldr	r3, [r1, #16]
 800c524:	4605      	mov	r5, r0
 800c526:	460c      	mov	r4, r1
 800c528:	b913      	cbnz	r3, 800c530 <_fflush_r+0x10>
 800c52a:	2500      	movs	r5, #0
 800c52c:	4628      	mov	r0, r5
 800c52e:	bd38      	pop	{r3, r4, r5, pc}
 800c530:	b118      	cbz	r0, 800c53a <_fflush_r+0x1a>
 800c532:	6a03      	ldr	r3, [r0, #32]
 800c534:	b90b      	cbnz	r3, 800c53a <_fflush_r+0x1a>
 800c536:	f7fe f9dd 	bl	800a8f4 <__sinit>
 800c53a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d0f3      	beq.n	800c52a <_fflush_r+0xa>
 800c542:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c544:	07d0      	lsls	r0, r2, #31
 800c546:	d404      	bmi.n	800c552 <_fflush_r+0x32>
 800c548:	0599      	lsls	r1, r3, #22
 800c54a:	d402      	bmi.n	800c552 <_fflush_r+0x32>
 800c54c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c54e:	f7fe fbd9 	bl	800ad04 <__retarget_lock_acquire_recursive>
 800c552:	4628      	mov	r0, r5
 800c554:	4621      	mov	r1, r4
 800c556:	f7ff ff5d 	bl	800c414 <__sflush_r>
 800c55a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c55c:	07da      	lsls	r2, r3, #31
 800c55e:	4605      	mov	r5, r0
 800c560:	d4e4      	bmi.n	800c52c <_fflush_r+0xc>
 800c562:	89a3      	ldrh	r3, [r4, #12]
 800c564:	059b      	lsls	r3, r3, #22
 800c566:	d4e1      	bmi.n	800c52c <_fflush_r+0xc>
 800c568:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c56a:	f7fe fbcc 	bl	800ad06 <__retarget_lock_release_recursive>
 800c56e:	e7dd      	b.n	800c52c <_fflush_r+0xc>

0800c570 <__swhatbuf_r>:
 800c570:	b570      	push	{r4, r5, r6, lr}
 800c572:	460c      	mov	r4, r1
 800c574:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c578:	2900      	cmp	r1, #0
 800c57a:	b096      	sub	sp, #88	; 0x58
 800c57c:	4615      	mov	r5, r2
 800c57e:	461e      	mov	r6, r3
 800c580:	da0d      	bge.n	800c59e <__swhatbuf_r+0x2e>
 800c582:	89a3      	ldrh	r3, [r4, #12]
 800c584:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c588:	f04f 0100 	mov.w	r1, #0
 800c58c:	bf0c      	ite	eq
 800c58e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c592:	2340      	movne	r3, #64	; 0x40
 800c594:	2000      	movs	r0, #0
 800c596:	6031      	str	r1, [r6, #0]
 800c598:	602b      	str	r3, [r5, #0]
 800c59a:	b016      	add	sp, #88	; 0x58
 800c59c:	bd70      	pop	{r4, r5, r6, pc}
 800c59e:	466a      	mov	r2, sp
 800c5a0:	f000 f848 	bl	800c634 <_fstat_r>
 800c5a4:	2800      	cmp	r0, #0
 800c5a6:	dbec      	blt.n	800c582 <__swhatbuf_r+0x12>
 800c5a8:	9901      	ldr	r1, [sp, #4]
 800c5aa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c5ae:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c5b2:	4259      	negs	r1, r3
 800c5b4:	4159      	adcs	r1, r3
 800c5b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c5ba:	e7eb      	b.n	800c594 <__swhatbuf_r+0x24>

0800c5bc <__smakebuf_r>:
 800c5bc:	898b      	ldrh	r3, [r1, #12]
 800c5be:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c5c0:	079d      	lsls	r5, r3, #30
 800c5c2:	4606      	mov	r6, r0
 800c5c4:	460c      	mov	r4, r1
 800c5c6:	d507      	bpl.n	800c5d8 <__smakebuf_r+0x1c>
 800c5c8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c5cc:	6023      	str	r3, [r4, #0]
 800c5ce:	6123      	str	r3, [r4, #16]
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	6163      	str	r3, [r4, #20]
 800c5d4:	b002      	add	sp, #8
 800c5d6:	bd70      	pop	{r4, r5, r6, pc}
 800c5d8:	ab01      	add	r3, sp, #4
 800c5da:	466a      	mov	r2, sp
 800c5dc:	f7ff ffc8 	bl	800c570 <__swhatbuf_r>
 800c5e0:	9900      	ldr	r1, [sp, #0]
 800c5e2:	4605      	mov	r5, r0
 800c5e4:	4630      	mov	r0, r6
 800c5e6:	f7fd fc19 	bl	8009e1c <_malloc_r>
 800c5ea:	b948      	cbnz	r0, 800c600 <__smakebuf_r+0x44>
 800c5ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5f0:	059a      	lsls	r2, r3, #22
 800c5f2:	d4ef      	bmi.n	800c5d4 <__smakebuf_r+0x18>
 800c5f4:	f023 0303 	bic.w	r3, r3, #3
 800c5f8:	f043 0302 	orr.w	r3, r3, #2
 800c5fc:	81a3      	strh	r3, [r4, #12]
 800c5fe:	e7e3      	b.n	800c5c8 <__smakebuf_r+0xc>
 800c600:	89a3      	ldrh	r3, [r4, #12]
 800c602:	6020      	str	r0, [r4, #0]
 800c604:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c608:	81a3      	strh	r3, [r4, #12]
 800c60a:	9b00      	ldr	r3, [sp, #0]
 800c60c:	6163      	str	r3, [r4, #20]
 800c60e:	9b01      	ldr	r3, [sp, #4]
 800c610:	6120      	str	r0, [r4, #16]
 800c612:	b15b      	cbz	r3, 800c62c <__smakebuf_r+0x70>
 800c614:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c618:	4630      	mov	r0, r6
 800c61a:	f000 f81d 	bl	800c658 <_isatty_r>
 800c61e:	b128      	cbz	r0, 800c62c <__smakebuf_r+0x70>
 800c620:	89a3      	ldrh	r3, [r4, #12]
 800c622:	f023 0303 	bic.w	r3, r3, #3
 800c626:	f043 0301 	orr.w	r3, r3, #1
 800c62a:	81a3      	strh	r3, [r4, #12]
 800c62c:	89a3      	ldrh	r3, [r4, #12]
 800c62e:	431d      	orrs	r5, r3
 800c630:	81a5      	strh	r5, [r4, #12]
 800c632:	e7cf      	b.n	800c5d4 <__smakebuf_r+0x18>

0800c634 <_fstat_r>:
 800c634:	b538      	push	{r3, r4, r5, lr}
 800c636:	4d07      	ldr	r5, [pc, #28]	; (800c654 <_fstat_r+0x20>)
 800c638:	2300      	movs	r3, #0
 800c63a:	4604      	mov	r4, r0
 800c63c:	4608      	mov	r0, r1
 800c63e:	4611      	mov	r1, r2
 800c640:	602b      	str	r3, [r5, #0]
 800c642:	f7f5 f9b8 	bl	80019b6 <_fstat>
 800c646:	1c43      	adds	r3, r0, #1
 800c648:	d102      	bne.n	800c650 <_fstat_r+0x1c>
 800c64a:	682b      	ldr	r3, [r5, #0]
 800c64c:	b103      	cbz	r3, 800c650 <_fstat_r+0x1c>
 800c64e:	6023      	str	r3, [r4, #0]
 800c650:	bd38      	pop	{r3, r4, r5, pc}
 800c652:	bf00      	nop
 800c654:	20001a9c 	.word	0x20001a9c

0800c658 <_isatty_r>:
 800c658:	b538      	push	{r3, r4, r5, lr}
 800c65a:	4d06      	ldr	r5, [pc, #24]	; (800c674 <_isatty_r+0x1c>)
 800c65c:	2300      	movs	r3, #0
 800c65e:	4604      	mov	r4, r0
 800c660:	4608      	mov	r0, r1
 800c662:	602b      	str	r3, [r5, #0]
 800c664:	f7f5 f9b7 	bl	80019d6 <_isatty>
 800c668:	1c43      	adds	r3, r0, #1
 800c66a:	d102      	bne.n	800c672 <_isatty_r+0x1a>
 800c66c:	682b      	ldr	r3, [r5, #0]
 800c66e:	b103      	cbz	r3, 800c672 <_isatty_r+0x1a>
 800c670:	6023      	str	r3, [r4, #0]
 800c672:	bd38      	pop	{r3, r4, r5, pc}
 800c674:	20001a9c 	.word	0x20001a9c

0800c678 <memcpy>:
 800c678:	440a      	add	r2, r1
 800c67a:	4291      	cmp	r1, r2
 800c67c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c680:	d100      	bne.n	800c684 <memcpy+0xc>
 800c682:	4770      	bx	lr
 800c684:	b510      	push	{r4, lr}
 800c686:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c68a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c68e:	4291      	cmp	r1, r2
 800c690:	d1f9      	bne.n	800c686 <memcpy+0xe>
 800c692:	bd10      	pop	{r4, pc}

0800c694 <__assert_func>:
 800c694:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c696:	4614      	mov	r4, r2
 800c698:	461a      	mov	r2, r3
 800c69a:	4b09      	ldr	r3, [pc, #36]	; (800c6c0 <__assert_func+0x2c>)
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	4605      	mov	r5, r0
 800c6a0:	68d8      	ldr	r0, [r3, #12]
 800c6a2:	b14c      	cbz	r4, 800c6b8 <__assert_func+0x24>
 800c6a4:	4b07      	ldr	r3, [pc, #28]	; (800c6c4 <__assert_func+0x30>)
 800c6a6:	9100      	str	r1, [sp, #0]
 800c6a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c6ac:	4906      	ldr	r1, [pc, #24]	; (800c6c8 <__assert_func+0x34>)
 800c6ae:	462b      	mov	r3, r5
 800c6b0:	f000 f82e 	bl	800c710 <fiprintf>
 800c6b4:	f000 f83e 	bl	800c734 <abort>
 800c6b8:	4b04      	ldr	r3, [pc, #16]	; (800c6cc <__assert_func+0x38>)
 800c6ba:	461c      	mov	r4, r3
 800c6bc:	e7f3      	b.n	800c6a6 <__assert_func+0x12>
 800c6be:	bf00      	nop
 800c6c0:	20000064 	.word	0x20000064
 800c6c4:	0800f367 	.word	0x0800f367
 800c6c8:	0800f374 	.word	0x0800f374
 800c6cc:	0800f3a2 	.word	0x0800f3a2

0800c6d0 <__ascii_mbtowc>:
 800c6d0:	b082      	sub	sp, #8
 800c6d2:	b901      	cbnz	r1, 800c6d6 <__ascii_mbtowc+0x6>
 800c6d4:	a901      	add	r1, sp, #4
 800c6d6:	b142      	cbz	r2, 800c6ea <__ascii_mbtowc+0x1a>
 800c6d8:	b14b      	cbz	r3, 800c6ee <__ascii_mbtowc+0x1e>
 800c6da:	7813      	ldrb	r3, [r2, #0]
 800c6dc:	600b      	str	r3, [r1, #0]
 800c6de:	7812      	ldrb	r2, [r2, #0]
 800c6e0:	1e10      	subs	r0, r2, #0
 800c6e2:	bf18      	it	ne
 800c6e4:	2001      	movne	r0, #1
 800c6e6:	b002      	add	sp, #8
 800c6e8:	4770      	bx	lr
 800c6ea:	4610      	mov	r0, r2
 800c6ec:	e7fb      	b.n	800c6e6 <__ascii_mbtowc+0x16>
 800c6ee:	f06f 0001 	mvn.w	r0, #1
 800c6f2:	e7f8      	b.n	800c6e6 <__ascii_mbtowc+0x16>

0800c6f4 <__ascii_wctomb>:
 800c6f4:	b149      	cbz	r1, 800c70a <__ascii_wctomb+0x16>
 800c6f6:	2aff      	cmp	r2, #255	; 0xff
 800c6f8:	bf85      	ittet	hi
 800c6fa:	238a      	movhi	r3, #138	; 0x8a
 800c6fc:	6003      	strhi	r3, [r0, #0]
 800c6fe:	700a      	strbls	r2, [r1, #0]
 800c700:	f04f 30ff 	movhi.w	r0, #4294967295
 800c704:	bf98      	it	ls
 800c706:	2001      	movls	r0, #1
 800c708:	4770      	bx	lr
 800c70a:	4608      	mov	r0, r1
 800c70c:	4770      	bx	lr
	...

0800c710 <fiprintf>:
 800c710:	b40e      	push	{r1, r2, r3}
 800c712:	b503      	push	{r0, r1, lr}
 800c714:	4601      	mov	r1, r0
 800c716:	ab03      	add	r3, sp, #12
 800c718:	4805      	ldr	r0, [pc, #20]	; (800c730 <fiprintf+0x20>)
 800c71a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c71e:	6800      	ldr	r0, [r0, #0]
 800c720:	9301      	str	r3, [sp, #4]
 800c722:	f7ff fd5d 	bl	800c1e0 <_vfiprintf_r>
 800c726:	b002      	add	sp, #8
 800c728:	f85d eb04 	ldr.w	lr, [sp], #4
 800c72c:	b003      	add	sp, #12
 800c72e:	4770      	bx	lr
 800c730:	20000064 	.word	0x20000064

0800c734 <abort>:
 800c734:	b508      	push	{r3, lr}
 800c736:	2006      	movs	r0, #6
 800c738:	f000 f82c 	bl	800c794 <raise>
 800c73c:	2001      	movs	r0, #1
 800c73e:	f7f5 f907 	bl	8001950 <_exit>

0800c742 <_raise_r>:
 800c742:	291f      	cmp	r1, #31
 800c744:	b538      	push	{r3, r4, r5, lr}
 800c746:	4604      	mov	r4, r0
 800c748:	460d      	mov	r5, r1
 800c74a:	d904      	bls.n	800c756 <_raise_r+0x14>
 800c74c:	2316      	movs	r3, #22
 800c74e:	6003      	str	r3, [r0, #0]
 800c750:	f04f 30ff 	mov.w	r0, #4294967295
 800c754:	bd38      	pop	{r3, r4, r5, pc}
 800c756:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c758:	b112      	cbz	r2, 800c760 <_raise_r+0x1e>
 800c75a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c75e:	b94b      	cbnz	r3, 800c774 <_raise_r+0x32>
 800c760:	4620      	mov	r0, r4
 800c762:	f000 f831 	bl	800c7c8 <_getpid_r>
 800c766:	462a      	mov	r2, r5
 800c768:	4601      	mov	r1, r0
 800c76a:	4620      	mov	r0, r4
 800c76c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c770:	f000 b818 	b.w	800c7a4 <_kill_r>
 800c774:	2b01      	cmp	r3, #1
 800c776:	d00a      	beq.n	800c78e <_raise_r+0x4c>
 800c778:	1c59      	adds	r1, r3, #1
 800c77a:	d103      	bne.n	800c784 <_raise_r+0x42>
 800c77c:	2316      	movs	r3, #22
 800c77e:	6003      	str	r3, [r0, #0]
 800c780:	2001      	movs	r0, #1
 800c782:	e7e7      	b.n	800c754 <_raise_r+0x12>
 800c784:	2400      	movs	r4, #0
 800c786:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c78a:	4628      	mov	r0, r5
 800c78c:	4798      	blx	r3
 800c78e:	2000      	movs	r0, #0
 800c790:	e7e0      	b.n	800c754 <_raise_r+0x12>
	...

0800c794 <raise>:
 800c794:	4b02      	ldr	r3, [pc, #8]	; (800c7a0 <raise+0xc>)
 800c796:	4601      	mov	r1, r0
 800c798:	6818      	ldr	r0, [r3, #0]
 800c79a:	f7ff bfd2 	b.w	800c742 <_raise_r>
 800c79e:	bf00      	nop
 800c7a0:	20000064 	.word	0x20000064

0800c7a4 <_kill_r>:
 800c7a4:	b538      	push	{r3, r4, r5, lr}
 800c7a6:	4d07      	ldr	r5, [pc, #28]	; (800c7c4 <_kill_r+0x20>)
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	4604      	mov	r4, r0
 800c7ac:	4608      	mov	r0, r1
 800c7ae:	4611      	mov	r1, r2
 800c7b0:	602b      	str	r3, [r5, #0]
 800c7b2:	f7f5 f8bd 	bl	8001930 <_kill>
 800c7b6:	1c43      	adds	r3, r0, #1
 800c7b8:	d102      	bne.n	800c7c0 <_kill_r+0x1c>
 800c7ba:	682b      	ldr	r3, [r5, #0]
 800c7bc:	b103      	cbz	r3, 800c7c0 <_kill_r+0x1c>
 800c7be:	6023      	str	r3, [r4, #0]
 800c7c0:	bd38      	pop	{r3, r4, r5, pc}
 800c7c2:	bf00      	nop
 800c7c4:	20001a9c 	.word	0x20001a9c

0800c7c8 <_getpid_r>:
 800c7c8:	f7f5 b8aa 	b.w	8001920 <_getpid>

0800c7cc <atan2>:
 800c7cc:	f000 bd94 	b.w	800d2f8 <__ieee754_atan2>

0800c7d0 <fmod>:
 800c7d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7d2:	ed2d 8b02 	vpush	{d8}
 800c7d6:	ec57 6b10 	vmov	r6, r7, d0
 800c7da:	ec55 4b11 	vmov	r4, r5, d1
 800c7de:	f000 fe51 	bl	800d484 <__ieee754_fmod>
 800c7e2:	4622      	mov	r2, r4
 800c7e4:	462b      	mov	r3, r5
 800c7e6:	4630      	mov	r0, r6
 800c7e8:	4639      	mov	r1, r7
 800c7ea:	eeb0 8a40 	vmov.f32	s16, s0
 800c7ee:	eef0 8a60 	vmov.f32	s17, s1
 800c7f2:	f7f4 f9bb 	bl	8000b6c <__aeabi_dcmpun>
 800c7f6:	b990      	cbnz	r0, 800c81e <fmod+0x4e>
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	4620      	mov	r0, r4
 800c7fe:	4629      	mov	r1, r5
 800c800:	f7f4 f982 	bl	8000b08 <__aeabi_dcmpeq>
 800c804:	b158      	cbz	r0, 800c81e <fmod+0x4e>
 800c806:	f7fe fa53 	bl	800acb0 <__errno>
 800c80a:	2321      	movs	r3, #33	; 0x21
 800c80c:	6003      	str	r3, [r0, #0]
 800c80e:	2200      	movs	r2, #0
 800c810:	2300      	movs	r3, #0
 800c812:	4610      	mov	r0, r2
 800c814:	4619      	mov	r1, r3
 800c816:	f7f4 f839 	bl	800088c <__aeabi_ddiv>
 800c81a:	ec41 0b18 	vmov	d8, r0, r1
 800c81e:	eeb0 0a48 	vmov.f32	s0, s16
 800c822:	eef0 0a68 	vmov.f32	s1, s17
 800c826:	ecbd 8b02 	vpop	{d8}
 800c82a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c82c <pow>:
 800c82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c82e:	ed2d 8b02 	vpush	{d8}
 800c832:	eeb0 8a40 	vmov.f32	s16, s0
 800c836:	eef0 8a60 	vmov.f32	s17, s1
 800c83a:	ec55 4b11 	vmov	r4, r5, d1
 800c83e:	f000 ff2f 	bl	800d6a0 <__ieee754_pow>
 800c842:	4622      	mov	r2, r4
 800c844:	462b      	mov	r3, r5
 800c846:	4620      	mov	r0, r4
 800c848:	4629      	mov	r1, r5
 800c84a:	ec57 6b10 	vmov	r6, r7, d0
 800c84e:	f7f4 f98d 	bl	8000b6c <__aeabi_dcmpun>
 800c852:	2800      	cmp	r0, #0
 800c854:	d13b      	bne.n	800c8ce <pow+0xa2>
 800c856:	ec51 0b18 	vmov	r0, r1, d8
 800c85a:	2200      	movs	r2, #0
 800c85c:	2300      	movs	r3, #0
 800c85e:	f7f4 f953 	bl	8000b08 <__aeabi_dcmpeq>
 800c862:	b1b8      	cbz	r0, 800c894 <pow+0x68>
 800c864:	2200      	movs	r2, #0
 800c866:	2300      	movs	r3, #0
 800c868:	4620      	mov	r0, r4
 800c86a:	4629      	mov	r1, r5
 800c86c:	f7f4 f94c 	bl	8000b08 <__aeabi_dcmpeq>
 800c870:	2800      	cmp	r0, #0
 800c872:	d146      	bne.n	800c902 <pow+0xd6>
 800c874:	ec45 4b10 	vmov	d0, r4, r5
 800c878:	f000 face 	bl	800ce18 <finite>
 800c87c:	b338      	cbz	r0, 800c8ce <pow+0xa2>
 800c87e:	2200      	movs	r2, #0
 800c880:	2300      	movs	r3, #0
 800c882:	4620      	mov	r0, r4
 800c884:	4629      	mov	r1, r5
 800c886:	f7f4 f949 	bl	8000b1c <__aeabi_dcmplt>
 800c88a:	b300      	cbz	r0, 800c8ce <pow+0xa2>
 800c88c:	f7fe fa10 	bl	800acb0 <__errno>
 800c890:	2322      	movs	r3, #34	; 0x22
 800c892:	e01b      	b.n	800c8cc <pow+0xa0>
 800c894:	ec47 6b10 	vmov	d0, r6, r7
 800c898:	f000 fabe 	bl	800ce18 <finite>
 800c89c:	b9e0      	cbnz	r0, 800c8d8 <pow+0xac>
 800c89e:	eeb0 0a48 	vmov.f32	s0, s16
 800c8a2:	eef0 0a68 	vmov.f32	s1, s17
 800c8a6:	f000 fab7 	bl	800ce18 <finite>
 800c8aa:	b1a8      	cbz	r0, 800c8d8 <pow+0xac>
 800c8ac:	ec45 4b10 	vmov	d0, r4, r5
 800c8b0:	f000 fab2 	bl	800ce18 <finite>
 800c8b4:	b180      	cbz	r0, 800c8d8 <pow+0xac>
 800c8b6:	4632      	mov	r2, r6
 800c8b8:	463b      	mov	r3, r7
 800c8ba:	4630      	mov	r0, r6
 800c8bc:	4639      	mov	r1, r7
 800c8be:	f7f4 f955 	bl	8000b6c <__aeabi_dcmpun>
 800c8c2:	2800      	cmp	r0, #0
 800c8c4:	d0e2      	beq.n	800c88c <pow+0x60>
 800c8c6:	f7fe f9f3 	bl	800acb0 <__errno>
 800c8ca:	2321      	movs	r3, #33	; 0x21
 800c8cc:	6003      	str	r3, [r0, #0]
 800c8ce:	ecbd 8b02 	vpop	{d8}
 800c8d2:	ec47 6b10 	vmov	d0, r6, r7
 800c8d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c8d8:	2200      	movs	r2, #0
 800c8da:	2300      	movs	r3, #0
 800c8dc:	4630      	mov	r0, r6
 800c8de:	4639      	mov	r1, r7
 800c8e0:	f7f4 f912 	bl	8000b08 <__aeabi_dcmpeq>
 800c8e4:	2800      	cmp	r0, #0
 800c8e6:	d0f2      	beq.n	800c8ce <pow+0xa2>
 800c8e8:	eeb0 0a48 	vmov.f32	s0, s16
 800c8ec:	eef0 0a68 	vmov.f32	s1, s17
 800c8f0:	f000 fa92 	bl	800ce18 <finite>
 800c8f4:	2800      	cmp	r0, #0
 800c8f6:	d0ea      	beq.n	800c8ce <pow+0xa2>
 800c8f8:	ec45 4b10 	vmov	d0, r4, r5
 800c8fc:	f000 fa8c 	bl	800ce18 <finite>
 800c900:	e7c3      	b.n	800c88a <pow+0x5e>
 800c902:	4f01      	ldr	r7, [pc, #4]	; (800c908 <pow+0xdc>)
 800c904:	2600      	movs	r6, #0
 800c906:	e7e2      	b.n	800c8ce <pow+0xa2>
 800c908:	3ff00000 	.word	0x3ff00000

0800c90c <sqrt>:
 800c90c:	b538      	push	{r3, r4, r5, lr}
 800c90e:	ed2d 8b02 	vpush	{d8}
 800c912:	ec55 4b10 	vmov	r4, r5, d0
 800c916:	f000 fa8b 	bl	800ce30 <__ieee754_sqrt>
 800c91a:	4622      	mov	r2, r4
 800c91c:	462b      	mov	r3, r5
 800c91e:	4620      	mov	r0, r4
 800c920:	4629      	mov	r1, r5
 800c922:	eeb0 8a40 	vmov.f32	s16, s0
 800c926:	eef0 8a60 	vmov.f32	s17, s1
 800c92a:	f7f4 f91f 	bl	8000b6c <__aeabi_dcmpun>
 800c92e:	b990      	cbnz	r0, 800c956 <sqrt+0x4a>
 800c930:	2200      	movs	r2, #0
 800c932:	2300      	movs	r3, #0
 800c934:	4620      	mov	r0, r4
 800c936:	4629      	mov	r1, r5
 800c938:	f7f4 f8f0 	bl	8000b1c <__aeabi_dcmplt>
 800c93c:	b158      	cbz	r0, 800c956 <sqrt+0x4a>
 800c93e:	f7fe f9b7 	bl	800acb0 <__errno>
 800c942:	2321      	movs	r3, #33	; 0x21
 800c944:	6003      	str	r3, [r0, #0]
 800c946:	2200      	movs	r2, #0
 800c948:	2300      	movs	r3, #0
 800c94a:	4610      	mov	r0, r2
 800c94c:	4619      	mov	r1, r3
 800c94e:	f7f3 ff9d 	bl	800088c <__aeabi_ddiv>
 800c952:	ec41 0b18 	vmov	d8, r0, r1
 800c956:	eeb0 0a48 	vmov.f32	s0, s16
 800c95a:	eef0 0a68 	vmov.f32	s1, s17
 800c95e:	ecbd 8b02 	vpop	{d8}
 800c962:	bd38      	pop	{r3, r4, r5, pc}
 800c964:	0000      	movs	r0, r0
	...

0800c968 <atan>:
 800c968:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c96c:	ec55 4b10 	vmov	r4, r5, d0
 800c970:	4bc3      	ldr	r3, [pc, #780]	; (800cc80 <atan+0x318>)
 800c972:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c976:	429e      	cmp	r6, r3
 800c978:	46ab      	mov	fp, r5
 800c97a:	dd18      	ble.n	800c9ae <atan+0x46>
 800c97c:	4bc1      	ldr	r3, [pc, #772]	; (800cc84 <atan+0x31c>)
 800c97e:	429e      	cmp	r6, r3
 800c980:	dc01      	bgt.n	800c986 <atan+0x1e>
 800c982:	d109      	bne.n	800c998 <atan+0x30>
 800c984:	b144      	cbz	r4, 800c998 <atan+0x30>
 800c986:	4622      	mov	r2, r4
 800c988:	462b      	mov	r3, r5
 800c98a:	4620      	mov	r0, r4
 800c98c:	4629      	mov	r1, r5
 800c98e:	f7f3 fc9d 	bl	80002cc <__adddf3>
 800c992:	4604      	mov	r4, r0
 800c994:	460d      	mov	r5, r1
 800c996:	e006      	b.n	800c9a6 <atan+0x3e>
 800c998:	f1bb 0f00 	cmp.w	fp, #0
 800c99c:	f300 8131 	bgt.w	800cc02 <atan+0x29a>
 800c9a0:	a59b      	add	r5, pc, #620	; (adr r5, 800cc10 <atan+0x2a8>)
 800c9a2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c9a6:	ec45 4b10 	vmov	d0, r4, r5
 800c9aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9ae:	4bb6      	ldr	r3, [pc, #728]	; (800cc88 <atan+0x320>)
 800c9b0:	429e      	cmp	r6, r3
 800c9b2:	dc14      	bgt.n	800c9de <atan+0x76>
 800c9b4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c9b8:	429e      	cmp	r6, r3
 800c9ba:	dc0d      	bgt.n	800c9d8 <atan+0x70>
 800c9bc:	a396      	add	r3, pc, #600	; (adr r3, 800cc18 <atan+0x2b0>)
 800c9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c2:	ee10 0a10 	vmov	r0, s0
 800c9c6:	4629      	mov	r1, r5
 800c9c8:	f7f3 fc80 	bl	80002cc <__adddf3>
 800c9cc:	4baf      	ldr	r3, [pc, #700]	; (800cc8c <atan+0x324>)
 800c9ce:	2200      	movs	r2, #0
 800c9d0:	f7f4 f8c2 	bl	8000b58 <__aeabi_dcmpgt>
 800c9d4:	2800      	cmp	r0, #0
 800c9d6:	d1e6      	bne.n	800c9a6 <atan+0x3e>
 800c9d8:	f04f 3aff 	mov.w	sl, #4294967295
 800c9dc:	e02b      	b.n	800ca36 <atan+0xce>
 800c9de:	f000 f9b7 	bl	800cd50 <fabs>
 800c9e2:	4bab      	ldr	r3, [pc, #684]	; (800cc90 <atan+0x328>)
 800c9e4:	429e      	cmp	r6, r3
 800c9e6:	ec55 4b10 	vmov	r4, r5, d0
 800c9ea:	f300 80bf 	bgt.w	800cb6c <atan+0x204>
 800c9ee:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c9f2:	429e      	cmp	r6, r3
 800c9f4:	f300 80a0 	bgt.w	800cb38 <atan+0x1d0>
 800c9f8:	ee10 2a10 	vmov	r2, s0
 800c9fc:	ee10 0a10 	vmov	r0, s0
 800ca00:	462b      	mov	r3, r5
 800ca02:	4629      	mov	r1, r5
 800ca04:	f7f3 fc62 	bl	80002cc <__adddf3>
 800ca08:	4ba0      	ldr	r3, [pc, #640]	; (800cc8c <atan+0x324>)
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	f7f3 fc5c 	bl	80002c8 <__aeabi_dsub>
 800ca10:	2200      	movs	r2, #0
 800ca12:	4606      	mov	r6, r0
 800ca14:	460f      	mov	r7, r1
 800ca16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ca1a:	4620      	mov	r0, r4
 800ca1c:	4629      	mov	r1, r5
 800ca1e:	f7f3 fc55 	bl	80002cc <__adddf3>
 800ca22:	4602      	mov	r2, r0
 800ca24:	460b      	mov	r3, r1
 800ca26:	4630      	mov	r0, r6
 800ca28:	4639      	mov	r1, r7
 800ca2a:	f7f3 ff2f 	bl	800088c <__aeabi_ddiv>
 800ca2e:	f04f 0a00 	mov.w	sl, #0
 800ca32:	4604      	mov	r4, r0
 800ca34:	460d      	mov	r5, r1
 800ca36:	4622      	mov	r2, r4
 800ca38:	462b      	mov	r3, r5
 800ca3a:	4620      	mov	r0, r4
 800ca3c:	4629      	mov	r1, r5
 800ca3e:	f7f3 fdfb 	bl	8000638 <__aeabi_dmul>
 800ca42:	4602      	mov	r2, r0
 800ca44:	460b      	mov	r3, r1
 800ca46:	4680      	mov	r8, r0
 800ca48:	4689      	mov	r9, r1
 800ca4a:	f7f3 fdf5 	bl	8000638 <__aeabi_dmul>
 800ca4e:	a374      	add	r3, pc, #464	; (adr r3, 800cc20 <atan+0x2b8>)
 800ca50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca54:	4606      	mov	r6, r0
 800ca56:	460f      	mov	r7, r1
 800ca58:	f7f3 fdee 	bl	8000638 <__aeabi_dmul>
 800ca5c:	a372      	add	r3, pc, #456	; (adr r3, 800cc28 <atan+0x2c0>)
 800ca5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca62:	f7f3 fc33 	bl	80002cc <__adddf3>
 800ca66:	4632      	mov	r2, r6
 800ca68:	463b      	mov	r3, r7
 800ca6a:	f7f3 fde5 	bl	8000638 <__aeabi_dmul>
 800ca6e:	a370      	add	r3, pc, #448	; (adr r3, 800cc30 <atan+0x2c8>)
 800ca70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca74:	f7f3 fc2a 	bl	80002cc <__adddf3>
 800ca78:	4632      	mov	r2, r6
 800ca7a:	463b      	mov	r3, r7
 800ca7c:	f7f3 fddc 	bl	8000638 <__aeabi_dmul>
 800ca80:	a36d      	add	r3, pc, #436	; (adr r3, 800cc38 <atan+0x2d0>)
 800ca82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca86:	f7f3 fc21 	bl	80002cc <__adddf3>
 800ca8a:	4632      	mov	r2, r6
 800ca8c:	463b      	mov	r3, r7
 800ca8e:	f7f3 fdd3 	bl	8000638 <__aeabi_dmul>
 800ca92:	a36b      	add	r3, pc, #428	; (adr r3, 800cc40 <atan+0x2d8>)
 800ca94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca98:	f7f3 fc18 	bl	80002cc <__adddf3>
 800ca9c:	4632      	mov	r2, r6
 800ca9e:	463b      	mov	r3, r7
 800caa0:	f7f3 fdca 	bl	8000638 <__aeabi_dmul>
 800caa4:	a368      	add	r3, pc, #416	; (adr r3, 800cc48 <atan+0x2e0>)
 800caa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caaa:	f7f3 fc0f 	bl	80002cc <__adddf3>
 800caae:	4642      	mov	r2, r8
 800cab0:	464b      	mov	r3, r9
 800cab2:	f7f3 fdc1 	bl	8000638 <__aeabi_dmul>
 800cab6:	a366      	add	r3, pc, #408	; (adr r3, 800cc50 <atan+0x2e8>)
 800cab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cabc:	4680      	mov	r8, r0
 800cabe:	4689      	mov	r9, r1
 800cac0:	4630      	mov	r0, r6
 800cac2:	4639      	mov	r1, r7
 800cac4:	f7f3 fdb8 	bl	8000638 <__aeabi_dmul>
 800cac8:	a363      	add	r3, pc, #396	; (adr r3, 800cc58 <atan+0x2f0>)
 800caca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cace:	f7f3 fbfb 	bl	80002c8 <__aeabi_dsub>
 800cad2:	4632      	mov	r2, r6
 800cad4:	463b      	mov	r3, r7
 800cad6:	f7f3 fdaf 	bl	8000638 <__aeabi_dmul>
 800cada:	a361      	add	r3, pc, #388	; (adr r3, 800cc60 <atan+0x2f8>)
 800cadc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cae0:	f7f3 fbf2 	bl	80002c8 <__aeabi_dsub>
 800cae4:	4632      	mov	r2, r6
 800cae6:	463b      	mov	r3, r7
 800cae8:	f7f3 fda6 	bl	8000638 <__aeabi_dmul>
 800caec:	a35e      	add	r3, pc, #376	; (adr r3, 800cc68 <atan+0x300>)
 800caee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caf2:	f7f3 fbe9 	bl	80002c8 <__aeabi_dsub>
 800caf6:	4632      	mov	r2, r6
 800caf8:	463b      	mov	r3, r7
 800cafa:	f7f3 fd9d 	bl	8000638 <__aeabi_dmul>
 800cafe:	a35c      	add	r3, pc, #368	; (adr r3, 800cc70 <atan+0x308>)
 800cb00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb04:	f7f3 fbe0 	bl	80002c8 <__aeabi_dsub>
 800cb08:	4632      	mov	r2, r6
 800cb0a:	463b      	mov	r3, r7
 800cb0c:	f7f3 fd94 	bl	8000638 <__aeabi_dmul>
 800cb10:	4602      	mov	r2, r0
 800cb12:	460b      	mov	r3, r1
 800cb14:	4640      	mov	r0, r8
 800cb16:	4649      	mov	r1, r9
 800cb18:	f7f3 fbd8 	bl	80002cc <__adddf3>
 800cb1c:	4622      	mov	r2, r4
 800cb1e:	462b      	mov	r3, r5
 800cb20:	f7f3 fd8a 	bl	8000638 <__aeabi_dmul>
 800cb24:	f1ba 3fff 	cmp.w	sl, #4294967295
 800cb28:	4602      	mov	r2, r0
 800cb2a:	460b      	mov	r3, r1
 800cb2c:	d14b      	bne.n	800cbc6 <atan+0x25e>
 800cb2e:	4620      	mov	r0, r4
 800cb30:	4629      	mov	r1, r5
 800cb32:	f7f3 fbc9 	bl	80002c8 <__aeabi_dsub>
 800cb36:	e72c      	b.n	800c992 <atan+0x2a>
 800cb38:	ee10 0a10 	vmov	r0, s0
 800cb3c:	4b53      	ldr	r3, [pc, #332]	; (800cc8c <atan+0x324>)
 800cb3e:	2200      	movs	r2, #0
 800cb40:	4629      	mov	r1, r5
 800cb42:	f7f3 fbc1 	bl	80002c8 <__aeabi_dsub>
 800cb46:	4b51      	ldr	r3, [pc, #324]	; (800cc8c <atan+0x324>)
 800cb48:	4606      	mov	r6, r0
 800cb4a:	460f      	mov	r7, r1
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	4620      	mov	r0, r4
 800cb50:	4629      	mov	r1, r5
 800cb52:	f7f3 fbbb 	bl	80002cc <__adddf3>
 800cb56:	4602      	mov	r2, r0
 800cb58:	460b      	mov	r3, r1
 800cb5a:	4630      	mov	r0, r6
 800cb5c:	4639      	mov	r1, r7
 800cb5e:	f7f3 fe95 	bl	800088c <__aeabi_ddiv>
 800cb62:	f04f 0a01 	mov.w	sl, #1
 800cb66:	4604      	mov	r4, r0
 800cb68:	460d      	mov	r5, r1
 800cb6a:	e764      	b.n	800ca36 <atan+0xce>
 800cb6c:	4b49      	ldr	r3, [pc, #292]	; (800cc94 <atan+0x32c>)
 800cb6e:	429e      	cmp	r6, r3
 800cb70:	da1d      	bge.n	800cbae <atan+0x246>
 800cb72:	ee10 0a10 	vmov	r0, s0
 800cb76:	4b48      	ldr	r3, [pc, #288]	; (800cc98 <atan+0x330>)
 800cb78:	2200      	movs	r2, #0
 800cb7a:	4629      	mov	r1, r5
 800cb7c:	f7f3 fba4 	bl	80002c8 <__aeabi_dsub>
 800cb80:	4b45      	ldr	r3, [pc, #276]	; (800cc98 <atan+0x330>)
 800cb82:	4606      	mov	r6, r0
 800cb84:	460f      	mov	r7, r1
 800cb86:	2200      	movs	r2, #0
 800cb88:	4620      	mov	r0, r4
 800cb8a:	4629      	mov	r1, r5
 800cb8c:	f7f3 fd54 	bl	8000638 <__aeabi_dmul>
 800cb90:	4b3e      	ldr	r3, [pc, #248]	; (800cc8c <atan+0x324>)
 800cb92:	2200      	movs	r2, #0
 800cb94:	f7f3 fb9a 	bl	80002cc <__adddf3>
 800cb98:	4602      	mov	r2, r0
 800cb9a:	460b      	mov	r3, r1
 800cb9c:	4630      	mov	r0, r6
 800cb9e:	4639      	mov	r1, r7
 800cba0:	f7f3 fe74 	bl	800088c <__aeabi_ddiv>
 800cba4:	f04f 0a02 	mov.w	sl, #2
 800cba8:	4604      	mov	r4, r0
 800cbaa:	460d      	mov	r5, r1
 800cbac:	e743      	b.n	800ca36 <atan+0xce>
 800cbae:	462b      	mov	r3, r5
 800cbb0:	ee10 2a10 	vmov	r2, s0
 800cbb4:	4939      	ldr	r1, [pc, #228]	; (800cc9c <atan+0x334>)
 800cbb6:	2000      	movs	r0, #0
 800cbb8:	f7f3 fe68 	bl	800088c <__aeabi_ddiv>
 800cbbc:	f04f 0a03 	mov.w	sl, #3
 800cbc0:	4604      	mov	r4, r0
 800cbc2:	460d      	mov	r5, r1
 800cbc4:	e737      	b.n	800ca36 <atan+0xce>
 800cbc6:	4b36      	ldr	r3, [pc, #216]	; (800cca0 <atan+0x338>)
 800cbc8:	4e36      	ldr	r6, [pc, #216]	; (800cca4 <atan+0x33c>)
 800cbca:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cbce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbd2:	f7f3 fb79 	bl	80002c8 <__aeabi_dsub>
 800cbd6:	4622      	mov	r2, r4
 800cbd8:	462b      	mov	r3, r5
 800cbda:	f7f3 fb75 	bl	80002c8 <__aeabi_dsub>
 800cbde:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800cbe2:	4602      	mov	r2, r0
 800cbe4:	460b      	mov	r3, r1
 800cbe6:	e9d6 0100 	ldrd	r0, r1, [r6]
 800cbea:	f7f3 fb6d 	bl	80002c8 <__aeabi_dsub>
 800cbee:	f1bb 0f00 	cmp.w	fp, #0
 800cbf2:	4604      	mov	r4, r0
 800cbf4:	460d      	mov	r5, r1
 800cbf6:	f6bf aed6 	bge.w	800c9a6 <atan+0x3e>
 800cbfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cbfe:	461d      	mov	r5, r3
 800cc00:	e6d1      	b.n	800c9a6 <atan+0x3e>
 800cc02:	a51d      	add	r5, pc, #116	; (adr r5, 800cc78 <atan+0x310>)
 800cc04:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cc08:	e6cd      	b.n	800c9a6 <atan+0x3e>
 800cc0a:	bf00      	nop
 800cc0c:	f3af 8000 	nop.w
 800cc10:	54442d18 	.word	0x54442d18
 800cc14:	bff921fb 	.word	0xbff921fb
 800cc18:	8800759c 	.word	0x8800759c
 800cc1c:	7e37e43c 	.word	0x7e37e43c
 800cc20:	e322da11 	.word	0xe322da11
 800cc24:	3f90ad3a 	.word	0x3f90ad3a
 800cc28:	24760deb 	.word	0x24760deb
 800cc2c:	3fa97b4b 	.word	0x3fa97b4b
 800cc30:	a0d03d51 	.word	0xa0d03d51
 800cc34:	3fb10d66 	.word	0x3fb10d66
 800cc38:	c54c206e 	.word	0xc54c206e
 800cc3c:	3fb745cd 	.word	0x3fb745cd
 800cc40:	920083ff 	.word	0x920083ff
 800cc44:	3fc24924 	.word	0x3fc24924
 800cc48:	5555550d 	.word	0x5555550d
 800cc4c:	3fd55555 	.word	0x3fd55555
 800cc50:	2c6a6c2f 	.word	0x2c6a6c2f
 800cc54:	bfa2b444 	.word	0xbfa2b444
 800cc58:	52defd9a 	.word	0x52defd9a
 800cc5c:	3fadde2d 	.word	0x3fadde2d
 800cc60:	af749a6d 	.word	0xaf749a6d
 800cc64:	3fb3b0f2 	.word	0x3fb3b0f2
 800cc68:	fe231671 	.word	0xfe231671
 800cc6c:	3fbc71c6 	.word	0x3fbc71c6
 800cc70:	9998ebc4 	.word	0x9998ebc4
 800cc74:	3fc99999 	.word	0x3fc99999
 800cc78:	54442d18 	.word	0x54442d18
 800cc7c:	3ff921fb 	.word	0x3ff921fb
 800cc80:	440fffff 	.word	0x440fffff
 800cc84:	7ff00000 	.word	0x7ff00000
 800cc88:	3fdbffff 	.word	0x3fdbffff
 800cc8c:	3ff00000 	.word	0x3ff00000
 800cc90:	3ff2ffff 	.word	0x3ff2ffff
 800cc94:	40038000 	.word	0x40038000
 800cc98:	3ff80000 	.word	0x3ff80000
 800cc9c:	bff00000 	.word	0xbff00000
 800cca0:	0800f4c8 	.word	0x0800f4c8
 800cca4:	0800f4a8 	.word	0x0800f4a8

0800cca8 <cos>:
 800cca8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ccaa:	ec53 2b10 	vmov	r2, r3, d0
 800ccae:	4826      	ldr	r0, [pc, #152]	; (800cd48 <cos+0xa0>)
 800ccb0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ccb4:	4281      	cmp	r1, r0
 800ccb6:	dc06      	bgt.n	800ccc6 <cos+0x1e>
 800ccb8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800cd40 <cos+0x98>
 800ccbc:	b005      	add	sp, #20
 800ccbe:	f85d eb04 	ldr.w	lr, [sp], #4
 800ccc2:	f000 b991 	b.w	800cfe8 <__kernel_cos>
 800ccc6:	4821      	ldr	r0, [pc, #132]	; (800cd4c <cos+0xa4>)
 800ccc8:	4281      	cmp	r1, r0
 800ccca:	dd09      	ble.n	800cce0 <cos+0x38>
 800cccc:	ee10 0a10 	vmov	r0, s0
 800ccd0:	4619      	mov	r1, r3
 800ccd2:	f7f3 faf9 	bl	80002c8 <__aeabi_dsub>
 800ccd6:	ec41 0b10 	vmov	d0, r0, r1
 800ccda:	b005      	add	sp, #20
 800ccdc:	f85d fb04 	ldr.w	pc, [sp], #4
 800cce0:	4668      	mov	r0, sp
 800cce2:	f001 fa09 	bl	800e0f8 <__ieee754_rem_pio2>
 800cce6:	f000 0003 	and.w	r0, r0, #3
 800ccea:	2801      	cmp	r0, #1
 800ccec:	d00b      	beq.n	800cd06 <cos+0x5e>
 800ccee:	2802      	cmp	r0, #2
 800ccf0:	d016      	beq.n	800cd20 <cos+0x78>
 800ccf2:	b9e0      	cbnz	r0, 800cd2e <cos+0x86>
 800ccf4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ccf8:	ed9d 0b00 	vldr	d0, [sp]
 800ccfc:	f000 f974 	bl	800cfe8 <__kernel_cos>
 800cd00:	ec51 0b10 	vmov	r0, r1, d0
 800cd04:	e7e7      	b.n	800ccd6 <cos+0x2e>
 800cd06:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cd0a:	ed9d 0b00 	vldr	d0, [sp]
 800cd0e:	f000 fa33 	bl	800d178 <__kernel_sin>
 800cd12:	ec53 2b10 	vmov	r2, r3, d0
 800cd16:	ee10 0a10 	vmov	r0, s0
 800cd1a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cd1e:	e7da      	b.n	800ccd6 <cos+0x2e>
 800cd20:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cd24:	ed9d 0b00 	vldr	d0, [sp]
 800cd28:	f000 f95e 	bl	800cfe8 <__kernel_cos>
 800cd2c:	e7f1      	b.n	800cd12 <cos+0x6a>
 800cd2e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cd32:	ed9d 0b00 	vldr	d0, [sp]
 800cd36:	2001      	movs	r0, #1
 800cd38:	f000 fa1e 	bl	800d178 <__kernel_sin>
 800cd3c:	e7e0      	b.n	800cd00 <cos+0x58>
 800cd3e:	bf00      	nop
	...
 800cd48:	3fe921fb 	.word	0x3fe921fb
 800cd4c:	7fefffff 	.word	0x7fefffff

0800cd50 <fabs>:
 800cd50:	ec51 0b10 	vmov	r0, r1, d0
 800cd54:	ee10 2a10 	vmov	r2, s0
 800cd58:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cd5c:	ec43 2b10 	vmov	d0, r2, r3
 800cd60:	4770      	bx	lr
 800cd62:	0000      	movs	r0, r0
 800cd64:	0000      	movs	r0, r0
	...

0800cd68 <sin>:
 800cd68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cd6a:	ec53 2b10 	vmov	r2, r3, d0
 800cd6e:	4828      	ldr	r0, [pc, #160]	; (800ce10 <sin+0xa8>)
 800cd70:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cd74:	4281      	cmp	r1, r0
 800cd76:	dc07      	bgt.n	800cd88 <sin+0x20>
 800cd78:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800ce08 <sin+0xa0>
 800cd7c:	2000      	movs	r0, #0
 800cd7e:	b005      	add	sp, #20
 800cd80:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd84:	f000 b9f8 	b.w	800d178 <__kernel_sin>
 800cd88:	4822      	ldr	r0, [pc, #136]	; (800ce14 <sin+0xac>)
 800cd8a:	4281      	cmp	r1, r0
 800cd8c:	dd09      	ble.n	800cda2 <sin+0x3a>
 800cd8e:	ee10 0a10 	vmov	r0, s0
 800cd92:	4619      	mov	r1, r3
 800cd94:	f7f3 fa98 	bl	80002c8 <__aeabi_dsub>
 800cd98:	ec41 0b10 	vmov	d0, r0, r1
 800cd9c:	b005      	add	sp, #20
 800cd9e:	f85d fb04 	ldr.w	pc, [sp], #4
 800cda2:	4668      	mov	r0, sp
 800cda4:	f001 f9a8 	bl	800e0f8 <__ieee754_rem_pio2>
 800cda8:	f000 0003 	and.w	r0, r0, #3
 800cdac:	2801      	cmp	r0, #1
 800cdae:	d00c      	beq.n	800cdca <sin+0x62>
 800cdb0:	2802      	cmp	r0, #2
 800cdb2:	d011      	beq.n	800cdd8 <sin+0x70>
 800cdb4:	b9f0      	cbnz	r0, 800cdf4 <sin+0x8c>
 800cdb6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cdba:	ed9d 0b00 	vldr	d0, [sp]
 800cdbe:	2001      	movs	r0, #1
 800cdc0:	f000 f9da 	bl	800d178 <__kernel_sin>
 800cdc4:	ec51 0b10 	vmov	r0, r1, d0
 800cdc8:	e7e6      	b.n	800cd98 <sin+0x30>
 800cdca:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cdce:	ed9d 0b00 	vldr	d0, [sp]
 800cdd2:	f000 f909 	bl	800cfe8 <__kernel_cos>
 800cdd6:	e7f5      	b.n	800cdc4 <sin+0x5c>
 800cdd8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cddc:	ed9d 0b00 	vldr	d0, [sp]
 800cde0:	2001      	movs	r0, #1
 800cde2:	f000 f9c9 	bl	800d178 <__kernel_sin>
 800cde6:	ec53 2b10 	vmov	r2, r3, d0
 800cdea:	ee10 0a10 	vmov	r0, s0
 800cdee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cdf2:	e7d1      	b.n	800cd98 <sin+0x30>
 800cdf4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cdf8:	ed9d 0b00 	vldr	d0, [sp]
 800cdfc:	f000 f8f4 	bl	800cfe8 <__kernel_cos>
 800ce00:	e7f1      	b.n	800cde6 <sin+0x7e>
 800ce02:	bf00      	nop
 800ce04:	f3af 8000 	nop.w
	...
 800ce10:	3fe921fb 	.word	0x3fe921fb
 800ce14:	7fefffff 	.word	0x7fefffff

0800ce18 <finite>:
 800ce18:	b082      	sub	sp, #8
 800ce1a:	ed8d 0b00 	vstr	d0, [sp]
 800ce1e:	9801      	ldr	r0, [sp, #4]
 800ce20:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800ce24:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ce28:	0fc0      	lsrs	r0, r0, #31
 800ce2a:	b002      	add	sp, #8
 800ce2c:	4770      	bx	lr
	...

0800ce30 <__ieee754_sqrt>:
 800ce30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce34:	ec55 4b10 	vmov	r4, r5, d0
 800ce38:	4e67      	ldr	r6, [pc, #412]	; (800cfd8 <__ieee754_sqrt+0x1a8>)
 800ce3a:	43ae      	bics	r6, r5
 800ce3c:	ee10 0a10 	vmov	r0, s0
 800ce40:	ee10 2a10 	vmov	r2, s0
 800ce44:	4629      	mov	r1, r5
 800ce46:	462b      	mov	r3, r5
 800ce48:	d10d      	bne.n	800ce66 <__ieee754_sqrt+0x36>
 800ce4a:	f7f3 fbf5 	bl	8000638 <__aeabi_dmul>
 800ce4e:	4602      	mov	r2, r0
 800ce50:	460b      	mov	r3, r1
 800ce52:	4620      	mov	r0, r4
 800ce54:	4629      	mov	r1, r5
 800ce56:	f7f3 fa39 	bl	80002cc <__adddf3>
 800ce5a:	4604      	mov	r4, r0
 800ce5c:	460d      	mov	r5, r1
 800ce5e:	ec45 4b10 	vmov	d0, r4, r5
 800ce62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce66:	2d00      	cmp	r5, #0
 800ce68:	dc0b      	bgt.n	800ce82 <__ieee754_sqrt+0x52>
 800ce6a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ce6e:	4326      	orrs	r6, r4
 800ce70:	d0f5      	beq.n	800ce5e <__ieee754_sqrt+0x2e>
 800ce72:	b135      	cbz	r5, 800ce82 <__ieee754_sqrt+0x52>
 800ce74:	f7f3 fa28 	bl	80002c8 <__aeabi_dsub>
 800ce78:	4602      	mov	r2, r0
 800ce7a:	460b      	mov	r3, r1
 800ce7c:	f7f3 fd06 	bl	800088c <__aeabi_ddiv>
 800ce80:	e7eb      	b.n	800ce5a <__ieee754_sqrt+0x2a>
 800ce82:	1509      	asrs	r1, r1, #20
 800ce84:	f000 808d 	beq.w	800cfa2 <__ieee754_sqrt+0x172>
 800ce88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ce8c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800ce90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ce94:	07c9      	lsls	r1, r1, #31
 800ce96:	bf5c      	itt	pl
 800ce98:	005b      	lslpl	r3, r3, #1
 800ce9a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800ce9e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800cea2:	bf58      	it	pl
 800cea4:	0052      	lslpl	r2, r2, #1
 800cea6:	2500      	movs	r5, #0
 800cea8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ceac:	1076      	asrs	r6, r6, #1
 800ceae:	0052      	lsls	r2, r2, #1
 800ceb0:	f04f 0e16 	mov.w	lr, #22
 800ceb4:	46ac      	mov	ip, r5
 800ceb6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ceba:	eb0c 0001 	add.w	r0, ip, r1
 800cebe:	4298      	cmp	r0, r3
 800cec0:	bfde      	ittt	le
 800cec2:	1a1b      	suble	r3, r3, r0
 800cec4:	eb00 0c01 	addle.w	ip, r0, r1
 800cec8:	186d      	addle	r5, r5, r1
 800ceca:	005b      	lsls	r3, r3, #1
 800cecc:	f1be 0e01 	subs.w	lr, lr, #1
 800ced0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ced4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ced8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800cedc:	d1ed      	bne.n	800ceba <__ieee754_sqrt+0x8a>
 800cede:	4674      	mov	r4, lr
 800cee0:	2720      	movs	r7, #32
 800cee2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800cee6:	4563      	cmp	r3, ip
 800cee8:	eb01 000e 	add.w	r0, r1, lr
 800ceec:	dc02      	bgt.n	800cef4 <__ieee754_sqrt+0xc4>
 800ceee:	d113      	bne.n	800cf18 <__ieee754_sqrt+0xe8>
 800cef0:	4290      	cmp	r0, r2
 800cef2:	d811      	bhi.n	800cf18 <__ieee754_sqrt+0xe8>
 800cef4:	2800      	cmp	r0, #0
 800cef6:	eb00 0e01 	add.w	lr, r0, r1
 800cefa:	da57      	bge.n	800cfac <__ieee754_sqrt+0x17c>
 800cefc:	f1be 0f00 	cmp.w	lr, #0
 800cf00:	db54      	blt.n	800cfac <__ieee754_sqrt+0x17c>
 800cf02:	f10c 0801 	add.w	r8, ip, #1
 800cf06:	eba3 030c 	sub.w	r3, r3, ip
 800cf0a:	4290      	cmp	r0, r2
 800cf0c:	bf88      	it	hi
 800cf0e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800cf12:	1a12      	subs	r2, r2, r0
 800cf14:	440c      	add	r4, r1
 800cf16:	46c4      	mov	ip, r8
 800cf18:	005b      	lsls	r3, r3, #1
 800cf1a:	3f01      	subs	r7, #1
 800cf1c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800cf20:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800cf24:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800cf28:	d1dd      	bne.n	800cee6 <__ieee754_sqrt+0xb6>
 800cf2a:	4313      	orrs	r3, r2
 800cf2c:	d01b      	beq.n	800cf66 <__ieee754_sqrt+0x136>
 800cf2e:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800cfdc <__ieee754_sqrt+0x1ac>
 800cf32:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800cfe0 <__ieee754_sqrt+0x1b0>
 800cf36:	e9da 0100 	ldrd	r0, r1, [sl]
 800cf3a:	e9db 2300 	ldrd	r2, r3, [fp]
 800cf3e:	f7f3 f9c3 	bl	80002c8 <__aeabi_dsub>
 800cf42:	e9da 8900 	ldrd	r8, r9, [sl]
 800cf46:	4602      	mov	r2, r0
 800cf48:	460b      	mov	r3, r1
 800cf4a:	4640      	mov	r0, r8
 800cf4c:	4649      	mov	r1, r9
 800cf4e:	f7f3 fdef 	bl	8000b30 <__aeabi_dcmple>
 800cf52:	b140      	cbz	r0, 800cf66 <__ieee754_sqrt+0x136>
 800cf54:	f1b4 3fff 	cmp.w	r4, #4294967295
 800cf58:	e9da 0100 	ldrd	r0, r1, [sl]
 800cf5c:	e9db 2300 	ldrd	r2, r3, [fp]
 800cf60:	d126      	bne.n	800cfb0 <__ieee754_sqrt+0x180>
 800cf62:	3501      	adds	r5, #1
 800cf64:	463c      	mov	r4, r7
 800cf66:	106a      	asrs	r2, r5, #1
 800cf68:	0863      	lsrs	r3, r4, #1
 800cf6a:	07e9      	lsls	r1, r5, #31
 800cf6c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800cf70:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800cf74:	bf48      	it	mi
 800cf76:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800cf7a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800cf7e:	461c      	mov	r4, r3
 800cf80:	e76d      	b.n	800ce5e <__ieee754_sqrt+0x2e>
 800cf82:	0ad3      	lsrs	r3, r2, #11
 800cf84:	3815      	subs	r0, #21
 800cf86:	0552      	lsls	r2, r2, #21
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d0fa      	beq.n	800cf82 <__ieee754_sqrt+0x152>
 800cf8c:	02dc      	lsls	r4, r3, #11
 800cf8e:	d50a      	bpl.n	800cfa6 <__ieee754_sqrt+0x176>
 800cf90:	f1c1 0420 	rsb	r4, r1, #32
 800cf94:	fa22 f404 	lsr.w	r4, r2, r4
 800cf98:	1e4d      	subs	r5, r1, #1
 800cf9a:	408a      	lsls	r2, r1
 800cf9c:	4323      	orrs	r3, r4
 800cf9e:	1b41      	subs	r1, r0, r5
 800cfa0:	e772      	b.n	800ce88 <__ieee754_sqrt+0x58>
 800cfa2:	4608      	mov	r0, r1
 800cfa4:	e7f0      	b.n	800cf88 <__ieee754_sqrt+0x158>
 800cfa6:	005b      	lsls	r3, r3, #1
 800cfa8:	3101      	adds	r1, #1
 800cfaa:	e7ef      	b.n	800cf8c <__ieee754_sqrt+0x15c>
 800cfac:	46e0      	mov	r8, ip
 800cfae:	e7aa      	b.n	800cf06 <__ieee754_sqrt+0xd6>
 800cfb0:	f7f3 f98c 	bl	80002cc <__adddf3>
 800cfb4:	e9da 8900 	ldrd	r8, r9, [sl]
 800cfb8:	4602      	mov	r2, r0
 800cfba:	460b      	mov	r3, r1
 800cfbc:	4640      	mov	r0, r8
 800cfbe:	4649      	mov	r1, r9
 800cfc0:	f7f3 fdac 	bl	8000b1c <__aeabi_dcmplt>
 800cfc4:	b120      	cbz	r0, 800cfd0 <__ieee754_sqrt+0x1a0>
 800cfc6:	1ca0      	adds	r0, r4, #2
 800cfc8:	bf08      	it	eq
 800cfca:	3501      	addeq	r5, #1
 800cfcc:	3402      	adds	r4, #2
 800cfce:	e7ca      	b.n	800cf66 <__ieee754_sqrt+0x136>
 800cfd0:	3401      	adds	r4, #1
 800cfd2:	f024 0401 	bic.w	r4, r4, #1
 800cfd6:	e7c6      	b.n	800cf66 <__ieee754_sqrt+0x136>
 800cfd8:	7ff00000 	.word	0x7ff00000
 800cfdc:	200001d8 	.word	0x200001d8
 800cfe0:	200001e0 	.word	0x200001e0
 800cfe4:	00000000 	.word	0x00000000

0800cfe8 <__kernel_cos>:
 800cfe8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfec:	ec57 6b10 	vmov	r6, r7, d0
 800cff0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800cff4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800cff8:	ed8d 1b00 	vstr	d1, [sp]
 800cffc:	da07      	bge.n	800d00e <__kernel_cos+0x26>
 800cffe:	ee10 0a10 	vmov	r0, s0
 800d002:	4639      	mov	r1, r7
 800d004:	f7f3 fdc8 	bl	8000b98 <__aeabi_d2iz>
 800d008:	2800      	cmp	r0, #0
 800d00a:	f000 8088 	beq.w	800d11e <__kernel_cos+0x136>
 800d00e:	4632      	mov	r2, r6
 800d010:	463b      	mov	r3, r7
 800d012:	4630      	mov	r0, r6
 800d014:	4639      	mov	r1, r7
 800d016:	f7f3 fb0f 	bl	8000638 <__aeabi_dmul>
 800d01a:	4b51      	ldr	r3, [pc, #324]	; (800d160 <__kernel_cos+0x178>)
 800d01c:	2200      	movs	r2, #0
 800d01e:	4604      	mov	r4, r0
 800d020:	460d      	mov	r5, r1
 800d022:	f7f3 fb09 	bl	8000638 <__aeabi_dmul>
 800d026:	a340      	add	r3, pc, #256	; (adr r3, 800d128 <__kernel_cos+0x140>)
 800d028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d02c:	4682      	mov	sl, r0
 800d02e:	468b      	mov	fp, r1
 800d030:	4620      	mov	r0, r4
 800d032:	4629      	mov	r1, r5
 800d034:	f7f3 fb00 	bl	8000638 <__aeabi_dmul>
 800d038:	a33d      	add	r3, pc, #244	; (adr r3, 800d130 <__kernel_cos+0x148>)
 800d03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d03e:	f7f3 f945 	bl	80002cc <__adddf3>
 800d042:	4622      	mov	r2, r4
 800d044:	462b      	mov	r3, r5
 800d046:	f7f3 faf7 	bl	8000638 <__aeabi_dmul>
 800d04a:	a33b      	add	r3, pc, #236	; (adr r3, 800d138 <__kernel_cos+0x150>)
 800d04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d050:	f7f3 f93a 	bl	80002c8 <__aeabi_dsub>
 800d054:	4622      	mov	r2, r4
 800d056:	462b      	mov	r3, r5
 800d058:	f7f3 faee 	bl	8000638 <__aeabi_dmul>
 800d05c:	a338      	add	r3, pc, #224	; (adr r3, 800d140 <__kernel_cos+0x158>)
 800d05e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d062:	f7f3 f933 	bl	80002cc <__adddf3>
 800d066:	4622      	mov	r2, r4
 800d068:	462b      	mov	r3, r5
 800d06a:	f7f3 fae5 	bl	8000638 <__aeabi_dmul>
 800d06e:	a336      	add	r3, pc, #216	; (adr r3, 800d148 <__kernel_cos+0x160>)
 800d070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d074:	f7f3 f928 	bl	80002c8 <__aeabi_dsub>
 800d078:	4622      	mov	r2, r4
 800d07a:	462b      	mov	r3, r5
 800d07c:	f7f3 fadc 	bl	8000638 <__aeabi_dmul>
 800d080:	a333      	add	r3, pc, #204	; (adr r3, 800d150 <__kernel_cos+0x168>)
 800d082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d086:	f7f3 f921 	bl	80002cc <__adddf3>
 800d08a:	4622      	mov	r2, r4
 800d08c:	462b      	mov	r3, r5
 800d08e:	f7f3 fad3 	bl	8000638 <__aeabi_dmul>
 800d092:	4622      	mov	r2, r4
 800d094:	462b      	mov	r3, r5
 800d096:	f7f3 facf 	bl	8000638 <__aeabi_dmul>
 800d09a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d09e:	4604      	mov	r4, r0
 800d0a0:	460d      	mov	r5, r1
 800d0a2:	4630      	mov	r0, r6
 800d0a4:	4639      	mov	r1, r7
 800d0a6:	f7f3 fac7 	bl	8000638 <__aeabi_dmul>
 800d0aa:	460b      	mov	r3, r1
 800d0ac:	4602      	mov	r2, r0
 800d0ae:	4629      	mov	r1, r5
 800d0b0:	4620      	mov	r0, r4
 800d0b2:	f7f3 f909 	bl	80002c8 <__aeabi_dsub>
 800d0b6:	4b2b      	ldr	r3, [pc, #172]	; (800d164 <__kernel_cos+0x17c>)
 800d0b8:	4598      	cmp	r8, r3
 800d0ba:	4606      	mov	r6, r0
 800d0bc:	460f      	mov	r7, r1
 800d0be:	dc10      	bgt.n	800d0e2 <__kernel_cos+0xfa>
 800d0c0:	4602      	mov	r2, r0
 800d0c2:	460b      	mov	r3, r1
 800d0c4:	4650      	mov	r0, sl
 800d0c6:	4659      	mov	r1, fp
 800d0c8:	f7f3 f8fe 	bl	80002c8 <__aeabi_dsub>
 800d0cc:	460b      	mov	r3, r1
 800d0ce:	4926      	ldr	r1, [pc, #152]	; (800d168 <__kernel_cos+0x180>)
 800d0d0:	4602      	mov	r2, r0
 800d0d2:	2000      	movs	r0, #0
 800d0d4:	f7f3 f8f8 	bl	80002c8 <__aeabi_dsub>
 800d0d8:	ec41 0b10 	vmov	d0, r0, r1
 800d0dc:	b003      	add	sp, #12
 800d0de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0e2:	4b22      	ldr	r3, [pc, #136]	; (800d16c <__kernel_cos+0x184>)
 800d0e4:	4920      	ldr	r1, [pc, #128]	; (800d168 <__kernel_cos+0x180>)
 800d0e6:	4598      	cmp	r8, r3
 800d0e8:	bfcc      	ite	gt
 800d0ea:	4d21      	ldrgt	r5, [pc, #132]	; (800d170 <__kernel_cos+0x188>)
 800d0ec:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800d0f0:	2400      	movs	r4, #0
 800d0f2:	4622      	mov	r2, r4
 800d0f4:	462b      	mov	r3, r5
 800d0f6:	2000      	movs	r0, #0
 800d0f8:	f7f3 f8e6 	bl	80002c8 <__aeabi_dsub>
 800d0fc:	4622      	mov	r2, r4
 800d0fe:	4680      	mov	r8, r0
 800d100:	4689      	mov	r9, r1
 800d102:	462b      	mov	r3, r5
 800d104:	4650      	mov	r0, sl
 800d106:	4659      	mov	r1, fp
 800d108:	f7f3 f8de 	bl	80002c8 <__aeabi_dsub>
 800d10c:	4632      	mov	r2, r6
 800d10e:	463b      	mov	r3, r7
 800d110:	f7f3 f8da 	bl	80002c8 <__aeabi_dsub>
 800d114:	4602      	mov	r2, r0
 800d116:	460b      	mov	r3, r1
 800d118:	4640      	mov	r0, r8
 800d11a:	4649      	mov	r1, r9
 800d11c:	e7da      	b.n	800d0d4 <__kernel_cos+0xec>
 800d11e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800d158 <__kernel_cos+0x170>
 800d122:	e7db      	b.n	800d0dc <__kernel_cos+0xf4>
 800d124:	f3af 8000 	nop.w
 800d128:	be8838d4 	.word	0xbe8838d4
 800d12c:	bda8fae9 	.word	0xbda8fae9
 800d130:	bdb4b1c4 	.word	0xbdb4b1c4
 800d134:	3e21ee9e 	.word	0x3e21ee9e
 800d138:	809c52ad 	.word	0x809c52ad
 800d13c:	3e927e4f 	.word	0x3e927e4f
 800d140:	19cb1590 	.word	0x19cb1590
 800d144:	3efa01a0 	.word	0x3efa01a0
 800d148:	16c15177 	.word	0x16c15177
 800d14c:	3f56c16c 	.word	0x3f56c16c
 800d150:	5555554c 	.word	0x5555554c
 800d154:	3fa55555 	.word	0x3fa55555
 800d158:	00000000 	.word	0x00000000
 800d15c:	3ff00000 	.word	0x3ff00000
 800d160:	3fe00000 	.word	0x3fe00000
 800d164:	3fd33332 	.word	0x3fd33332
 800d168:	3ff00000 	.word	0x3ff00000
 800d16c:	3fe90000 	.word	0x3fe90000
 800d170:	3fd20000 	.word	0x3fd20000
 800d174:	00000000 	.word	0x00000000

0800d178 <__kernel_sin>:
 800d178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d17c:	ed2d 8b04 	vpush	{d8-d9}
 800d180:	eeb0 8a41 	vmov.f32	s16, s2
 800d184:	eef0 8a61 	vmov.f32	s17, s3
 800d188:	ec55 4b10 	vmov	r4, r5, d0
 800d18c:	b083      	sub	sp, #12
 800d18e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d192:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800d196:	9001      	str	r0, [sp, #4]
 800d198:	da06      	bge.n	800d1a8 <__kernel_sin+0x30>
 800d19a:	ee10 0a10 	vmov	r0, s0
 800d19e:	4629      	mov	r1, r5
 800d1a0:	f7f3 fcfa 	bl	8000b98 <__aeabi_d2iz>
 800d1a4:	2800      	cmp	r0, #0
 800d1a6:	d051      	beq.n	800d24c <__kernel_sin+0xd4>
 800d1a8:	4622      	mov	r2, r4
 800d1aa:	462b      	mov	r3, r5
 800d1ac:	4620      	mov	r0, r4
 800d1ae:	4629      	mov	r1, r5
 800d1b0:	f7f3 fa42 	bl	8000638 <__aeabi_dmul>
 800d1b4:	4682      	mov	sl, r0
 800d1b6:	468b      	mov	fp, r1
 800d1b8:	4602      	mov	r2, r0
 800d1ba:	460b      	mov	r3, r1
 800d1bc:	4620      	mov	r0, r4
 800d1be:	4629      	mov	r1, r5
 800d1c0:	f7f3 fa3a 	bl	8000638 <__aeabi_dmul>
 800d1c4:	a341      	add	r3, pc, #260	; (adr r3, 800d2cc <__kernel_sin+0x154>)
 800d1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1ca:	4680      	mov	r8, r0
 800d1cc:	4689      	mov	r9, r1
 800d1ce:	4650      	mov	r0, sl
 800d1d0:	4659      	mov	r1, fp
 800d1d2:	f7f3 fa31 	bl	8000638 <__aeabi_dmul>
 800d1d6:	a33f      	add	r3, pc, #252	; (adr r3, 800d2d4 <__kernel_sin+0x15c>)
 800d1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1dc:	f7f3 f874 	bl	80002c8 <__aeabi_dsub>
 800d1e0:	4652      	mov	r2, sl
 800d1e2:	465b      	mov	r3, fp
 800d1e4:	f7f3 fa28 	bl	8000638 <__aeabi_dmul>
 800d1e8:	a33c      	add	r3, pc, #240	; (adr r3, 800d2dc <__kernel_sin+0x164>)
 800d1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1ee:	f7f3 f86d 	bl	80002cc <__adddf3>
 800d1f2:	4652      	mov	r2, sl
 800d1f4:	465b      	mov	r3, fp
 800d1f6:	f7f3 fa1f 	bl	8000638 <__aeabi_dmul>
 800d1fa:	a33a      	add	r3, pc, #232	; (adr r3, 800d2e4 <__kernel_sin+0x16c>)
 800d1fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d200:	f7f3 f862 	bl	80002c8 <__aeabi_dsub>
 800d204:	4652      	mov	r2, sl
 800d206:	465b      	mov	r3, fp
 800d208:	f7f3 fa16 	bl	8000638 <__aeabi_dmul>
 800d20c:	a337      	add	r3, pc, #220	; (adr r3, 800d2ec <__kernel_sin+0x174>)
 800d20e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d212:	f7f3 f85b 	bl	80002cc <__adddf3>
 800d216:	9b01      	ldr	r3, [sp, #4]
 800d218:	4606      	mov	r6, r0
 800d21a:	460f      	mov	r7, r1
 800d21c:	b9eb      	cbnz	r3, 800d25a <__kernel_sin+0xe2>
 800d21e:	4602      	mov	r2, r0
 800d220:	460b      	mov	r3, r1
 800d222:	4650      	mov	r0, sl
 800d224:	4659      	mov	r1, fp
 800d226:	f7f3 fa07 	bl	8000638 <__aeabi_dmul>
 800d22a:	a325      	add	r3, pc, #148	; (adr r3, 800d2c0 <__kernel_sin+0x148>)
 800d22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d230:	f7f3 f84a 	bl	80002c8 <__aeabi_dsub>
 800d234:	4642      	mov	r2, r8
 800d236:	464b      	mov	r3, r9
 800d238:	f7f3 f9fe 	bl	8000638 <__aeabi_dmul>
 800d23c:	4602      	mov	r2, r0
 800d23e:	460b      	mov	r3, r1
 800d240:	4620      	mov	r0, r4
 800d242:	4629      	mov	r1, r5
 800d244:	f7f3 f842 	bl	80002cc <__adddf3>
 800d248:	4604      	mov	r4, r0
 800d24a:	460d      	mov	r5, r1
 800d24c:	ec45 4b10 	vmov	d0, r4, r5
 800d250:	b003      	add	sp, #12
 800d252:	ecbd 8b04 	vpop	{d8-d9}
 800d256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d25a:	4b1b      	ldr	r3, [pc, #108]	; (800d2c8 <__kernel_sin+0x150>)
 800d25c:	ec51 0b18 	vmov	r0, r1, d8
 800d260:	2200      	movs	r2, #0
 800d262:	f7f3 f9e9 	bl	8000638 <__aeabi_dmul>
 800d266:	4632      	mov	r2, r6
 800d268:	ec41 0b19 	vmov	d9, r0, r1
 800d26c:	463b      	mov	r3, r7
 800d26e:	4640      	mov	r0, r8
 800d270:	4649      	mov	r1, r9
 800d272:	f7f3 f9e1 	bl	8000638 <__aeabi_dmul>
 800d276:	4602      	mov	r2, r0
 800d278:	460b      	mov	r3, r1
 800d27a:	ec51 0b19 	vmov	r0, r1, d9
 800d27e:	f7f3 f823 	bl	80002c8 <__aeabi_dsub>
 800d282:	4652      	mov	r2, sl
 800d284:	465b      	mov	r3, fp
 800d286:	f7f3 f9d7 	bl	8000638 <__aeabi_dmul>
 800d28a:	ec53 2b18 	vmov	r2, r3, d8
 800d28e:	f7f3 f81b 	bl	80002c8 <__aeabi_dsub>
 800d292:	a30b      	add	r3, pc, #44	; (adr r3, 800d2c0 <__kernel_sin+0x148>)
 800d294:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d298:	4606      	mov	r6, r0
 800d29a:	460f      	mov	r7, r1
 800d29c:	4640      	mov	r0, r8
 800d29e:	4649      	mov	r1, r9
 800d2a0:	f7f3 f9ca 	bl	8000638 <__aeabi_dmul>
 800d2a4:	4602      	mov	r2, r0
 800d2a6:	460b      	mov	r3, r1
 800d2a8:	4630      	mov	r0, r6
 800d2aa:	4639      	mov	r1, r7
 800d2ac:	f7f3 f80e 	bl	80002cc <__adddf3>
 800d2b0:	4602      	mov	r2, r0
 800d2b2:	460b      	mov	r3, r1
 800d2b4:	4620      	mov	r0, r4
 800d2b6:	4629      	mov	r1, r5
 800d2b8:	f7f3 f806 	bl	80002c8 <__aeabi_dsub>
 800d2bc:	e7c4      	b.n	800d248 <__kernel_sin+0xd0>
 800d2be:	bf00      	nop
 800d2c0:	55555549 	.word	0x55555549
 800d2c4:	3fc55555 	.word	0x3fc55555
 800d2c8:	3fe00000 	.word	0x3fe00000
 800d2cc:	5acfd57c 	.word	0x5acfd57c
 800d2d0:	3de5d93a 	.word	0x3de5d93a
 800d2d4:	8a2b9ceb 	.word	0x8a2b9ceb
 800d2d8:	3e5ae5e6 	.word	0x3e5ae5e6
 800d2dc:	57b1fe7d 	.word	0x57b1fe7d
 800d2e0:	3ec71de3 	.word	0x3ec71de3
 800d2e4:	19c161d5 	.word	0x19c161d5
 800d2e8:	3f2a01a0 	.word	0x3f2a01a0
 800d2ec:	1110f8a6 	.word	0x1110f8a6
 800d2f0:	3f811111 	.word	0x3f811111
 800d2f4:	00000000 	.word	0x00000000

0800d2f8 <__ieee754_atan2>:
 800d2f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2fc:	ec57 6b11 	vmov	r6, r7, d1
 800d300:	4273      	negs	r3, r6
 800d302:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800d480 <__ieee754_atan2+0x188>
 800d306:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800d30a:	4333      	orrs	r3, r6
 800d30c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800d310:	4543      	cmp	r3, r8
 800d312:	ec51 0b10 	vmov	r0, r1, d0
 800d316:	ee11 5a10 	vmov	r5, s2
 800d31a:	d80a      	bhi.n	800d332 <__ieee754_atan2+0x3a>
 800d31c:	4244      	negs	r4, r0
 800d31e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d322:	4304      	orrs	r4, r0
 800d324:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800d328:	4544      	cmp	r4, r8
 800d32a:	ee10 9a10 	vmov	r9, s0
 800d32e:	468e      	mov	lr, r1
 800d330:	d907      	bls.n	800d342 <__ieee754_atan2+0x4a>
 800d332:	4632      	mov	r2, r6
 800d334:	463b      	mov	r3, r7
 800d336:	f7f2 ffc9 	bl	80002cc <__adddf3>
 800d33a:	ec41 0b10 	vmov	d0, r0, r1
 800d33e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d342:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800d346:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d34a:	4334      	orrs	r4, r6
 800d34c:	d103      	bne.n	800d356 <__ieee754_atan2+0x5e>
 800d34e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d352:	f7ff bb09 	b.w	800c968 <atan>
 800d356:	17bc      	asrs	r4, r7, #30
 800d358:	f004 0402 	and.w	r4, r4, #2
 800d35c:	ea53 0909 	orrs.w	r9, r3, r9
 800d360:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800d364:	d107      	bne.n	800d376 <__ieee754_atan2+0x7e>
 800d366:	2c02      	cmp	r4, #2
 800d368:	d05f      	beq.n	800d42a <__ieee754_atan2+0x132>
 800d36a:	2c03      	cmp	r4, #3
 800d36c:	d1e5      	bne.n	800d33a <__ieee754_atan2+0x42>
 800d36e:	a140      	add	r1, pc, #256	; (adr r1, 800d470 <__ieee754_atan2+0x178>)
 800d370:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d374:	e7e1      	b.n	800d33a <__ieee754_atan2+0x42>
 800d376:	4315      	orrs	r5, r2
 800d378:	d106      	bne.n	800d388 <__ieee754_atan2+0x90>
 800d37a:	f1be 0f00 	cmp.w	lr, #0
 800d37e:	da5f      	bge.n	800d440 <__ieee754_atan2+0x148>
 800d380:	a13d      	add	r1, pc, #244	; (adr r1, 800d478 <__ieee754_atan2+0x180>)
 800d382:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d386:	e7d8      	b.n	800d33a <__ieee754_atan2+0x42>
 800d388:	4542      	cmp	r2, r8
 800d38a:	d10f      	bne.n	800d3ac <__ieee754_atan2+0xb4>
 800d38c:	4293      	cmp	r3, r2
 800d38e:	f104 34ff 	add.w	r4, r4, #4294967295
 800d392:	d107      	bne.n	800d3a4 <__ieee754_atan2+0xac>
 800d394:	2c02      	cmp	r4, #2
 800d396:	d84c      	bhi.n	800d432 <__ieee754_atan2+0x13a>
 800d398:	4b33      	ldr	r3, [pc, #204]	; (800d468 <__ieee754_atan2+0x170>)
 800d39a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d39e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d3a2:	e7ca      	b.n	800d33a <__ieee754_atan2+0x42>
 800d3a4:	2c02      	cmp	r4, #2
 800d3a6:	d848      	bhi.n	800d43a <__ieee754_atan2+0x142>
 800d3a8:	4b30      	ldr	r3, [pc, #192]	; (800d46c <__ieee754_atan2+0x174>)
 800d3aa:	e7f6      	b.n	800d39a <__ieee754_atan2+0xa2>
 800d3ac:	4543      	cmp	r3, r8
 800d3ae:	d0e4      	beq.n	800d37a <__ieee754_atan2+0x82>
 800d3b0:	1a9b      	subs	r3, r3, r2
 800d3b2:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800d3b6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d3ba:	da1e      	bge.n	800d3fa <__ieee754_atan2+0x102>
 800d3bc:	2f00      	cmp	r7, #0
 800d3be:	da01      	bge.n	800d3c4 <__ieee754_atan2+0xcc>
 800d3c0:	323c      	adds	r2, #60	; 0x3c
 800d3c2:	db1e      	blt.n	800d402 <__ieee754_atan2+0x10a>
 800d3c4:	4632      	mov	r2, r6
 800d3c6:	463b      	mov	r3, r7
 800d3c8:	f7f3 fa60 	bl	800088c <__aeabi_ddiv>
 800d3cc:	ec41 0b10 	vmov	d0, r0, r1
 800d3d0:	f7ff fcbe 	bl	800cd50 <fabs>
 800d3d4:	f7ff fac8 	bl	800c968 <atan>
 800d3d8:	ec51 0b10 	vmov	r0, r1, d0
 800d3dc:	2c01      	cmp	r4, #1
 800d3de:	d013      	beq.n	800d408 <__ieee754_atan2+0x110>
 800d3e0:	2c02      	cmp	r4, #2
 800d3e2:	d015      	beq.n	800d410 <__ieee754_atan2+0x118>
 800d3e4:	2c00      	cmp	r4, #0
 800d3e6:	d0a8      	beq.n	800d33a <__ieee754_atan2+0x42>
 800d3e8:	a317      	add	r3, pc, #92	; (adr r3, 800d448 <__ieee754_atan2+0x150>)
 800d3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ee:	f7f2 ff6b 	bl	80002c8 <__aeabi_dsub>
 800d3f2:	a317      	add	r3, pc, #92	; (adr r3, 800d450 <__ieee754_atan2+0x158>)
 800d3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3f8:	e014      	b.n	800d424 <__ieee754_atan2+0x12c>
 800d3fa:	a117      	add	r1, pc, #92	; (adr r1, 800d458 <__ieee754_atan2+0x160>)
 800d3fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d400:	e7ec      	b.n	800d3dc <__ieee754_atan2+0xe4>
 800d402:	2000      	movs	r0, #0
 800d404:	2100      	movs	r1, #0
 800d406:	e7e9      	b.n	800d3dc <__ieee754_atan2+0xe4>
 800d408:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d40c:	4619      	mov	r1, r3
 800d40e:	e794      	b.n	800d33a <__ieee754_atan2+0x42>
 800d410:	a30d      	add	r3, pc, #52	; (adr r3, 800d448 <__ieee754_atan2+0x150>)
 800d412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d416:	f7f2 ff57 	bl	80002c8 <__aeabi_dsub>
 800d41a:	4602      	mov	r2, r0
 800d41c:	460b      	mov	r3, r1
 800d41e:	a10c      	add	r1, pc, #48	; (adr r1, 800d450 <__ieee754_atan2+0x158>)
 800d420:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d424:	f7f2 ff50 	bl	80002c8 <__aeabi_dsub>
 800d428:	e787      	b.n	800d33a <__ieee754_atan2+0x42>
 800d42a:	a109      	add	r1, pc, #36	; (adr r1, 800d450 <__ieee754_atan2+0x158>)
 800d42c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d430:	e783      	b.n	800d33a <__ieee754_atan2+0x42>
 800d432:	a10b      	add	r1, pc, #44	; (adr r1, 800d460 <__ieee754_atan2+0x168>)
 800d434:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d438:	e77f      	b.n	800d33a <__ieee754_atan2+0x42>
 800d43a:	2000      	movs	r0, #0
 800d43c:	2100      	movs	r1, #0
 800d43e:	e77c      	b.n	800d33a <__ieee754_atan2+0x42>
 800d440:	a105      	add	r1, pc, #20	; (adr r1, 800d458 <__ieee754_atan2+0x160>)
 800d442:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d446:	e778      	b.n	800d33a <__ieee754_atan2+0x42>
 800d448:	33145c07 	.word	0x33145c07
 800d44c:	3ca1a626 	.word	0x3ca1a626
 800d450:	54442d18 	.word	0x54442d18
 800d454:	400921fb 	.word	0x400921fb
 800d458:	54442d18 	.word	0x54442d18
 800d45c:	3ff921fb 	.word	0x3ff921fb
 800d460:	54442d18 	.word	0x54442d18
 800d464:	3fe921fb 	.word	0x3fe921fb
 800d468:	0800f4e8 	.word	0x0800f4e8
 800d46c:	0800f500 	.word	0x0800f500
 800d470:	54442d18 	.word	0x54442d18
 800d474:	c00921fb 	.word	0xc00921fb
 800d478:	54442d18 	.word	0x54442d18
 800d47c:	bff921fb 	.word	0xbff921fb
 800d480:	7ff00000 	.word	0x7ff00000

0800d484 <__ieee754_fmod>:
 800d484:	ec53 2b11 	vmov	r2, r3, d1
 800d488:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
 800d48c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d490:	ea5c 0402 	orrs.w	r4, ip, r2
 800d494:	ec51 0b10 	vmov	r0, r1, d0
 800d498:	ee11 7a10 	vmov	r7, s2
 800d49c:	ee11 ea10 	vmov	lr, s2
 800d4a0:	461e      	mov	r6, r3
 800d4a2:	d00c      	beq.n	800d4be <__ieee754_fmod+0x3a>
 800d4a4:	4c78      	ldr	r4, [pc, #480]	; (800d688 <__ieee754_fmod+0x204>)
 800d4a6:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800d4aa:	45a0      	cmp	r8, r4
 800d4ac:	4689      	mov	r9, r1
 800d4ae:	dc06      	bgt.n	800d4be <__ieee754_fmod+0x3a>
 800d4b0:	4254      	negs	r4, r2
 800d4b2:	4d76      	ldr	r5, [pc, #472]	; (800d68c <__ieee754_fmod+0x208>)
 800d4b4:	4314      	orrs	r4, r2
 800d4b6:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 800d4ba:	42ac      	cmp	r4, r5
 800d4bc:	d909      	bls.n	800d4d2 <__ieee754_fmod+0x4e>
 800d4be:	f7f3 f8bb 	bl	8000638 <__aeabi_dmul>
 800d4c2:	4602      	mov	r2, r0
 800d4c4:	460b      	mov	r3, r1
 800d4c6:	f7f3 f9e1 	bl	800088c <__aeabi_ddiv>
 800d4ca:	ec41 0b10 	vmov	d0, r0, r1
 800d4ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4d2:	45e0      	cmp	r8, ip
 800d4d4:	ee10 aa10 	vmov	sl, s0
 800d4d8:	ee10 4a10 	vmov	r4, s0
 800d4dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800d4e0:	dc09      	bgt.n	800d4f6 <__ieee754_fmod+0x72>
 800d4e2:	dbf2      	blt.n	800d4ca <__ieee754_fmod+0x46>
 800d4e4:	4290      	cmp	r0, r2
 800d4e6:	d3f0      	bcc.n	800d4ca <__ieee754_fmod+0x46>
 800d4e8:	d105      	bne.n	800d4f6 <__ieee754_fmod+0x72>
 800d4ea:	4b69      	ldr	r3, [pc, #420]	; (800d690 <__ieee754_fmod+0x20c>)
 800d4ec:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 800d4f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d4f4:	e7e9      	b.n	800d4ca <__ieee754_fmod+0x46>
 800d4f6:	4a65      	ldr	r2, [pc, #404]	; (800d68c <__ieee754_fmod+0x208>)
 800d4f8:	ea19 0f02 	tst.w	r9, r2
 800d4fc:	d148      	bne.n	800d590 <__ieee754_fmod+0x10c>
 800d4fe:	f1b8 0f00 	cmp.w	r8, #0
 800d502:	d13d      	bne.n	800d580 <__ieee754_fmod+0xfc>
 800d504:	4963      	ldr	r1, [pc, #396]	; (800d694 <__ieee754_fmod+0x210>)
 800d506:	4653      	mov	r3, sl
 800d508:	2b00      	cmp	r3, #0
 800d50a:	dc36      	bgt.n	800d57a <__ieee754_fmod+0xf6>
 800d50c:	4216      	tst	r6, r2
 800d50e:	d14f      	bne.n	800d5b0 <__ieee754_fmod+0x12c>
 800d510:	f1bc 0f00 	cmp.w	ip, #0
 800d514:	d144      	bne.n	800d5a0 <__ieee754_fmod+0x11c>
 800d516:	4a5f      	ldr	r2, [pc, #380]	; (800d694 <__ieee754_fmod+0x210>)
 800d518:	463b      	mov	r3, r7
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	dc3d      	bgt.n	800d59a <__ieee754_fmod+0x116>
 800d51e:	485e      	ldr	r0, [pc, #376]	; (800d698 <__ieee754_fmod+0x214>)
 800d520:	4281      	cmp	r1, r0
 800d522:	db4a      	blt.n	800d5ba <__ieee754_fmod+0x136>
 800d524:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d52c:	485a      	ldr	r0, [pc, #360]	; (800d698 <__ieee754_fmod+0x214>)
 800d52e:	4282      	cmp	r2, r0
 800d530:	db57      	blt.n	800d5e2 <__ieee754_fmod+0x15e>
 800d532:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800d536:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800d53a:	1a89      	subs	r1, r1, r2
 800d53c:	1b98      	subs	r0, r3, r6
 800d53e:	eba4 070e 	sub.w	r7, r4, lr
 800d542:	2900      	cmp	r1, #0
 800d544:	d162      	bne.n	800d60c <__ieee754_fmod+0x188>
 800d546:	4574      	cmp	r4, lr
 800d548:	bf38      	it	cc
 800d54a:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800d54e:	2800      	cmp	r0, #0
 800d550:	bfa4      	itt	ge
 800d552:	463c      	movge	r4, r7
 800d554:	4603      	movge	r3, r0
 800d556:	ea53 0104 	orrs.w	r1, r3, r4
 800d55a:	d0c6      	beq.n	800d4ea <__ieee754_fmod+0x66>
 800d55c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d560:	db69      	blt.n	800d636 <__ieee754_fmod+0x1b2>
 800d562:	494d      	ldr	r1, [pc, #308]	; (800d698 <__ieee754_fmod+0x214>)
 800d564:	428a      	cmp	r2, r1
 800d566:	db6c      	blt.n	800d642 <__ieee754_fmod+0x1be>
 800d568:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d56c:	432b      	orrs	r3, r5
 800d56e:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 800d572:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d576:	4620      	mov	r0, r4
 800d578:	e7a7      	b.n	800d4ca <__ieee754_fmod+0x46>
 800d57a:	3901      	subs	r1, #1
 800d57c:	005b      	lsls	r3, r3, #1
 800d57e:	e7c3      	b.n	800d508 <__ieee754_fmod+0x84>
 800d580:	4945      	ldr	r1, [pc, #276]	; (800d698 <__ieee754_fmod+0x214>)
 800d582:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 800d586:	2b00      	cmp	r3, #0
 800d588:	ddc0      	ble.n	800d50c <__ieee754_fmod+0x88>
 800d58a:	3901      	subs	r1, #1
 800d58c:	005b      	lsls	r3, r3, #1
 800d58e:	e7fa      	b.n	800d586 <__ieee754_fmod+0x102>
 800d590:	ea4f 5128 	mov.w	r1, r8, asr #20
 800d594:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800d598:	e7b8      	b.n	800d50c <__ieee754_fmod+0x88>
 800d59a:	3a01      	subs	r2, #1
 800d59c:	005b      	lsls	r3, r3, #1
 800d59e:	e7bc      	b.n	800d51a <__ieee754_fmod+0x96>
 800d5a0:	4a3d      	ldr	r2, [pc, #244]	; (800d698 <__ieee754_fmod+0x214>)
 800d5a2:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	ddb9      	ble.n	800d51e <__ieee754_fmod+0x9a>
 800d5aa:	3a01      	subs	r2, #1
 800d5ac:	005b      	lsls	r3, r3, #1
 800d5ae:	e7fa      	b.n	800d5a6 <__ieee754_fmod+0x122>
 800d5b0:	ea4f 522c 	mov.w	r2, ip, asr #20
 800d5b4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800d5b8:	e7b1      	b.n	800d51e <__ieee754_fmod+0x9a>
 800d5ba:	1a40      	subs	r0, r0, r1
 800d5bc:	281f      	cmp	r0, #31
 800d5be:	dc0a      	bgt.n	800d5d6 <__ieee754_fmod+0x152>
 800d5c0:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 800d5c4:	fa08 f800 	lsl.w	r8, r8, r0
 800d5c8:	fa2a f303 	lsr.w	r3, sl, r3
 800d5cc:	ea43 0308 	orr.w	r3, r3, r8
 800d5d0:	fa0a f400 	lsl.w	r4, sl, r0
 800d5d4:	e7aa      	b.n	800d52c <__ieee754_fmod+0xa8>
 800d5d6:	4b31      	ldr	r3, [pc, #196]	; (800d69c <__ieee754_fmod+0x218>)
 800d5d8:	1a5b      	subs	r3, r3, r1
 800d5da:	fa0a f303 	lsl.w	r3, sl, r3
 800d5de:	2400      	movs	r4, #0
 800d5e0:	e7a4      	b.n	800d52c <__ieee754_fmod+0xa8>
 800d5e2:	1a80      	subs	r0, r0, r2
 800d5e4:	281f      	cmp	r0, #31
 800d5e6:	dc0a      	bgt.n	800d5fe <__ieee754_fmod+0x17a>
 800d5e8:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 800d5ec:	fa0c fc00 	lsl.w	ip, ip, r0
 800d5f0:	fa27 f606 	lsr.w	r6, r7, r6
 800d5f4:	ea46 060c 	orr.w	r6, r6, ip
 800d5f8:	fa07 fe00 	lsl.w	lr, r7, r0
 800d5fc:	e79d      	b.n	800d53a <__ieee754_fmod+0xb6>
 800d5fe:	4e27      	ldr	r6, [pc, #156]	; (800d69c <__ieee754_fmod+0x218>)
 800d600:	1ab6      	subs	r6, r6, r2
 800d602:	fa07 f606 	lsl.w	r6, r7, r6
 800d606:	f04f 0e00 	mov.w	lr, #0
 800d60a:	e796      	b.n	800d53a <__ieee754_fmod+0xb6>
 800d60c:	4574      	cmp	r4, lr
 800d60e:	bf38      	it	cc
 800d610:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800d614:	2800      	cmp	r0, #0
 800d616:	da05      	bge.n	800d624 <__ieee754_fmod+0x1a0>
 800d618:	0fe0      	lsrs	r0, r4, #31
 800d61a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800d61e:	0064      	lsls	r4, r4, #1
 800d620:	3901      	subs	r1, #1
 800d622:	e78b      	b.n	800d53c <__ieee754_fmod+0xb8>
 800d624:	ea50 0307 	orrs.w	r3, r0, r7
 800d628:	f43f af5f 	beq.w	800d4ea <__ieee754_fmod+0x66>
 800d62c:	0ffb      	lsrs	r3, r7, #31
 800d62e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800d632:	007c      	lsls	r4, r7, #1
 800d634:	e7f4      	b.n	800d620 <__ieee754_fmod+0x19c>
 800d636:	0fe1      	lsrs	r1, r4, #31
 800d638:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800d63c:	0064      	lsls	r4, r4, #1
 800d63e:	3a01      	subs	r2, #1
 800d640:	e78c      	b.n	800d55c <__ieee754_fmod+0xd8>
 800d642:	1a89      	subs	r1, r1, r2
 800d644:	2914      	cmp	r1, #20
 800d646:	dc0a      	bgt.n	800d65e <__ieee754_fmod+0x1da>
 800d648:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800d64c:	fa03 f202 	lsl.w	r2, r3, r2
 800d650:	40cc      	lsrs	r4, r1
 800d652:	4322      	orrs	r2, r4
 800d654:	410b      	asrs	r3, r1
 800d656:	ea43 0105 	orr.w	r1, r3, r5
 800d65a:	4610      	mov	r0, r2
 800d65c:	e735      	b.n	800d4ca <__ieee754_fmod+0x46>
 800d65e:	291f      	cmp	r1, #31
 800d660:	dc07      	bgt.n	800d672 <__ieee754_fmod+0x1ee>
 800d662:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800d666:	40cc      	lsrs	r4, r1
 800d668:	fa03 f202 	lsl.w	r2, r3, r2
 800d66c:	4322      	orrs	r2, r4
 800d66e:	462b      	mov	r3, r5
 800d670:	e7f1      	b.n	800d656 <__ieee754_fmod+0x1d2>
 800d672:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 800d676:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d67a:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 800d67e:	32e2      	adds	r2, #226	; 0xe2
 800d680:	fa43 f202 	asr.w	r2, r3, r2
 800d684:	e7f3      	b.n	800d66e <__ieee754_fmod+0x1ea>
 800d686:	bf00      	nop
 800d688:	7fefffff 	.word	0x7fefffff
 800d68c:	7ff00000 	.word	0x7ff00000
 800d690:	0800f518 	.word	0x0800f518
 800d694:	fffffbed 	.word	0xfffffbed
 800d698:	fffffc02 	.word	0xfffffc02
 800d69c:	fffffbe2 	.word	0xfffffbe2

0800d6a0 <__ieee754_pow>:
 800d6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6a4:	ed2d 8b06 	vpush	{d8-d10}
 800d6a8:	b089      	sub	sp, #36	; 0x24
 800d6aa:	ed8d 1b00 	vstr	d1, [sp]
 800d6ae:	e9dd 2900 	ldrd	r2, r9, [sp]
 800d6b2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800d6b6:	ea58 0102 	orrs.w	r1, r8, r2
 800d6ba:	ec57 6b10 	vmov	r6, r7, d0
 800d6be:	d115      	bne.n	800d6ec <__ieee754_pow+0x4c>
 800d6c0:	19b3      	adds	r3, r6, r6
 800d6c2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800d6c6:	4152      	adcs	r2, r2
 800d6c8:	4299      	cmp	r1, r3
 800d6ca:	4b89      	ldr	r3, [pc, #548]	; (800d8f0 <__ieee754_pow+0x250>)
 800d6cc:	4193      	sbcs	r3, r2
 800d6ce:	f080 84d1 	bcs.w	800e074 <__ieee754_pow+0x9d4>
 800d6d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d6d6:	4630      	mov	r0, r6
 800d6d8:	4639      	mov	r1, r7
 800d6da:	f7f2 fdf7 	bl	80002cc <__adddf3>
 800d6de:	ec41 0b10 	vmov	d0, r0, r1
 800d6e2:	b009      	add	sp, #36	; 0x24
 800d6e4:	ecbd 8b06 	vpop	{d8-d10}
 800d6e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6ec:	4b81      	ldr	r3, [pc, #516]	; (800d8f4 <__ieee754_pow+0x254>)
 800d6ee:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800d6f2:	429c      	cmp	r4, r3
 800d6f4:	ee10 aa10 	vmov	sl, s0
 800d6f8:	463d      	mov	r5, r7
 800d6fa:	dc06      	bgt.n	800d70a <__ieee754_pow+0x6a>
 800d6fc:	d101      	bne.n	800d702 <__ieee754_pow+0x62>
 800d6fe:	2e00      	cmp	r6, #0
 800d700:	d1e7      	bne.n	800d6d2 <__ieee754_pow+0x32>
 800d702:	4598      	cmp	r8, r3
 800d704:	dc01      	bgt.n	800d70a <__ieee754_pow+0x6a>
 800d706:	d10f      	bne.n	800d728 <__ieee754_pow+0x88>
 800d708:	b172      	cbz	r2, 800d728 <__ieee754_pow+0x88>
 800d70a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800d70e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800d712:	ea55 050a 	orrs.w	r5, r5, sl
 800d716:	d1dc      	bne.n	800d6d2 <__ieee754_pow+0x32>
 800d718:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d71c:	18db      	adds	r3, r3, r3
 800d71e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800d722:	4152      	adcs	r2, r2
 800d724:	429d      	cmp	r5, r3
 800d726:	e7d0      	b.n	800d6ca <__ieee754_pow+0x2a>
 800d728:	2d00      	cmp	r5, #0
 800d72a:	da3b      	bge.n	800d7a4 <__ieee754_pow+0x104>
 800d72c:	4b72      	ldr	r3, [pc, #456]	; (800d8f8 <__ieee754_pow+0x258>)
 800d72e:	4598      	cmp	r8, r3
 800d730:	dc51      	bgt.n	800d7d6 <__ieee754_pow+0x136>
 800d732:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800d736:	4598      	cmp	r8, r3
 800d738:	f340 84ab 	ble.w	800e092 <__ieee754_pow+0x9f2>
 800d73c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d740:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800d744:	2b14      	cmp	r3, #20
 800d746:	dd0f      	ble.n	800d768 <__ieee754_pow+0xc8>
 800d748:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800d74c:	fa22 f103 	lsr.w	r1, r2, r3
 800d750:	fa01 f303 	lsl.w	r3, r1, r3
 800d754:	4293      	cmp	r3, r2
 800d756:	f040 849c 	bne.w	800e092 <__ieee754_pow+0x9f2>
 800d75a:	f001 0101 	and.w	r1, r1, #1
 800d75e:	f1c1 0302 	rsb	r3, r1, #2
 800d762:	9304      	str	r3, [sp, #16]
 800d764:	b182      	cbz	r2, 800d788 <__ieee754_pow+0xe8>
 800d766:	e05f      	b.n	800d828 <__ieee754_pow+0x188>
 800d768:	2a00      	cmp	r2, #0
 800d76a:	d15b      	bne.n	800d824 <__ieee754_pow+0x184>
 800d76c:	f1c3 0314 	rsb	r3, r3, #20
 800d770:	fa48 f103 	asr.w	r1, r8, r3
 800d774:	fa01 f303 	lsl.w	r3, r1, r3
 800d778:	4543      	cmp	r3, r8
 800d77a:	f040 8487 	bne.w	800e08c <__ieee754_pow+0x9ec>
 800d77e:	f001 0101 	and.w	r1, r1, #1
 800d782:	f1c1 0302 	rsb	r3, r1, #2
 800d786:	9304      	str	r3, [sp, #16]
 800d788:	4b5c      	ldr	r3, [pc, #368]	; (800d8fc <__ieee754_pow+0x25c>)
 800d78a:	4598      	cmp	r8, r3
 800d78c:	d132      	bne.n	800d7f4 <__ieee754_pow+0x154>
 800d78e:	f1b9 0f00 	cmp.w	r9, #0
 800d792:	f280 8477 	bge.w	800e084 <__ieee754_pow+0x9e4>
 800d796:	4959      	ldr	r1, [pc, #356]	; (800d8fc <__ieee754_pow+0x25c>)
 800d798:	4632      	mov	r2, r6
 800d79a:	463b      	mov	r3, r7
 800d79c:	2000      	movs	r0, #0
 800d79e:	f7f3 f875 	bl	800088c <__aeabi_ddiv>
 800d7a2:	e79c      	b.n	800d6de <__ieee754_pow+0x3e>
 800d7a4:	2300      	movs	r3, #0
 800d7a6:	9304      	str	r3, [sp, #16]
 800d7a8:	2a00      	cmp	r2, #0
 800d7aa:	d13d      	bne.n	800d828 <__ieee754_pow+0x188>
 800d7ac:	4b51      	ldr	r3, [pc, #324]	; (800d8f4 <__ieee754_pow+0x254>)
 800d7ae:	4598      	cmp	r8, r3
 800d7b0:	d1ea      	bne.n	800d788 <__ieee754_pow+0xe8>
 800d7b2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800d7b6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d7ba:	ea53 030a 	orrs.w	r3, r3, sl
 800d7be:	f000 8459 	beq.w	800e074 <__ieee754_pow+0x9d4>
 800d7c2:	4b4f      	ldr	r3, [pc, #316]	; (800d900 <__ieee754_pow+0x260>)
 800d7c4:	429c      	cmp	r4, r3
 800d7c6:	dd08      	ble.n	800d7da <__ieee754_pow+0x13a>
 800d7c8:	f1b9 0f00 	cmp.w	r9, #0
 800d7cc:	f2c0 8456 	blt.w	800e07c <__ieee754_pow+0x9dc>
 800d7d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d7d4:	e783      	b.n	800d6de <__ieee754_pow+0x3e>
 800d7d6:	2302      	movs	r3, #2
 800d7d8:	e7e5      	b.n	800d7a6 <__ieee754_pow+0x106>
 800d7da:	f1b9 0f00 	cmp.w	r9, #0
 800d7de:	f04f 0000 	mov.w	r0, #0
 800d7e2:	f04f 0100 	mov.w	r1, #0
 800d7e6:	f6bf af7a 	bge.w	800d6de <__ieee754_pow+0x3e>
 800d7ea:	e9dd 0300 	ldrd	r0, r3, [sp]
 800d7ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d7f2:	e774      	b.n	800d6de <__ieee754_pow+0x3e>
 800d7f4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800d7f8:	d106      	bne.n	800d808 <__ieee754_pow+0x168>
 800d7fa:	4632      	mov	r2, r6
 800d7fc:	463b      	mov	r3, r7
 800d7fe:	4630      	mov	r0, r6
 800d800:	4639      	mov	r1, r7
 800d802:	f7f2 ff19 	bl	8000638 <__aeabi_dmul>
 800d806:	e76a      	b.n	800d6de <__ieee754_pow+0x3e>
 800d808:	4b3e      	ldr	r3, [pc, #248]	; (800d904 <__ieee754_pow+0x264>)
 800d80a:	4599      	cmp	r9, r3
 800d80c:	d10c      	bne.n	800d828 <__ieee754_pow+0x188>
 800d80e:	2d00      	cmp	r5, #0
 800d810:	db0a      	blt.n	800d828 <__ieee754_pow+0x188>
 800d812:	ec47 6b10 	vmov	d0, r6, r7
 800d816:	b009      	add	sp, #36	; 0x24
 800d818:	ecbd 8b06 	vpop	{d8-d10}
 800d81c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d820:	f7ff bb06 	b.w	800ce30 <__ieee754_sqrt>
 800d824:	2300      	movs	r3, #0
 800d826:	9304      	str	r3, [sp, #16]
 800d828:	ec47 6b10 	vmov	d0, r6, r7
 800d82c:	f7ff fa90 	bl	800cd50 <fabs>
 800d830:	ec51 0b10 	vmov	r0, r1, d0
 800d834:	f1ba 0f00 	cmp.w	sl, #0
 800d838:	d129      	bne.n	800d88e <__ieee754_pow+0x1ee>
 800d83a:	b124      	cbz	r4, 800d846 <__ieee754_pow+0x1a6>
 800d83c:	4b2f      	ldr	r3, [pc, #188]	; (800d8fc <__ieee754_pow+0x25c>)
 800d83e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800d842:	429a      	cmp	r2, r3
 800d844:	d123      	bne.n	800d88e <__ieee754_pow+0x1ee>
 800d846:	f1b9 0f00 	cmp.w	r9, #0
 800d84a:	da05      	bge.n	800d858 <__ieee754_pow+0x1b8>
 800d84c:	4602      	mov	r2, r0
 800d84e:	460b      	mov	r3, r1
 800d850:	2000      	movs	r0, #0
 800d852:	492a      	ldr	r1, [pc, #168]	; (800d8fc <__ieee754_pow+0x25c>)
 800d854:	f7f3 f81a 	bl	800088c <__aeabi_ddiv>
 800d858:	2d00      	cmp	r5, #0
 800d85a:	f6bf af40 	bge.w	800d6de <__ieee754_pow+0x3e>
 800d85e:	9b04      	ldr	r3, [sp, #16]
 800d860:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800d864:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d868:	431c      	orrs	r4, r3
 800d86a:	d108      	bne.n	800d87e <__ieee754_pow+0x1de>
 800d86c:	4602      	mov	r2, r0
 800d86e:	460b      	mov	r3, r1
 800d870:	4610      	mov	r0, r2
 800d872:	4619      	mov	r1, r3
 800d874:	f7f2 fd28 	bl	80002c8 <__aeabi_dsub>
 800d878:	4602      	mov	r2, r0
 800d87a:	460b      	mov	r3, r1
 800d87c:	e78f      	b.n	800d79e <__ieee754_pow+0xfe>
 800d87e:	9b04      	ldr	r3, [sp, #16]
 800d880:	2b01      	cmp	r3, #1
 800d882:	f47f af2c 	bne.w	800d6de <__ieee754_pow+0x3e>
 800d886:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d88a:	4619      	mov	r1, r3
 800d88c:	e727      	b.n	800d6de <__ieee754_pow+0x3e>
 800d88e:	0feb      	lsrs	r3, r5, #31
 800d890:	3b01      	subs	r3, #1
 800d892:	9306      	str	r3, [sp, #24]
 800d894:	9a06      	ldr	r2, [sp, #24]
 800d896:	9b04      	ldr	r3, [sp, #16]
 800d898:	4313      	orrs	r3, r2
 800d89a:	d102      	bne.n	800d8a2 <__ieee754_pow+0x202>
 800d89c:	4632      	mov	r2, r6
 800d89e:	463b      	mov	r3, r7
 800d8a0:	e7e6      	b.n	800d870 <__ieee754_pow+0x1d0>
 800d8a2:	4b19      	ldr	r3, [pc, #100]	; (800d908 <__ieee754_pow+0x268>)
 800d8a4:	4598      	cmp	r8, r3
 800d8a6:	f340 80fb 	ble.w	800daa0 <__ieee754_pow+0x400>
 800d8aa:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800d8ae:	4598      	cmp	r8, r3
 800d8b0:	4b13      	ldr	r3, [pc, #76]	; (800d900 <__ieee754_pow+0x260>)
 800d8b2:	dd0c      	ble.n	800d8ce <__ieee754_pow+0x22e>
 800d8b4:	429c      	cmp	r4, r3
 800d8b6:	dc0f      	bgt.n	800d8d8 <__ieee754_pow+0x238>
 800d8b8:	f1b9 0f00 	cmp.w	r9, #0
 800d8bc:	da0f      	bge.n	800d8de <__ieee754_pow+0x23e>
 800d8be:	2000      	movs	r0, #0
 800d8c0:	b009      	add	sp, #36	; 0x24
 800d8c2:	ecbd 8b06 	vpop	{d8-d10}
 800d8c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8ca:	f000 bec2 	b.w	800e652 <__math_oflow>
 800d8ce:	429c      	cmp	r4, r3
 800d8d0:	dbf2      	blt.n	800d8b8 <__ieee754_pow+0x218>
 800d8d2:	4b0a      	ldr	r3, [pc, #40]	; (800d8fc <__ieee754_pow+0x25c>)
 800d8d4:	429c      	cmp	r4, r3
 800d8d6:	dd19      	ble.n	800d90c <__ieee754_pow+0x26c>
 800d8d8:	f1b9 0f00 	cmp.w	r9, #0
 800d8dc:	dcef      	bgt.n	800d8be <__ieee754_pow+0x21e>
 800d8de:	2000      	movs	r0, #0
 800d8e0:	b009      	add	sp, #36	; 0x24
 800d8e2:	ecbd 8b06 	vpop	{d8-d10}
 800d8e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8ea:	f000 bea9 	b.w	800e640 <__math_uflow>
 800d8ee:	bf00      	nop
 800d8f0:	fff00000 	.word	0xfff00000
 800d8f4:	7ff00000 	.word	0x7ff00000
 800d8f8:	433fffff 	.word	0x433fffff
 800d8fc:	3ff00000 	.word	0x3ff00000
 800d900:	3fefffff 	.word	0x3fefffff
 800d904:	3fe00000 	.word	0x3fe00000
 800d908:	41e00000 	.word	0x41e00000
 800d90c:	4b60      	ldr	r3, [pc, #384]	; (800da90 <__ieee754_pow+0x3f0>)
 800d90e:	2200      	movs	r2, #0
 800d910:	f7f2 fcda 	bl	80002c8 <__aeabi_dsub>
 800d914:	a354      	add	r3, pc, #336	; (adr r3, 800da68 <__ieee754_pow+0x3c8>)
 800d916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d91a:	4604      	mov	r4, r0
 800d91c:	460d      	mov	r5, r1
 800d91e:	f7f2 fe8b 	bl	8000638 <__aeabi_dmul>
 800d922:	a353      	add	r3, pc, #332	; (adr r3, 800da70 <__ieee754_pow+0x3d0>)
 800d924:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d928:	4606      	mov	r6, r0
 800d92a:	460f      	mov	r7, r1
 800d92c:	4620      	mov	r0, r4
 800d92e:	4629      	mov	r1, r5
 800d930:	f7f2 fe82 	bl	8000638 <__aeabi_dmul>
 800d934:	4b57      	ldr	r3, [pc, #348]	; (800da94 <__ieee754_pow+0x3f4>)
 800d936:	4682      	mov	sl, r0
 800d938:	468b      	mov	fp, r1
 800d93a:	2200      	movs	r2, #0
 800d93c:	4620      	mov	r0, r4
 800d93e:	4629      	mov	r1, r5
 800d940:	f7f2 fe7a 	bl	8000638 <__aeabi_dmul>
 800d944:	4602      	mov	r2, r0
 800d946:	460b      	mov	r3, r1
 800d948:	a14b      	add	r1, pc, #300	; (adr r1, 800da78 <__ieee754_pow+0x3d8>)
 800d94a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d94e:	f7f2 fcbb 	bl	80002c8 <__aeabi_dsub>
 800d952:	4622      	mov	r2, r4
 800d954:	462b      	mov	r3, r5
 800d956:	f7f2 fe6f 	bl	8000638 <__aeabi_dmul>
 800d95a:	4602      	mov	r2, r0
 800d95c:	460b      	mov	r3, r1
 800d95e:	2000      	movs	r0, #0
 800d960:	494d      	ldr	r1, [pc, #308]	; (800da98 <__ieee754_pow+0x3f8>)
 800d962:	f7f2 fcb1 	bl	80002c8 <__aeabi_dsub>
 800d966:	4622      	mov	r2, r4
 800d968:	4680      	mov	r8, r0
 800d96a:	4689      	mov	r9, r1
 800d96c:	462b      	mov	r3, r5
 800d96e:	4620      	mov	r0, r4
 800d970:	4629      	mov	r1, r5
 800d972:	f7f2 fe61 	bl	8000638 <__aeabi_dmul>
 800d976:	4602      	mov	r2, r0
 800d978:	460b      	mov	r3, r1
 800d97a:	4640      	mov	r0, r8
 800d97c:	4649      	mov	r1, r9
 800d97e:	f7f2 fe5b 	bl	8000638 <__aeabi_dmul>
 800d982:	a33f      	add	r3, pc, #252	; (adr r3, 800da80 <__ieee754_pow+0x3e0>)
 800d984:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d988:	f7f2 fe56 	bl	8000638 <__aeabi_dmul>
 800d98c:	4602      	mov	r2, r0
 800d98e:	460b      	mov	r3, r1
 800d990:	4650      	mov	r0, sl
 800d992:	4659      	mov	r1, fp
 800d994:	f7f2 fc98 	bl	80002c8 <__aeabi_dsub>
 800d998:	4602      	mov	r2, r0
 800d99a:	460b      	mov	r3, r1
 800d99c:	4680      	mov	r8, r0
 800d99e:	4689      	mov	r9, r1
 800d9a0:	4630      	mov	r0, r6
 800d9a2:	4639      	mov	r1, r7
 800d9a4:	f7f2 fc92 	bl	80002cc <__adddf3>
 800d9a8:	2000      	movs	r0, #0
 800d9aa:	4632      	mov	r2, r6
 800d9ac:	463b      	mov	r3, r7
 800d9ae:	4604      	mov	r4, r0
 800d9b0:	460d      	mov	r5, r1
 800d9b2:	f7f2 fc89 	bl	80002c8 <__aeabi_dsub>
 800d9b6:	4602      	mov	r2, r0
 800d9b8:	460b      	mov	r3, r1
 800d9ba:	4640      	mov	r0, r8
 800d9bc:	4649      	mov	r1, r9
 800d9be:	f7f2 fc83 	bl	80002c8 <__aeabi_dsub>
 800d9c2:	9b04      	ldr	r3, [sp, #16]
 800d9c4:	9a06      	ldr	r2, [sp, #24]
 800d9c6:	3b01      	subs	r3, #1
 800d9c8:	4313      	orrs	r3, r2
 800d9ca:	4682      	mov	sl, r0
 800d9cc:	468b      	mov	fp, r1
 800d9ce:	f040 81e7 	bne.w	800dda0 <__ieee754_pow+0x700>
 800d9d2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800da88 <__ieee754_pow+0x3e8>
 800d9d6:	eeb0 8a47 	vmov.f32	s16, s14
 800d9da:	eef0 8a67 	vmov.f32	s17, s15
 800d9de:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d9e2:	2600      	movs	r6, #0
 800d9e4:	4632      	mov	r2, r6
 800d9e6:	463b      	mov	r3, r7
 800d9e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d9ec:	f7f2 fc6c 	bl	80002c8 <__aeabi_dsub>
 800d9f0:	4622      	mov	r2, r4
 800d9f2:	462b      	mov	r3, r5
 800d9f4:	f7f2 fe20 	bl	8000638 <__aeabi_dmul>
 800d9f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d9fc:	4680      	mov	r8, r0
 800d9fe:	4689      	mov	r9, r1
 800da00:	4650      	mov	r0, sl
 800da02:	4659      	mov	r1, fp
 800da04:	f7f2 fe18 	bl	8000638 <__aeabi_dmul>
 800da08:	4602      	mov	r2, r0
 800da0a:	460b      	mov	r3, r1
 800da0c:	4640      	mov	r0, r8
 800da0e:	4649      	mov	r1, r9
 800da10:	f7f2 fc5c 	bl	80002cc <__adddf3>
 800da14:	4632      	mov	r2, r6
 800da16:	463b      	mov	r3, r7
 800da18:	4680      	mov	r8, r0
 800da1a:	4689      	mov	r9, r1
 800da1c:	4620      	mov	r0, r4
 800da1e:	4629      	mov	r1, r5
 800da20:	f7f2 fe0a 	bl	8000638 <__aeabi_dmul>
 800da24:	460b      	mov	r3, r1
 800da26:	4604      	mov	r4, r0
 800da28:	460d      	mov	r5, r1
 800da2a:	4602      	mov	r2, r0
 800da2c:	4649      	mov	r1, r9
 800da2e:	4640      	mov	r0, r8
 800da30:	f7f2 fc4c 	bl	80002cc <__adddf3>
 800da34:	4b19      	ldr	r3, [pc, #100]	; (800da9c <__ieee754_pow+0x3fc>)
 800da36:	4299      	cmp	r1, r3
 800da38:	ec45 4b19 	vmov	d9, r4, r5
 800da3c:	4606      	mov	r6, r0
 800da3e:	460f      	mov	r7, r1
 800da40:	468b      	mov	fp, r1
 800da42:	f340 82f0 	ble.w	800e026 <__ieee754_pow+0x986>
 800da46:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800da4a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800da4e:	4303      	orrs	r3, r0
 800da50:	f000 81e4 	beq.w	800de1c <__ieee754_pow+0x77c>
 800da54:	ec51 0b18 	vmov	r0, r1, d8
 800da58:	2200      	movs	r2, #0
 800da5a:	2300      	movs	r3, #0
 800da5c:	f7f3 f85e 	bl	8000b1c <__aeabi_dcmplt>
 800da60:	3800      	subs	r0, #0
 800da62:	bf18      	it	ne
 800da64:	2001      	movne	r0, #1
 800da66:	e72b      	b.n	800d8c0 <__ieee754_pow+0x220>
 800da68:	60000000 	.word	0x60000000
 800da6c:	3ff71547 	.word	0x3ff71547
 800da70:	f85ddf44 	.word	0xf85ddf44
 800da74:	3e54ae0b 	.word	0x3e54ae0b
 800da78:	55555555 	.word	0x55555555
 800da7c:	3fd55555 	.word	0x3fd55555
 800da80:	652b82fe 	.word	0x652b82fe
 800da84:	3ff71547 	.word	0x3ff71547
 800da88:	00000000 	.word	0x00000000
 800da8c:	bff00000 	.word	0xbff00000
 800da90:	3ff00000 	.word	0x3ff00000
 800da94:	3fd00000 	.word	0x3fd00000
 800da98:	3fe00000 	.word	0x3fe00000
 800da9c:	408fffff 	.word	0x408fffff
 800daa0:	4bd5      	ldr	r3, [pc, #852]	; (800ddf8 <__ieee754_pow+0x758>)
 800daa2:	402b      	ands	r3, r5
 800daa4:	2200      	movs	r2, #0
 800daa6:	b92b      	cbnz	r3, 800dab4 <__ieee754_pow+0x414>
 800daa8:	4bd4      	ldr	r3, [pc, #848]	; (800ddfc <__ieee754_pow+0x75c>)
 800daaa:	f7f2 fdc5 	bl	8000638 <__aeabi_dmul>
 800daae:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800dab2:	460c      	mov	r4, r1
 800dab4:	1523      	asrs	r3, r4, #20
 800dab6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800daba:	4413      	add	r3, r2
 800dabc:	9305      	str	r3, [sp, #20]
 800dabe:	4bd0      	ldr	r3, [pc, #832]	; (800de00 <__ieee754_pow+0x760>)
 800dac0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800dac4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800dac8:	429c      	cmp	r4, r3
 800daca:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800dace:	dd08      	ble.n	800dae2 <__ieee754_pow+0x442>
 800dad0:	4bcc      	ldr	r3, [pc, #816]	; (800de04 <__ieee754_pow+0x764>)
 800dad2:	429c      	cmp	r4, r3
 800dad4:	f340 8162 	ble.w	800dd9c <__ieee754_pow+0x6fc>
 800dad8:	9b05      	ldr	r3, [sp, #20]
 800dada:	3301      	adds	r3, #1
 800dadc:	9305      	str	r3, [sp, #20]
 800dade:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800dae2:	2400      	movs	r4, #0
 800dae4:	00e3      	lsls	r3, r4, #3
 800dae6:	9307      	str	r3, [sp, #28]
 800dae8:	4bc7      	ldr	r3, [pc, #796]	; (800de08 <__ieee754_pow+0x768>)
 800daea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800daee:	ed93 7b00 	vldr	d7, [r3]
 800daf2:	4629      	mov	r1, r5
 800daf4:	ec53 2b17 	vmov	r2, r3, d7
 800daf8:	eeb0 9a47 	vmov.f32	s18, s14
 800dafc:	eef0 9a67 	vmov.f32	s19, s15
 800db00:	4682      	mov	sl, r0
 800db02:	f7f2 fbe1 	bl	80002c8 <__aeabi_dsub>
 800db06:	4652      	mov	r2, sl
 800db08:	4606      	mov	r6, r0
 800db0a:	460f      	mov	r7, r1
 800db0c:	462b      	mov	r3, r5
 800db0e:	ec51 0b19 	vmov	r0, r1, d9
 800db12:	f7f2 fbdb 	bl	80002cc <__adddf3>
 800db16:	4602      	mov	r2, r0
 800db18:	460b      	mov	r3, r1
 800db1a:	2000      	movs	r0, #0
 800db1c:	49bb      	ldr	r1, [pc, #748]	; (800de0c <__ieee754_pow+0x76c>)
 800db1e:	f7f2 feb5 	bl	800088c <__aeabi_ddiv>
 800db22:	ec41 0b1a 	vmov	d10, r0, r1
 800db26:	4602      	mov	r2, r0
 800db28:	460b      	mov	r3, r1
 800db2a:	4630      	mov	r0, r6
 800db2c:	4639      	mov	r1, r7
 800db2e:	f7f2 fd83 	bl	8000638 <__aeabi_dmul>
 800db32:	2300      	movs	r3, #0
 800db34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db38:	9302      	str	r3, [sp, #8]
 800db3a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800db3e:	46ab      	mov	fp, r5
 800db40:	106d      	asrs	r5, r5, #1
 800db42:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800db46:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800db4a:	ec41 0b18 	vmov	d8, r0, r1
 800db4e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800db52:	2200      	movs	r2, #0
 800db54:	4640      	mov	r0, r8
 800db56:	4649      	mov	r1, r9
 800db58:	4614      	mov	r4, r2
 800db5a:	461d      	mov	r5, r3
 800db5c:	f7f2 fd6c 	bl	8000638 <__aeabi_dmul>
 800db60:	4602      	mov	r2, r0
 800db62:	460b      	mov	r3, r1
 800db64:	4630      	mov	r0, r6
 800db66:	4639      	mov	r1, r7
 800db68:	f7f2 fbae 	bl	80002c8 <__aeabi_dsub>
 800db6c:	ec53 2b19 	vmov	r2, r3, d9
 800db70:	4606      	mov	r6, r0
 800db72:	460f      	mov	r7, r1
 800db74:	4620      	mov	r0, r4
 800db76:	4629      	mov	r1, r5
 800db78:	f7f2 fba6 	bl	80002c8 <__aeabi_dsub>
 800db7c:	4602      	mov	r2, r0
 800db7e:	460b      	mov	r3, r1
 800db80:	4650      	mov	r0, sl
 800db82:	4659      	mov	r1, fp
 800db84:	f7f2 fba0 	bl	80002c8 <__aeabi_dsub>
 800db88:	4642      	mov	r2, r8
 800db8a:	464b      	mov	r3, r9
 800db8c:	f7f2 fd54 	bl	8000638 <__aeabi_dmul>
 800db90:	4602      	mov	r2, r0
 800db92:	460b      	mov	r3, r1
 800db94:	4630      	mov	r0, r6
 800db96:	4639      	mov	r1, r7
 800db98:	f7f2 fb96 	bl	80002c8 <__aeabi_dsub>
 800db9c:	ec53 2b1a 	vmov	r2, r3, d10
 800dba0:	f7f2 fd4a 	bl	8000638 <__aeabi_dmul>
 800dba4:	ec53 2b18 	vmov	r2, r3, d8
 800dba8:	ec41 0b19 	vmov	d9, r0, r1
 800dbac:	ec51 0b18 	vmov	r0, r1, d8
 800dbb0:	f7f2 fd42 	bl	8000638 <__aeabi_dmul>
 800dbb4:	a37c      	add	r3, pc, #496	; (adr r3, 800dda8 <__ieee754_pow+0x708>)
 800dbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbba:	4604      	mov	r4, r0
 800dbbc:	460d      	mov	r5, r1
 800dbbe:	f7f2 fd3b 	bl	8000638 <__aeabi_dmul>
 800dbc2:	a37b      	add	r3, pc, #492	; (adr r3, 800ddb0 <__ieee754_pow+0x710>)
 800dbc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbc8:	f7f2 fb80 	bl	80002cc <__adddf3>
 800dbcc:	4622      	mov	r2, r4
 800dbce:	462b      	mov	r3, r5
 800dbd0:	f7f2 fd32 	bl	8000638 <__aeabi_dmul>
 800dbd4:	a378      	add	r3, pc, #480	; (adr r3, 800ddb8 <__ieee754_pow+0x718>)
 800dbd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbda:	f7f2 fb77 	bl	80002cc <__adddf3>
 800dbde:	4622      	mov	r2, r4
 800dbe0:	462b      	mov	r3, r5
 800dbe2:	f7f2 fd29 	bl	8000638 <__aeabi_dmul>
 800dbe6:	a376      	add	r3, pc, #472	; (adr r3, 800ddc0 <__ieee754_pow+0x720>)
 800dbe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbec:	f7f2 fb6e 	bl	80002cc <__adddf3>
 800dbf0:	4622      	mov	r2, r4
 800dbf2:	462b      	mov	r3, r5
 800dbf4:	f7f2 fd20 	bl	8000638 <__aeabi_dmul>
 800dbf8:	a373      	add	r3, pc, #460	; (adr r3, 800ddc8 <__ieee754_pow+0x728>)
 800dbfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbfe:	f7f2 fb65 	bl	80002cc <__adddf3>
 800dc02:	4622      	mov	r2, r4
 800dc04:	462b      	mov	r3, r5
 800dc06:	f7f2 fd17 	bl	8000638 <__aeabi_dmul>
 800dc0a:	a371      	add	r3, pc, #452	; (adr r3, 800ddd0 <__ieee754_pow+0x730>)
 800dc0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc10:	f7f2 fb5c 	bl	80002cc <__adddf3>
 800dc14:	4622      	mov	r2, r4
 800dc16:	4606      	mov	r6, r0
 800dc18:	460f      	mov	r7, r1
 800dc1a:	462b      	mov	r3, r5
 800dc1c:	4620      	mov	r0, r4
 800dc1e:	4629      	mov	r1, r5
 800dc20:	f7f2 fd0a 	bl	8000638 <__aeabi_dmul>
 800dc24:	4602      	mov	r2, r0
 800dc26:	460b      	mov	r3, r1
 800dc28:	4630      	mov	r0, r6
 800dc2a:	4639      	mov	r1, r7
 800dc2c:	f7f2 fd04 	bl	8000638 <__aeabi_dmul>
 800dc30:	4642      	mov	r2, r8
 800dc32:	4604      	mov	r4, r0
 800dc34:	460d      	mov	r5, r1
 800dc36:	464b      	mov	r3, r9
 800dc38:	ec51 0b18 	vmov	r0, r1, d8
 800dc3c:	f7f2 fb46 	bl	80002cc <__adddf3>
 800dc40:	ec53 2b19 	vmov	r2, r3, d9
 800dc44:	f7f2 fcf8 	bl	8000638 <__aeabi_dmul>
 800dc48:	4622      	mov	r2, r4
 800dc4a:	462b      	mov	r3, r5
 800dc4c:	f7f2 fb3e 	bl	80002cc <__adddf3>
 800dc50:	4642      	mov	r2, r8
 800dc52:	4682      	mov	sl, r0
 800dc54:	468b      	mov	fp, r1
 800dc56:	464b      	mov	r3, r9
 800dc58:	4640      	mov	r0, r8
 800dc5a:	4649      	mov	r1, r9
 800dc5c:	f7f2 fcec 	bl	8000638 <__aeabi_dmul>
 800dc60:	4b6b      	ldr	r3, [pc, #428]	; (800de10 <__ieee754_pow+0x770>)
 800dc62:	2200      	movs	r2, #0
 800dc64:	4606      	mov	r6, r0
 800dc66:	460f      	mov	r7, r1
 800dc68:	f7f2 fb30 	bl	80002cc <__adddf3>
 800dc6c:	4652      	mov	r2, sl
 800dc6e:	465b      	mov	r3, fp
 800dc70:	f7f2 fb2c 	bl	80002cc <__adddf3>
 800dc74:	2000      	movs	r0, #0
 800dc76:	4604      	mov	r4, r0
 800dc78:	460d      	mov	r5, r1
 800dc7a:	4602      	mov	r2, r0
 800dc7c:	460b      	mov	r3, r1
 800dc7e:	4640      	mov	r0, r8
 800dc80:	4649      	mov	r1, r9
 800dc82:	f7f2 fcd9 	bl	8000638 <__aeabi_dmul>
 800dc86:	4b62      	ldr	r3, [pc, #392]	; (800de10 <__ieee754_pow+0x770>)
 800dc88:	4680      	mov	r8, r0
 800dc8a:	4689      	mov	r9, r1
 800dc8c:	2200      	movs	r2, #0
 800dc8e:	4620      	mov	r0, r4
 800dc90:	4629      	mov	r1, r5
 800dc92:	f7f2 fb19 	bl	80002c8 <__aeabi_dsub>
 800dc96:	4632      	mov	r2, r6
 800dc98:	463b      	mov	r3, r7
 800dc9a:	f7f2 fb15 	bl	80002c8 <__aeabi_dsub>
 800dc9e:	4602      	mov	r2, r0
 800dca0:	460b      	mov	r3, r1
 800dca2:	4650      	mov	r0, sl
 800dca4:	4659      	mov	r1, fp
 800dca6:	f7f2 fb0f 	bl	80002c8 <__aeabi_dsub>
 800dcaa:	ec53 2b18 	vmov	r2, r3, d8
 800dcae:	f7f2 fcc3 	bl	8000638 <__aeabi_dmul>
 800dcb2:	4622      	mov	r2, r4
 800dcb4:	4606      	mov	r6, r0
 800dcb6:	460f      	mov	r7, r1
 800dcb8:	462b      	mov	r3, r5
 800dcba:	ec51 0b19 	vmov	r0, r1, d9
 800dcbe:	f7f2 fcbb 	bl	8000638 <__aeabi_dmul>
 800dcc2:	4602      	mov	r2, r0
 800dcc4:	460b      	mov	r3, r1
 800dcc6:	4630      	mov	r0, r6
 800dcc8:	4639      	mov	r1, r7
 800dcca:	f7f2 faff 	bl	80002cc <__adddf3>
 800dcce:	4606      	mov	r6, r0
 800dcd0:	460f      	mov	r7, r1
 800dcd2:	4602      	mov	r2, r0
 800dcd4:	460b      	mov	r3, r1
 800dcd6:	4640      	mov	r0, r8
 800dcd8:	4649      	mov	r1, r9
 800dcda:	f7f2 faf7 	bl	80002cc <__adddf3>
 800dcde:	a33e      	add	r3, pc, #248	; (adr r3, 800ddd8 <__ieee754_pow+0x738>)
 800dce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dce4:	2000      	movs	r0, #0
 800dce6:	4604      	mov	r4, r0
 800dce8:	460d      	mov	r5, r1
 800dcea:	f7f2 fca5 	bl	8000638 <__aeabi_dmul>
 800dcee:	4642      	mov	r2, r8
 800dcf0:	ec41 0b18 	vmov	d8, r0, r1
 800dcf4:	464b      	mov	r3, r9
 800dcf6:	4620      	mov	r0, r4
 800dcf8:	4629      	mov	r1, r5
 800dcfa:	f7f2 fae5 	bl	80002c8 <__aeabi_dsub>
 800dcfe:	4602      	mov	r2, r0
 800dd00:	460b      	mov	r3, r1
 800dd02:	4630      	mov	r0, r6
 800dd04:	4639      	mov	r1, r7
 800dd06:	f7f2 fadf 	bl	80002c8 <__aeabi_dsub>
 800dd0a:	a335      	add	r3, pc, #212	; (adr r3, 800dde0 <__ieee754_pow+0x740>)
 800dd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd10:	f7f2 fc92 	bl	8000638 <__aeabi_dmul>
 800dd14:	a334      	add	r3, pc, #208	; (adr r3, 800dde8 <__ieee754_pow+0x748>)
 800dd16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd1a:	4606      	mov	r6, r0
 800dd1c:	460f      	mov	r7, r1
 800dd1e:	4620      	mov	r0, r4
 800dd20:	4629      	mov	r1, r5
 800dd22:	f7f2 fc89 	bl	8000638 <__aeabi_dmul>
 800dd26:	4602      	mov	r2, r0
 800dd28:	460b      	mov	r3, r1
 800dd2a:	4630      	mov	r0, r6
 800dd2c:	4639      	mov	r1, r7
 800dd2e:	f7f2 facd 	bl	80002cc <__adddf3>
 800dd32:	9a07      	ldr	r2, [sp, #28]
 800dd34:	4b37      	ldr	r3, [pc, #220]	; (800de14 <__ieee754_pow+0x774>)
 800dd36:	4413      	add	r3, r2
 800dd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd3c:	f7f2 fac6 	bl	80002cc <__adddf3>
 800dd40:	4682      	mov	sl, r0
 800dd42:	9805      	ldr	r0, [sp, #20]
 800dd44:	468b      	mov	fp, r1
 800dd46:	f7f2 fc0d 	bl	8000564 <__aeabi_i2d>
 800dd4a:	9a07      	ldr	r2, [sp, #28]
 800dd4c:	4b32      	ldr	r3, [pc, #200]	; (800de18 <__ieee754_pow+0x778>)
 800dd4e:	4413      	add	r3, r2
 800dd50:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dd54:	4606      	mov	r6, r0
 800dd56:	460f      	mov	r7, r1
 800dd58:	4652      	mov	r2, sl
 800dd5a:	465b      	mov	r3, fp
 800dd5c:	ec51 0b18 	vmov	r0, r1, d8
 800dd60:	f7f2 fab4 	bl	80002cc <__adddf3>
 800dd64:	4642      	mov	r2, r8
 800dd66:	464b      	mov	r3, r9
 800dd68:	f7f2 fab0 	bl	80002cc <__adddf3>
 800dd6c:	4632      	mov	r2, r6
 800dd6e:	463b      	mov	r3, r7
 800dd70:	f7f2 faac 	bl	80002cc <__adddf3>
 800dd74:	2000      	movs	r0, #0
 800dd76:	4632      	mov	r2, r6
 800dd78:	463b      	mov	r3, r7
 800dd7a:	4604      	mov	r4, r0
 800dd7c:	460d      	mov	r5, r1
 800dd7e:	f7f2 faa3 	bl	80002c8 <__aeabi_dsub>
 800dd82:	4642      	mov	r2, r8
 800dd84:	464b      	mov	r3, r9
 800dd86:	f7f2 fa9f 	bl	80002c8 <__aeabi_dsub>
 800dd8a:	ec53 2b18 	vmov	r2, r3, d8
 800dd8e:	f7f2 fa9b 	bl	80002c8 <__aeabi_dsub>
 800dd92:	4602      	mov	r2, r0
 800dd94:	460b      	mov	r3, r1
 800dd96:	4650      	mov	r0, sl
 800dd98:	4659      	mov	r1, fp
 800dd9a:	e610      	b.n	800d9be <__ieee754_pow+0x31e>
 800dd9c:	2401      	movs	r4, #1
 800dd9e:	e6a1      	b.n	800dae4 <__ieee754_pow+0x444>
 800dda0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800ddf0 <__ieee754_pow+0x750>
 800dda4:	e617      	b.n	800d9d6 <__ieee754_pow+0x336>
 800dda6:	bf00      	nop
 800dda8:	4a454eef 	.word	0x4a454eef
 800ddac:	3fca7e28 	.word	0x3fca7e28
 800ddb0:	93c9db65 	.word	0x93c9db65
 800ddb4:	3fcd864a 	.word	0x3fcd864a
 800ddb8:	a91d4101 	.word	0xa91d4101
 800ddbc:	3fd17460 	.word	0x3fd17460
 800ddc0:	518f264d 	.word	0x518f264d
 800ddc4:	3fd55555 	.word	0x3fd55555
 800ddc8:	db6fabff 	.word	0xdb6fabff
 800ddcc:	3fdb6db6 	.word	0x3fdb6db6
 800ddd0:	33333303 	.word	0x33333303
 800ddd4:	3fe33333 	.word	0x3fe33333
 800ddd8:	e0000000 	.word	0xe0000000
 800dddc:	3feec709 	.word	0x3feec709
 800dde0:	dc3a03fd 	.word	0xdc3a03fd
 800dde4:	3feec709 	.word	0x3feec709
 800dde8:	145b01f5 	.word	0x145b01f5
 800ddec:	be3e2fe0 	.word	0xbe3e2fe0
 800ddf0:	00000000 	.word	0x00000000
 800ddf4:	3ff00000 	.word	0x3ff00000
 800ddf8:	7ff00000 	.word	0x7ff00000
 800ddfc:	43400000 	.word	0x43400000
 800de00:	0003988e 	.word	0x0003988e
 800de04:	000bb679 	.word	0x000bb679
 800de08:	0800f528 	.word	0x0800f528
 800de0c:	3ff00000 	.word	0x3ff00000
 800de10:	40080000 	.word	0x40080000
 800de14:	0800f548 	.word	0x0800f548
 800de18:	0800f538 	.word	0x0800f538
 800de1c:	a3b3      	add	r3, pc, #716	; (adr r3, 800e0ec <__ieee754_pow+0xa4c>)
 800de1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de22:	4640      	mov	r0, r8
 800de24:	4649      	mov	r1, r9
 800de26:	f7f2 fa51 	bl	80002cc <__adddf3>
 800de2a:	4622      	mov	r2, r4
 800de2c:	ec41 0b1a 	vmov	d10, r0, r1
 800de30:	462b      	mov	r3, r5
 800de32:	4630      	mov	r0, r6
 800de34:	4639      	mov	r1, r7
 800de36:	f7f2 fa47 	bl	80002c8 <__aeabi_dsub>
 800de3a:	4602      	mov	r2, r0
 800de3c:	460b      	mov	r3, r1
 800de3e:	ec51 0b1a 	vmov	r0, r1, d10
 800de42:	f7f2 fe89 	bl	8000b58 <__aeabi_dcmpgt>
 800de46:	2800      	cmp	r0, #0
 800de48:	f47f ae04 	bne.w	800da54 <__ieee754_pow+0x3b4>
 800de4c:	4aa2      	ldr	r2, [pc, #648]	; (800e0d8 <__ieee754_pow+0xa38>)
 800de4e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800de52:	4293      	cmp	r3, r2
 800de54:	f340 8107 	ble.w	800e066 <__ieee754_pow+0x9c6>
 800de58:	151b      	asrs	r3, r3, #20
 800de5a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800de5e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800de62:	fa4a fa03 	asr.w	sl, sl, r3
 800de66:	44da      	add	sl, fp
 800de68:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800de6c:	489b      	ldr	r0, [pc, #620]	; (800e0dc <__ieee754_pow+0xa3c>)
 800de6e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800de72:	4108      	asrs	r0, r1
 800de74:	ea00 030a 	and.w	r3, r0, sl
 800de78:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800de7c:	f1c1 0114 	rsb	r1, r1, #20
 800de80:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800de84:	fa4a fa01 	asr.w	sl, sl, r1
 800de88:	f1bb 0f00 	cmp.w	fp, #0
 800de8c:	f04f 0200 	mov.w	r2, #0
 800de90:	4620      	mov	r0, r4
 800de92:	4629      	mov	r1, r5
 800de94:	bfb8      	it	lt
 800de96:	f1ca 0a00 	rsblt	sl, sl, #0
 800de9a:	f7f2 fa15 	bl	80002c8 <__aeabi_dsub>
 800de9e:	ec41 0b19 	vmov	d9, r0, r1
 800dea2:	4642      	mov	r2, r8
 800dea4:	464b      	mov	r3, r9
 800dea6:	ec51 0b19 	vmov	r0, r1, d9
 800deaa:	f7f2 fa0f 	bl	80002cc <__adddf3>
 800deae:	a37a      	add	r3, pc, #488	; (adr r3, 800e098 <__ieee754_pow+0x9f8>)
 800deb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb4:	2000      	movs	r0, #0
 800deb6:	4604      	mov	r4, r0
 800deb8:	460d      	mov	r5, r1
 800deba:	f7f2 fbbd 	bl	8000638 <__aeabi_dmul>
 800debe:	ec53 2b19 	vmov	r2, r3, d9
 800dec2:	4606      	mov	r6, r0
 800dec4:	460f      	mov	r7, r1
 800dec6:	4620      	mov	r0, r4
 800dec8:	4629      	mov	r1, r5
 800deca:	f7f2 f9fd 	bl	80002c8 <__aeabi_dsub>
 800dece:	4602      	mov	r2, r0
 800ded0:	460b      	mov	r3, r1
 800ded2:	4640      	mov	r0, r8
 800ded4:	4649      	mov	r1, r9
 800ded6:	f7f2 f9f7 	bl	80002c8 <__aeabi_dsub>
 800deda:	a371      	add	r3, pc, #452	; (adr r3, 800e0a0 <__ieee754_pow+0xa00>)
 800dedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dee0:	f7f2 fbaa 	bl	8000638 <__aeabi_dmul>
 800dee4:	a370      	add	r3, pc, #448	; (adr r3, 800e0a8 <__ieee754_pow+0xa08>)
 800dee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deea:	4680      	mov	r8, r0
 800deec:	4689      	mov	r9, r1
 800deee:	4620      	mov	r0, r4
 800def0:	4629      	mov	r1, r5
 800def2:	f7f2 fba1 	bl	8000638 <__aeabi_dmul>
 800def6:	4602      	mov	r2, r0
 800def8:	460b      	mov	r3, r1
 800defa:	4640      	mov	r0, r8
 800defc:	4649      	mov	r1, r9
 800defe:	f7f2 f9e5 	bl	80002cc <__adddf3>
 800df02:	4604      	mov	r4, r0
 800df04:	460d      	mov	r5, r1
 800df06:	4602      	mov	r2, r0
 800df08:	460b      	mov	r3, r1
 800df0a:	4630      	mov	r0, r6
 800df0c:	4639      	mov	r1, r7
 800df0e:	f7f2 f9dd 	bl	80002cc <__adddf3>
 800df12:	4632      	mov	r2, r6
 800df14:	463b      	mov	r3, r7
 800df16:	4680      	mov	r8, r0
 800df18:	4689      	mov	r9, r1
 800df1a:	f7f2 f9d5 	bl	80002c8 <__aeabi_dsub>
 800df1e:	4602      	mov	r2, r0
 800df20:	460b      	mov	r3, r1
 800df22:	4620      	mov	r0, r4
 800df24:	4629      	mov	r1, r5
 800df26:	f7f2 f9cf 	bl	80002c8 <__aeabi_dsub>
 800df2a:	4642      	mov	r2, r8
 800df2c:	4606      	mov	r6, r0
 800df2e:	460f      	mov	r7, r1
 800df30:	464b      	mov	r3, r9
 800df32:	4640      	mov	r0, r8
 800df34:	4649      	mov	r1, r9
 800df36:	f7f2 fb7f 	bl	8000638 <__aeabi_dmul>
 800df3a:	a35d      	add	r3, pc, #372	; (adr r3, 800e0b0 <__ieee754_pow+0xa10>)
 800df3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df40:	4604      	mov	r4, r0
 800df42:	460d      	mov	r5, r1
 800df44:	f7f2 fb78 	bl	8000638 <__aeabi_dmul>
 800df48:	a35b      	add	r3, pc, #364	; (adr r3, 800e0b8 <__ieee754_pow+0xa18>)
 800df4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df4e:	f7f2 f9bb 	bl	80002c8 <__aeabi_dsub>
 800df52:	4622      	mov	r2, r4
 800df54:	462b      	mov	r3, r5
 800df56:	f7f2 fb6f 	bl	8000638 <__aeabi_dmul>
 800df5a:	a359      	add	r3, pc, #356	; (adr r3, 800e0c0 <__ieee754_pow+0xa20>)
 800df5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df60:	f7f2 f9b4 	bl	80002cc <__adddf3>
 800df64:	4622      	mov	r2, r4
 800df66:	462b      	mov	r3, r5
 800df68:	f7f2 fb66 	bl	8000638 <__aeabi_dmul>
 800df6c:	a356      	add	r3, pc, #344	; (adr r3, 800e0c8 <__ieee754_pow+0xa28>)
 800df6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df72:	f7f2 f9a9 	bl	80002c8 <__aeabi_dsub>
 800df76:	4622      	mov	r2, r4
 800df78:	462b      	mov	r3, r5
 800df7a:	f7f2 fb5d 	bl	8000638 <__aeabi_dmul>
 800df7e:	a354      	add	r3, pc, #336	; (adr r3, 800e0d0 <__ieee754_pow+0xa30>)
 800df80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df84:	f7f2 f9a2 	bl	80002cc <__adddf3>
 800df88:	4622      	mov	r2, r4
 800df8a:	462b      	mov	r3, r5
 800df8c:	f7f2 fb54 	bl	8000638 <__aeabi_dmul>
 800df90:	4602      	mov	r2, r0
 800df92:	460b      	mov	r3, r1
 800df94:	4640      	mov	r0, r8
 800df96:	4649      	mov	r1, r9
 800df98:	f7f2 f996 	bl	80002c8 <__aeabi_dsub>
 800df9c:	4604      	mov	r4, r0
 800df9e:	460d      	mov	r5, r1
 800dfa0:	4602      	mov	r2, r0
 800dfa2:	460b      	mov	r3, r1
 800dfa4:	4640      	mov	r0, r8
 800dfa6:	4649      	mov	r1, r9
 800dfa8:	f7f2 fb46 	bl	8000638 <__aeabi_dmul>
 800dfac:	2200      	movs	r2, #0
 800dfae:	ec41 0b19 	vmov	d9, r0, r1
 800dfb2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800dfb6:	4620      	mov	r0, r4
 800dfb8:	4629      	mov	r1, r5
 800dfba:	f7f2 f985 	bl	80002c8 <__aeabi_dsub>
 800dfbe:	4602      	mov	r2, r0
 800dfc0:	460b      	mov	r3, r1
 800dfc2:	ec51 0b19 	vmov	r0, r1, d9
 800dfc6:	f7f2 fc61 	bl	800088c <__aeabi_ddiv>
 800dfca:	4632      	mov	r2, r6
 800dfcc:	4604      	mov	r4, r0
 800dfce:	460d      	mov	r5, r1
 800dfd0:	463b      	mov	r3, r7
 800dfd2:	4640      	mov	r0, r8
 800dfd4:	4649      	mov	r1, r9
 800dfd6:	f7f2 fb2f 	bl	8000638 <__aeabi_dmul>
 800dfda:	4632      	mov	r2, r6
 800dfdc:	463b      	mov	r3, r7
 800dfde:	f7f2 f975 	bl	80002cc <__adddf3>
 800dfe2:	4602      	mov	r2, r0
 800dfe4:	460b      	mov	r3, r1
 800dfe6:	4620      	mov	r0, r4
 800dfe8:	4629      	mov	r1, r5
 800dfea:	f7f2 f96d 	bl	80002c8 <__aeabi_dsub>
 800dfee:	4642      	mov	r2, r8
 800dff0:	464b      	mov	r3, r9
 800dff2:	f7f2 f969 	bl	80002c8 <__aeabi_dsub>
 800dff6:	460b      	mov	r3, r1
 800dff8:	4602      	mov	r2, r0
 800dffa:	4939      	ldr	r1, [pc, #228]	; (800e0e0 <__ieee754_pow+0xa40>)
 800dffc:	2000      	movs	r0, #0
 800dffe:	f7f2 f963 	bl	80002c8 <__aeabi_dsub>
 800e002:	ec41 0b10 	vmov	d0, r0, r1
 800e006:	ee10 3a90 	vmov	r3, s1
 800e00a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800e00e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e012:	da2b      	bge.n	800e06c <__ieee754_pow+0x9cc>
 800e014:	4650      	mov	r0, sl
 800e016:	f000 fa77 	bl	800e508 <scalbn>
 800e01a:	ec51 0b10 	vmov	r0, r1, d0
 800e01e:	ec53 2b18 	vmov	r2, r3, d8
 800e022:	f7ff bbee 	b.w	800d802 <__ieee754_pow+0x162>
 800e026:	4b2f      	ldr	r3, [pc, #188]	; (800e0e4 <__ieee754_pow+0xa44>)
 800e028:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800e02c:	429e      	cmp	r6, r3
 800e02e:	f77f af0d 	ble.w	800de4c <__ieee754_pow+0x7ac>
 800e032:	4b2d      	ldr	r3, [pc, #180]	; (800e0e8 <__ieee754_pow+0xa48>)
 800e034:	440b      	add	r3, r1
 800e036:	4303      	orrs	r3, r0
 800e038:	d009      	beq.n	800e04e <__ieee754_pow+0x9ae>
 800e03a:	ec51 0b18 	vmov	r0, r1, d8
 800e03e:	2200      	movs	r2, #0
 800e040:	2300      	movs	r3, #0
 800e042:	f7f2 fd6b 	bl	8000b1c <__aeabi_dcmplt>
 800e046:	3800      	subs	r0, #0
 800e048:	bf18      	it	ne
 800e04a:	2001      	movne	r0, #1
 800e04c:	e448      	b.n	800d8e0 <__ieee754_pow+0x240>
 800e04e:	4622      	mov	r2, r4
 800e050:	462b      	mov	r3, r5
 800e052:	f7f2 f939 	bl	80002c8 <__aeabi_dsub>
 800e056:	4642      	mov	r2, r8
 800e058:	464b      	mov	r3, r9
 800e05a:	f7f2 fd73 	bl	8000b44 <__aeabi_dcmpge>
 800e05e:	2800      	cmp	r0, #0
 800e060:	f43f aef4 	beq.w	800de4c <__ieee754_pow+0x7ac>
 800e064:	e7e9      	b.n	800e03a <__ieee754_pow+0x99a>
 800e066:	f04f 0a00 	mov.w	sl, #0
 800e06a:	e71a      	b.n	800dea2 <__ieee754_pow+0x802>
 800e06c:	ec51 0b10 	vmov	r0, r1, d0
 800e070:	4619      	mov	r1, r3
 800e072:	e7d4      	b.n	800e01e <__ieee754_pow+0x97e>
 800e074:	491a      	ldr	r1, [pc, #104]	; (800e0e0 <__ieee754_pow+0xa40>)
 800e076:	2000      	movs	r0, #0
 800e078:	f7ff bb31 	b.w	800d6de <__ieee754_pow+0x3e>
 800e07c:	2000      	movs	r0, #0
 800e07e:	2100      	movs	r1, #0
 800e080:	f7ff bb2d 	b.w	800d6de <__ieee754_pow+0x3e>
 800e084:	4630      	mov	r0, r6
 800e086:	4639      	mov	r1, r7
 800e088:	f7ff bb29 	b.w	800d6de <__ieee754_pow+0x3e>
 800e08c:	9204      	str	r2, [sp, #16]
 800e08e:	f7ff bb7b 	b.w	800d788 <__ieee754_pow+0xe8>
 800e092:	2300      	movs	r3, #0
 800e094:	f7ff bb65 	b.w	800d762 <__ieee754_pow+0xc2>
 800e098:	00000000 	.word	0x00000000
 800e09c:	3fe62e43 	.word	0x3fe62e43
 800e0a0:	fefa39ef 	.word	0xfefa39ef
 800e0a4:	3fe62e42 	.word	0x3fe62e42
 800e0a8:	0ca86c39 	.word	0x0ca86c39
 800e0ac:	be205c61 	.word	0xbe205c61
 800e0b0:	72bea4d0 	.word	0x72bea4d0
 800e0b4:	3e663769 	.word	0x3e663769
 800e0b8:	c5d26bf1 	.word	0xc5d26bf1
 800e0bc:	3ebbbd41 	.word	0x3ebbbd41
 800e0c0:	af25de2c 	.word	0xaf25de2c
 800e0c4:	3f11566a 	.word	0x3f11566a
 800e0c8:	16bebd93 	.word	0x16bebd93
 800e0cc:	3f66c16c 	.word	0x3f66c16c
 800e0d0:	5555553e 	.word	0x5555553e
 800e0d4:	3fc55555 	.word	0x3fc55555
 800e0d8:	3fe00000 	.word	0x3fe00000
 800e0dc:	fff00000 	.word	0xfff00000
 800e0e0:	3ff00000 	.word	0x3ff00000
 800e0e4:	4090cbff 	.word	0x4090cbff
 800e0e8:	3f6f3400 	.word	0x3f6f3400
 800e0ec:	652b82fe 	.word	0x652b82fe
 800e0f0:	3c971547 	.word	0x3c971547
 800e0f4:	00000000 	.word	0x00000000

0800e0f8 <__ieee754_rem_pio2>:
 800e0f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0fc:	ed2d 8b02 	vpush	{d8}
 800e100:	ec55 4b10 	vmov	r4, r5, d0
 800e104:	4bca      	ldr	r3, [pc, #808]	; (800e430 <__ieee754_rem_pio2+0x338>)
 800e106:	b08b      	sub	sp, #44	; 0x2c
 800e108:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800e10c:	4598      	cmp	r8, r3
 800e10e:	4682      	mov	sl, r0
 800e110:	9502      	str	r5, [sp, #8]
 800e112:	dc08      	bgt.n	800e126 <__ieee754_rem_pio2+0x2e>
 800e114:	2200      	movs	r2, #0
 800e116:	2300      	movs	r3, #0
 800e118:	ed80 0b00 	vstr	d0, [r0]
 800e11c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e120:	f04f 0b00 	mov.w	fp, #0
 800e124:	e028      	b.n	800e178 <__ieee754_rem_pio2+0x80>
 800e126:	4bc3      	ldr	r3, [pc, #780]	; (800e434 <__ieee754_rem_pio2+0x33c>)
 800e128:	4598      	cmp	r8, r3
 800e12a:	dc78      	bgt.n	800e21e <__ieee754_rem_pio2+0x126>
 800e12c:	9b02      	ldr	r3, [sp, #8]
 800e12e:	4ec2      	ldr	r6, [pc, #776]	; (800e438 <__ieee754_rem_pio2+0x340>)
 800e130:	2b00      	cmp	r3, #0
 800e132:	ee10 0a10 	vmov	r0, s0
 800e136:	a3b0      	add	r3, pc, #704	; (adr r3, 800e3f8 <__ieee754_rem_pio2+0x300>)
 800e138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e13c:	4629      	mov	r1, r5
 800e13e:	dd39      	ble.n	800e1b4 <__ieee754_rem_pio2+0xbc>
 800e140:	f7f2 f8c2 	bl	80002c8 <__aeabi_dsub>
 800e144:	45b0      	cmp	r8, r6
 800e146:	4604      	mov	r4, r0
 800e148:	460d      	mov	r5, r1
 800e14a:	d01b      	beq.n	800e184 <__ieee754_rem_pio2+0x8c>
 800e14c:	a3ac      	add	r3, pc, #688	; (adr r3, 800e400 <__ieee754_rem_pio2+0x308>)
 800e14e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e152:	f7f2 f8b9 	bl	80002c8 <__aeabi_dsub>
 800e156:	4602      	mov	r2, r0
 800e158:	460b      	mov	r3, r1
 800e15a:	e9ca 2300 	strd	r2, r3, [sl]
 800e15e:	4620      	mov	r0, r4
 800e160:	4629      	mov	r1, r5
 800e162:	f7f2 f8b1 	bl	80002c8 <__aeabi_dsub>
 800e166:	a3a6      	add	r3, pc, #664	; (adr r3, 800e400 <__ieee754_rem_pio2+0x308>)
 800e168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e16c:	f7f2 f8ac 	bl	80002c8 <__aeabi_dsub>
 800e170:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e174:	f04f 0b01 	mov.w	fp, #1
 800e178:	4658      	mov	r0, fp
 800e17a:	b00b      	add	sp, #44	; 0x2c
 800e17c:	ecbd 8b02 	vpop	{d8}
 800e180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e184:	a3a0      	add	r3, pc, #640	; (adr r3, 800e408 <__ieee754_rem_pio2+0x310>)
 800e186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e18a:	f7f2 f89d 	bl	80002c8 <__aeabi_dsub>
 800e18e:	a3a0      	add	r3, pc, #640	; (adr r3, 800e410 <__ieee754_rem_pio2+0x318>)
 800e190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e194:	4604      	mov	r4, r0
 800e196:	460d      	mov	r5, r1
 800e198:	f7f2 f896 	bl	80002c8 <__aeabi_dsub>
 800e19c:	4602      	mov	r2, r0
 800e19e:	460b      	mov	r3, r1
 800e1a0:	e9ca 2300 	strd	r2, r3, [sl]
 800e1a4:	4620      	mov	r0, r4
 800e1a6:	4629      	mov	r1, r5
 800e1a8:	f7f2 f88e 	bl	80002c8 <__aeabi_dsub>
 800e1ac:	a398      	add	r3, pc, #608	; (adr r3, 800e410 <__ieee754_rem_pio2+0x318>)
 800e1ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1b2:	e7db      	b.n	800e16c <__ieee754_rem_pio2+0x74>
 800e1b4:	f7f2 f88a 	bl	80002cc <__adddf3>
 800e1b8:	45b0      	cmp	r8, r6
 800e1ba:	4604      	mov	r4, r0
 800e1bc:	460d      	mov	r5, r1
 800e1be:	d016      	beq.n	800e1ee <__ieee754_rem_pio2+0xf6>
 800e1c0:	a38f      	add	r3, pc, #572	; (adr r3, 800e400 <__ieee754_rem_pio2+0x308>)
 800e1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1c6:	f7f2 f881 	bl	80002cc <__adddf3>
 800e1ca:	4602      	mov	r2, r0
 800e1cc:	460b      	mov	r3, r1
 800e1ce:	e9ca 2300 	strd	r2, r3, [sl]
 800e1d2:	4620      	mov	r0, r4
 800e1d4:	4629      	mov	r1, r5
 800e1d6:	f7f2 f877 	bl	80002c8 <__aeabi_dsub>
 800e1da:	a389      	add	r3, pc, #548	; (adr r3, 800e400 <__ieee754_rem_pio2+0x308>)
 800e1dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1e0:	f7f2 f874 	bl	80002cc <__adddf3>
 800e1e4:	f04f 3bff 	mov.w	fp, #4294967295
 800e1e8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e1ec:	e7c4      	b.n	800e178 <__ieee754_rem_pio2+0x80>
 800e1ee:	a386      	add	r3, pc, #536	; (adr r3, 800e408 <__ieee754_rem_pio2+0x310>)
 800e1f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1f4:	f7f2 f86a 	bl	80002cc <__adddf3>
 800e1f8:	a385      	add	r3, pc, #532	; (adr r3, 800e410 <__ieee754_rem_pio2+0x318>)
 800e1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1fe:	4604      	mov	r4, r0
 800e200:	460d      	mov	r5, r1
 800e202:	f7f2 f863 	bl	80002cc <__adddf3>
 800e206:	4602      	mov	r2, r0
 800e208:	460b      	mov	r3, r1
 800e20a:	e9ca 2300 	strd	r2, r3, [sl]
 800e20e:	4620      	mov	r0, r4
 800e210:	4629      	mov	r1, r5
 800e212:	f7f2 f859 	bl	80002c8 <__aeabi_dsub>
 800e216:	a37e      	add	r3, pc, #504	; (adr r3, 800e410 <__ieee754_rem_pio2+0x318>)
 800e218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e21c:	e7e0      	b.n	800e1e0 <__ieee754_rem_pio2+0xe8>
 800e21e:	4b87      	ldr	r3, [pc, #540]	; (800e43c <__ieee754_rem_pio2+0x344>)
 800e220:	4598      	cmp	r8, r3
 800e222:	f300 80d8 	bgt.w	800e3d6 <__ieee754_rem_pio2+0x2de>
 800e226:	f7fe fd93 	bl	800cd50 <fabs>
 800e22a:	ec55 4b10 	vmov	r4, r5, d0
 800e22e:	ee10 0a10 	vmov	r0, s0
 800e232:	a379      	add	r3, pc, #484	; (adr r3, 800e418 <__ieee754_rem_pio2+0x320>)
 800e234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e238:	4629      	mov	r1, r5
 800e23a:	f7f2 f9fd 	bl	8000638 <__aeabi_dmul>
 800e23e:	4b80      	ldr	r3, [pc, #512]	; (800e440 <__ieee754_rem_pio2+0x348>)
 800e240:	2200      	movs	r2, #0
 800e242:	f7f2 f843 	bl	80002cc <__adddf3>
 800e246:	f7f2 fca7 	bl	8000b98 <__aeabi_d2iz>
 800e24a:	4683      	mov	fp, r0
 800e24c:	f7f2 f98a 	bl	8000564 <__aeabi_i2d>
 800e250:	4602      	mov	r2, r0
 800e252:	460b      	mov	r3, r1
 800e254:	ec43 2b18 	vmov	d8, r2, r3
 800e258:	a367      	add	r3, pc, #412	; (adr r3, 800e3f8 <__ieee754_rem_pio2+0x300>)
 800e25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e25e:	f7f2 f9eb 	bl	8000638 <__aeabi_dmul>
 800e262:	4602      	mov	r2, r0
 800e264:	460b      	mov	r3, r1
 800e266:	4620      	mov	r0, r4
 800e268:	4629      	mov	r1, r5
 800e26a:	f7f2 f82d 	bl	80002c8 <__aeabi_dsub>
 800e26e:	a364      	add	r3, pc, #400	; (adr r3, 800e400 <__ieee754_rem_pio2+0x308>)
 800e270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e274:	4606      	mov	r6, r0
 800e276:	460f      	mov	r7, r1
 800e278:	ec51 0b18 	vmov	r0, r1, d8
 800e27c:	f7f2 f9dc 	bl	8000638 <__aeabi_dmul>
 800e280:	f1bb 0f1f 	cmp.w	fp, #31
 800e284:	4604      	mov	r4, r0
 800e286:	460d      	mov	r5, r1
 800e288:	dc0d      	bgt.n	800e2a6 <__ieee754_rem_pio2+0x1ae>
 800e28a:	4b6e      	ldr	r3, [pc, #440]	; (800e444 <__ieee754_rem_pio2+0x34c>)
 800e28c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800e290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e294:	4543      	cmp	r3, r8
 800e296:	d006      	beq.n	800e2a6 <__ieee754_rem_pio2+0x1ae>
 800e298:	4622      	mov	r2, r4
 800e29a:	462b      	mov	r3, r5
 800e29c:	4630      	mov	r0, r6
 800e29e:	4639      	mov	r1, r7
 800e2a0:	f7f2 f812 	bl	80002c8 <__aeabi_dsub>
 800e2a4:	e00e      	b.n	800e2c4 <__ieee754_rem_pio2+0x1cc>
 800e2a6:	462b      	mov	r3, r5
 800e2a8:	4622      	mov	r2, r4
 800e2aa:	4630      	mov	r0, r6
 800e2ac:	4639      	mov	r1, r7
 800e2ae:	f7f2 f80b 	bl	80002c8 <__aeabi_dsub>
 800e2b2:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e2b6:	9303      	str	r3, [sp, #12]
 800e2b8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e2bc:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800e2c0:	2b10      	cmp	r3, #16
 800e2c2:	dc02      	bgt.n	800e2ca <__ieee754_rem_pio2+0x1d2>
 800e2c4:	e9ca 0100 	strd	r0, r1, [sl]
 800e2c8:	e039      	b.n	800e33e <__ieee754_rem_pio2+0x246>
 800e2ca:	a34f      	add	r3, pc, #316	; (adr r3, 800e408 <__ieee754_rem_pio2+0x310>)
 800e2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2d0:	ec51 0b18 	vmov	r0, r1, d8
 800e2d4:	f7f2 f9b0 	bl	8000638 <__aeabi_dmul>
 800e2d8:	4604      	mov	r4, r0
 800e2da:	460d      	mov	r5, r1
 800e2dc:	4602      	mov	r2, r0
 800e2de:	460b      	mov	r3, r1
 800e2e0:	4630      	mov	r0, r6
 800e2e2:	4639      	mov	r1, r7
 800e2e4:	f7f1 fff0 	bl	80002c8 <__aeabi_dsub>
 800e2e8:	4602      	mov	r2, r0
 800e2ea:	460b      	mov	r3, r1
 800e2ec:	4680      	mov	r8, r0
 800e2ee:	4689      	mov	r9, r1
 800e2f0:	4630      	mov	r0, r6
 800e2f2:	4639      	mov	r1, r7
 800e2f4:	f7f1 ffe8 	bl	80002c8 <__aeabi_dsub>
 800e2f8:	4622      	mov	r2, r4
 800e2fa:	462b      	mov	r3, r5
 800e2fc:	f7f1 ffe4 	bl	80002c8 <__aeabi_dsub>
 800e300:	a343      	add	r3, pc, #268	; (adr r3, 800e410 <__ieee754_rem_pio2+0x318>)
 800e302:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e306:	4604      	mov	r4, r0
 800e308:	460d      	mov	r5, r1
 800e30a:	ec51 0b18 	vmov	r0, r1, d8
 800e30e:	f7f2 f993 	bl	8000638 <__aeabi_dmul>
 800e312:	4622      	mov	r2, r4
 800e314:	462b      	mov	r3, r5
 800e316:	f7f1 ffd7 	bl	80002c8 <__aeabi_dsub>
 800e31a:	4602      	mov	r2, r0
 800e31c:	460b      	mov	r3, r1
 800e31e:	4604      	mov	r4, r0
 800e320:	460d      	mov	r5, r1
 800e322:	4640      	mov	r0, r8
 800e324:	4649      	mov	r1, r9
 800e326:	f7f1 ffcf 	bl	80002c8 <__aeabi_dsub>
 800e32a:	9a03      	ldr	r2, [sp, #12]
 800e32c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e330:	1ad3      	subs	r3, r2, r3
 800e332:	2b31      	cmp	r3, #49	; 0x31
 800e334:	dc24      	bgt.n	800e380 <__ieee754_rem_pio2+0x288>
 800e336:	e9ca 0100 	strd	r0, r1, [sl]
 800e33a:	4646      	mov	r6, r8
 800e33c:	464f      	mov	r7, r9
 800e33e:	e9da 8900 	ldrd	r8, r9, [sl]
 800e342:	4630      	mov	r0, r6
 800e344:	4642      	mov	r2, r8
 800e346:	464b      	mov	r3, r9
 800e348:	4639      	mov	r1, r7
 800e34a:	f7f1 ffbd 	bl	80002c8 <__aeabi_dsub>
 800e34e:	462b      	mov	r3, r5
 800e350:	4622      	mov	r2, r4
 800e352:	f7f1 ffb9 	bl	80002c8 <__aeabi_dsub>
 800e356:	9b02      	ldr	r3, [sp, #8]
 800e358:	2b00      	cmp	r3, #0
 800e35a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e35e:	f6bf af0b 	bge.w	800e178 <__ieee754_rem_pio2+0x80>
 800e362:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e366:	f8ca 3004 	str.w	r3, [sl, #4]
 800e36a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e36e:	f8ca 8000 	str.w	r8, [sl]
 800e372:	f8ca 0008 	str.w	r0, [sl, #8]
 800e376:	f8ca 300c 	str.w	r3, [sl, #12]
 800e37a:	f1cb 0b00 	rsb	fp, fp, #0
 800e37e:	e6fb      	b.n	800e178 <__ieee754_rem_pio2+0x80>
 800e380:	a327      	add	r3, pc, #156	; (adr r3, 800e420 <__ieee754_rem_pio2+0x328>)
 800e382:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e386:	ec51 0b18 	vmov	r0, r1, d8
 800e38a:	f7f2 f955 	bl	8000638 <__aeabi_dmul>
 800e38e:	4604      	mov	r4, r0
 800e390:	460d      	mov	r5, r1
 800e392:	4602      	mov	r2, r0
 800e394:	460b      	mov	r3, r1
 800e396:	4640      	mov	r0, r8
 800e398:	4649      	mov	r1, r9
 800e39a:	f7f1 ff95 	bl	80002c8 <__aeabi_dsub>
 800e39e:	4602      	mov	r2, r0
 800e3a0:	460b      	mov	r3, r1
 800e3a2:	4606      	mov	r6, r0
 800e3a4:	460f      	mov	r7, r1
 800e3a6:	4640      	mov	r0, r8
 800e3a8:	4649      	mov	r1, r9
 800e3aa:	f7f1 ff8d 	bl	80002c8 <__aeabi_dsub>
 800e3ae:	4622      	mov	r2, r4
 800e3b0:	462b      	mov	r3, r5
 800e3b2:	f7f1 ff89 	bl	80002c8 <__aeabi_dsub>
 800e3b6:	a31c      	add	r3, pc, #112	; (adr r3, 800e428 <__ieee754_rem_pio2+0x330>)
 800e3b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3bc:	4604      	mov	r4, r0
 800e3be:	460d      	mov	r5, r1
 800e3c0:	ec51 0b18 	vmov	r0, r1, d8
 800e3c4:	f7f2 f938 	bl	8000638 <__aeabi_dmul>
 800e3c8:	4622      	mov	r2, r4
 800e3ca:	462b      	mov	r3, r5
 800e3cc:	f7f1 ff7c 	bl	80002c8 <__aeabi_dsub>
 800e3d0:	4604      	mov	r4, r0
 800e3d2:	460d      	mov	r5, r1
 800e3d4:	e760      	b.n	800e298 <__ieee754_rem_pio2+0x1a0>
 800e3d6:	4b1c      	ldr	r3, [pc, #112]	; (800e448 <__ieee754_rem_pio2+0x350>)
 800e3d8:	4598      	cmp	r8, r3
 800e3da:	dd37      	ble.n	800e44c <__ieee754_rem_pio2+0x354>
 800e3dc:	ee10 2a10 	vmov	r2, s0
 800e3e0:	462b      	mov	r3, r5
 800e3e2:	4620      	mov	r0, r4
 800e3e4:	4629      	mov	r1, r5
 800e3e6:	f7f1 ff6f 	bl	80002c8 <__aeabi_dsub>
 800e3ea:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e3ee:	e9ca 0100 	strd	r0, r1, [sl]
 800e3f2:	e695      	b.n	800e120 <__ieee754_rem_pio2+0x28>
 800e3f4:	f3af 8000 	nop.w
 800e3f8:	54400000 	.word	0x54400000
 800e3fc:	3ff921fb 	.word	0x3ff921fb
 800e400:	1a626331 	.word	0x1a626331
 800e404:	3dd0b461 	.word	0x3dd0b461
 800e408:	1a600000 	.word	0x1a600000
 800e40c:	3dd0b461 	.word	0x3dd0b461
 800e410:	2e037073 	.word	0x2e037073
 800e414:	3ba3198a 	.word	0x3ba3198a
 800e418:	6dc9c883 	.word	0x6dc9c883
 800e41c:	3fe45f30 	.word	0x3fe45f30
 800e420:	2e000000 	.word	0x2e000000
 800e424:	3ba3198a 	.word	0x3ba3198a
 800e428:	252049c1 	.word	0x252049c1
 800e42c:	397b839a 	.word	0x397b839a
 800e430:	3fe921fb 	.word	0x3fe921fb
 800e434:	4002d97b 	.word	0x4002d97b
 800e438:	3ff921fb 	.word	0x3ff921fb
 800e43c:	413921fb 	.word	0x413921fb
 800e440:	3fe00000 	.word	0x3fe00000
 800e444:	0800f558 	.word	0x0800f558
 800e448:	7fefffff 	.word	0x7fefffff
 800e44c:	ea4f 5628 	mov.w	r6, r8, asr #20
 800e450:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800e454:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800e458:	4620      	mov	r0, r4
 800e45a:	460d      	mov	r5, r1
 800e45c:	f7f2 fb9c 	bl	8000b98 <__aeabi_d2iz>
 800e460:	f7f2 f880 	bl	8000564 <__aeabi_i2d>
 800e464:	4602      	mov	r2, r0
 800e466:	460b      	mov	r3, r1
 800e468:	4620      	mov	r0, r4
 800e46a:	4629      	mov	r1, r5
 800e46c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e470:	f7f1 ff2a 	bl	80002c8 <__aeabi_dsub>
 800e474:	4b21      	ldr	r3, [pc, #132]	; (800e4fc <__ieee754_rem_pio2+0x404>)
 800e476:	2200      	movs	r2, #0
 800e478:	f7f2 f8de 	bl	8000638 <__aeabi_dmul>
 800e47c:	460d      	mov	r5, r1
 800e47e:	4604      	mov	r4, r0
 800e480:	f7f2 fb8a 	bl	8000b98 <__aeabi_d2iz>
 800e484:	f7f2 f86e 	bl	8000564 <__aeabi_i2d>
 800e488:	4602      	mov	r2, r0
 800e48a:	460b      	mov	r3, r1
 800e48c:	4620      	mov	r0, r4
 800e48e:	4629      	mov	r1, r5
 800e490:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e494:	f7f1 ff18 	bl	80002c8 <__aeabi_dsub>
 800e498:	4b18      	ldr	r3, [pc, #96]	; (800e4fc <__ieee754_rem_pio2+0x404>)
 800e49a:	2200      	movs	r2, #0
 800e49c:	f7f2 f8cc 	bl	8000638 <__aeabi_dmul>
 800e4a0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e4a4:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800e4a8:	2703      	movs	r7, #3
 800e4aa:	2400      	movs	r4, #0
 800e4ac:	2500      	movs	r5, #0
 800e4ae:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800e4b2:	4622      	mov	r2, r4
 800e4b4:	462b      	mov	r3, r5
 800e4b6:	46b9      	mov	r9, r7
 800e4b8:	3f01      	subs	r7, #1
 800e4ba:	f7f2 fb25 	bl	8000b08 <__aeabi_dcmpeq>
 800e4be:	2800      	cmp	r0, #0
 800e4c0:	d1f5      	bne.n	800e4ae <__ieee754_rem_pio2+0x3b6>
 800e4c2:	4b0f      	ldr	r3, [pc, #60]	; (800e500 <__ieee754_rem_pio2+0x408>)
 800e4c4:	9301      	str	r3, [sp, #4]
 800e4c6:	2302      	movs	r3, #2
 800e4c8:	9300      	str	r3, [sp, #0]
 800e4ca:	4632      	mov	r2, r6
 800e4cc:	464b      	mov	r3, r9
 800e4ce:	4651      	mov	r1, sl
 800e4d0:	a804      	add	r0, sp, #16
 800e4d2:	f000 f8c9 	bl	800e668 <__kernel_rem_pio2>
 800e4d6:	9b02      	ldr	r3, [sp, #8]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	4683      	mov	fp, r0
 800e4dc:	f6bf ae4c 	bge.w	800e178 <__ieee754_rem_pio2+0x80>
 800e4e0:	e9da 2100 	ldrd	r2, r1, [sl]
 800e4e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e4e8:	e9ca 2300 	strd	r2, r3, [sl]
 800e4ec:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800e4f0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e4f4:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800e4f8:	e73f      	b.n	800e37a <__ieee754_rem_pio2+0x282>
 800e4fa:	bf00      	nop
 800e4fc:	41700000 	.word	0x41700000
 800e500:	0800f5d8 	.word	0x0800f5d8
 800e504:	00000000 	.word	0x00000000

0800e508 <scalbn>:
 800e508:	b570      	push	{r4, r5, r6, lr}
 800e50a:	ec55 4b10 	vmov	r4, r5, d0
 800e50e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800e512:	4606      	mov	r6, r0
 800e514:	462b      	mov	r3, r5
 800e516:	b999      	cbnz	r1, 800e540 <scalbn+0x38>
 800e518:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e51c:	4323      	orrs	r3, r4
 800e51e:	d03f      	beq.n	800e5a0 <scalbn+0x98>
 800e520:	4b35      	ldr	r3, [pc, #212]	; (800e5f8 <scalbn+0xf0>)
 800e522:	4629      	mov	r1, r5
 800e524:	ee10 0a10 	vmov	r0, s0
 800e528:	2200      	movs	r2, #0
 800e52a:	f7f2 f885 	bl	8000638 <__aeabi_dmul>
 800e52e:	4b33      	ldr	r3, [pc, #204]	; (800e5fc <scalbn+0xf4>)
 800e530:	429e      	cmp	r6, r3
 800e532:	4604      	mov	r4, r0
 800e534:	460d      	mov	r5, r1
 800e536:	da10      	bge.n	800e55a <scalbn+0x52>
 800e538:	a327      	add	r3, pc, #156	; (adr r3, 800e5d8 <scalbn+0xd0>)
 800e53a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e53e:	e01f      	b.n	800e580 <scalbn+0x78>
 800e540:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800e544:	4291      	cmp	r1, r2
 800e546:	d10c      	bne.n	800e562 <scalbn+0x5a>
 800e548:	ee10 2a10 	vmov	r2, s0
 800e54c:	4620      	mov	r0, r4
 800e54e:	4629      	mov	r1, r5
 800e550:	f7f1 febc 	bl	80002cc <__adddf3>
 800e554:	4604      	mov	r4, r0
 800e556:	460d      	mov	r5, r1
 800e558:	e022      	b.n	800e5a0 <scalbn+0x98>
 800e55a:	460b      	mov	r3, r1
 800e55c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800e560:	3936      	subs	r1, #54	; 0x36
 800e562:	f24c 3250 	movw	r2, #50000	; 0xc350
 800e566:	4296      	cmp	r6, r2
 800e568:	dd0d      	ble.n	800e586 <scalbn+0x7e>
 800e56a:	2d00      	cmp	r5, #0
 800e56c:	a11c      	add	r1, pc, #112	; (adr r1, 800e5e0 <scalbn+0xd8>)
 800e56e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e572:	da02      	bge.n	800e57a <scalbn+0x72>
 800e574:	a11c      	add	r1, pc, #112	; (adr r1, 800e5e8 <scalbn+0xe0>)
 800e576:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e57a:	a319      	add	r3, pc, #100	; (adr r3, 800e5e0 <scalbn+0xd8>)
 800e57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e580:	f7f2 f85a 	bl	8000638 <__aeabi_dmul>
 800e584:	e7e6      	b.n	800e554 <scalbn+0x4c>
 800e586:	1872      	adds	r2, r6, r1
 800e588:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e58c:	428a      	cmp	r2, r1
 800e58e:	dcec      	bgt.n	800e56a <scalbn+0x62>
 800e590:	2a00      	cmp	r2, #0
 800e592:	dd08      	ble.n	800e5a6 <scalbn+0x9e>
 800e594:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e598:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e59c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e5a0:	ec45 4b10 	vmov	d0, r4, r5
 800e5a4:	bd70      	pop	{r4, r5, r6, pc}
 800e5a6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e5aa:	da08      	bge.n	800e5be <scalbn+0xb6>
 800e5ac:	2d00      	cmp	r5, #0
 800e5ae:	a10a      	add	r1, pc, #40	; (adr r1, 800e5d8 <scalbn+0xd0>)
 800e5b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e5b4:	dac0      	bge.n	800e538 <scalbn+0x30>
 800e5b6:	a10e      	add	r1, pc, #56	; (adr r1, 800e5f0 <scalbn+0xe8>)
 800e5b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e5bc:	e7bc      	b.n	800e538 <scalbn+0x30>
 800e5be:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e5c2:	3236      	adds	r2, #54	; 0x36
 800e5c4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e5c8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e5cc:	4620      	mov	r0, r4
 800e5ce:	4b0c      	ldr	r3, [pc, #48]	; (800e600 <scalbn+0xf8>)
 800e5d0:	2200      	movs	r2, #0
 800e5d2:	e7d5      	b.n	800e580 <scalbn+0x78>
 800e5d4:	f3af 8000 	nop.w
 800e5d8:	c2f8f359 	.word	0xc2f8f359
 800e5dc:	01a56e1f 	.word	0x01a56e1f
 800e5e0:	8800759c 	.word	0x8800759c
 800e5e4:	7e37e43c 	.word	0x7e37e43c
 800e5e8:	8800759c 	.word	0x8800759c
 800e5ec:	fe37e43c 	.word	0xfe37e43c
 800e5f0:	c2f8f359 	.word	0xc2f8f359
 800e5f4:	81a56e1f 	.word	0x81a56e1f
 800e5f8:	43500000 	.word	0x43500000
 800e5fc:	ffff3cb0 	.word	0xffff3cb0
 800e600:	3c900000 	.word	0x3c900000

0800e604 <with_errno>:
 800e604:	b570      	push	{r4, r5, r6, lr}
 800e606:	4604      	mov	r4, r0
 800e608:	460d      	mov	r5, r1
 800e60a:	4616      	mov	r6, r2
 800e60c:	f7fc fb50 	bl	800acb0 <__errno>
 800e610:	4629      	mov	r1, r5
 800e612:	6006      	str	r6, [r0, #0]
 800e614:	4620      	mov	r0, r4
 800e616:	bd70      	pop	{r4, r5, r6, pc}

0800e618 <xflow>:
 800e618:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e61a:	4614      	mov	r4, r2
 800e61c:	461d      	mov	r5, r3
 800e61e:	b108      	cbz	r0, 800e624 <xflow+0xc>
 800e620:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e624:	e9cd 2300 	strd	r2, r3, [sp]
 800e628:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e62c:	4620      	mov	r0, r4
 800e62e:	4629      	mov	r1, r5
 800e630:	f7f2 f802 	bl	8000638 <__aeabi_dmul>
 800e634:	2222      	movs	r2, #34	; 0x22
 800e636:	b003      	add	sp, #12
 800e638:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e63c:	f7ff bfe2 	b.w	800e604 <with_errno>

0800e640 <__math_uflow>:
 800e640:	b508      	push	{r3, lr}
 800e642:	2200      	movs	r2, #0
 800e644:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e648:	f7ff ffe6 	bl	800e618 <xflow>
 800e64c:	ec41 0b10 	vmov	d0, r0, r1
 800e650:	bd08      	pop	{r3, pc}

0800e652 <__math_oflow>:
 800e652:	b508      	push	{r3, lr}
 800e654:	2200      	movs	r2, #0
 800e656:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800e65a:	f7ff ffdd 	bl	800e618 <xflow>
 800e65e:	ec41 0b10 	vmov	d0, r0, r1
 800e662:	bd08      	pop	{r3, pc}
 800e664:	0000      	movs	r0, r0
	...

0800e668 <__kernel_rem_pio2>:
 800e668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e66c:	ed2d 8b02 	vpush	{d8}
 800e670:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800e674:	f112 0f14 	cmn.w	r2, #20
 800e678:	9306      	str	r3, [sp, #24]
 800e67a:	9104      	str	r1, [sp, #16]
 800e67c:	4bc2      	ldr	r3, [pc, #776]	; (800e988 <__kernel_rem_pio2+0x320>)
 800e67e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800e680:	9009      	str	r0, [sp, #36]	; 0x24
 800e682:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e686:	9300      	str	r3, [sp, #0]
 800e688:	9b06      	ldr	r3, [sp, #24]
 800e68a:	f103 33ff 	add.w	r3, r3, #4294967295
 800e68e:	bfa8      	it	ge
 800e690:	1ed4      	subge	r4, r2, #3
 800e692:	9305      	str	r3, [sp, #20]
 800e694:	bfb2      	itee	lt
 800e696:	2400      	movlt	r4, #0
 800e698:	2318      	movge	r3, #24
 800e69a:	fb94 f4f3 	sdivge	r4, r4, r3
 800e69e:	f06f 0317 	mvn.w	r3, #23
 800e6a2:	fb04 3303 	mla	r3, r4, r3, r3
 800e6a6:	eb03 0a02 	add.w	sl, r3, r2
 800e6aa:	9b00      	ldr	r3, [sp, #0]
 800e6ac:	9a05      	ldr	r2, [sp, #20]
 800e6ae:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800e978 <__kernel_rem_pio2+0x310>
 800e6b2:	eb03 0802 	add.w	r8, r3, r2
 800e6b6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e6b8:	1aa7      	subs	r7, r4, r2
 800e6ba:	ae20      	add	r6, sp, #128	; 0x80
 800e6bc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e6c0:	2500      	movs	r5, #0
 800e6c2:	4545      	cmp	r5, r8
 800e6c4:	dd13      	ble.n	800e6ee <__kernel_rem_pio2+0x86>
 800e6c6:	9b06      	ldr	r3, [sp, #24]
 800e6c8:	aa20      	add	r2, sp, #128	; 0x80
 800e6ca:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800e6ce:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800e6d2:	f04f 0800 	mov.w	r8, #0
 800e6d6:	9b00      	ldr	r3, [sp, #0]
 800e6d8:	4598      	cmp	r8, r3
 800e6da:	dc31      	bgt.n	800e740 <__kernel_rem_pio2+0xd8>
 800e6dc:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800e978 <__kernel_rem_pio2+0x310>
 800e6e0:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800e6e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e6e8:	462f      	mov	r7, r5
 800e6ea:	2600      	movs	r6, #0
 800e6ec:	e01b      	b.n	800e726 <__kernel_rem_pio2+0xbe>
 800e6ee:	42ef      	cmn	r7, r5
 800e6f0:	d407      	bmi.n	800e702 <__kernel_rem_pio2+0x9a>
 800e6f2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e6f6:	f7f1 ff35 	bl	8000564 <__aeabi_i2d>
 800e6fa:	e8e6 0102 	strd	r0, r1, [r6], #8
 800e6fe:	3501      	adds	r5, #1
 800e700:	e7df      	b.n	800e6c2 <__kernel_rem_pio2+0x5a>
 800e702:	ec51 0b18 	vmov	r0, r1, d8
 800e706:	e7f8      	b.n	800e6fa <__kernel_rem_pio2+0x92>
 800e708:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e70c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800e710:	f7f1 ff92 	bl	8000638 <__aeabi_dmul>
 800e714:	4602      	mov	r2, r0
 800e716:	460b      	mov	r3, r1
 800e718:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e71c:	f7f1 fdd6 	bl	80002cc <__adddf3>
 800e720:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e724:	3601      	adds	r6, #1
 800e726:	9b05      	ldr	r3, [sp, #20]
 800e728:	429e      	cmp	r6, r3
 800e72a:	f1a7 0708 	sub.w	r7, r7, #8
 800e72e:	ddeb      	ble.n	800e708 <__kernel_rem_pio2+0xa0>
 800e730:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e734:	f108 0801 	add.w	r8, r8, #1
 800e738:	ecab 7b02 	vstmia	fp!, {d7}
 800e73c:	3508      	adds	r5, #8
 800e73e:	e7ca      	b.n	800e6d6 <__kernel_rem_pio2+0x6e>
 800e740:	9b00      	ldr	r3, [sp, #0]
 800e742:	aa0c      	add	r2, sp, #48	; 0x30
 800e744:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e748:	930b      	str	r3, [sp, #44]	; 0x2c
 800e74a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e74c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e750:	9c00      	ldr	r4, [sp, #0]
 800e752:	930a      	str	r3, [sp, #40]	; 0x28
 800e754:	00e3      	lsls	r3, r4, #3
 800e756:	9308      	str	r3, [sp, #32]
 800e758:	ab98      	add	r3, sp, #608	; 0x260
 800e75a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e75e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800e762:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800e766:	ab70      	add	r3, sp, #448	; 0x1c0
 800e768:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800e76c:	46c3      	mov	fp, r8
 800e76e:	46a1      	mov	r9, r4
 800e770:	f1b9 0f00 	cmp.w	r9, #0
 800e774:	f1a5 0508 	sub.w	r5, r5, #8
 800e778:	dc77      	bgt.n	800e86a <__kernel_rem_pio2+0x202>
 800e77a:	ec47 6b10 	vmov	d0, r6, r7
 800e77e:	4650      	mov	r0, sl
 800e780:	f7ff fec2 	bl	800e508 <scalbn>
 800e784:	ec57 6b10 	vmov	r6, r7, d0
 800e788:	2200      	movs	r2, #0
 800e78a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800e78e:	ee10 0a10 	vmov	r0, s0
 800e792:	4639      	mov	r1, r7
 800e794:	f7f1 ff50 	bl	8000638 <__aeabi_dmul>
 800e798:	ec41 0b10 	vmov	d0, r0, r1
 800e79c:	f000 fab4 	bl	800ed08 <floor>
 800e7a0:	4b7a      	ldr	r3, [pc, #488]	; (800e98c <__kernel_rem_pio2+0x324>)
 800e7a2:	ec51 0b10 	vmov	r0, r1, d0
 800e7a6:	2200      	movs	r2, #0
 800e7a8:	f7f1 ff46 	bl	8000638 <__aeabi_dmul>
 800e7ac:	4602      	mov	r2, r0
 800e7ae:	460b      	mov	r3, r1
 800e7b0:	4630      	mov	r0, r6
 800e7b2:	4639      	mov	r1, r7
 800e7b4:	f7f1 fd88 	bl	80002c8 <__aeabi_dsub>
 800e7b8:	460f      	mov	r7, r1
 800e7ba:	4606      	mov	r6, r0
 800e7bc:	f7f2 f9ec 	bl	8000b98 <__aeabi_d2iz>
 800e7c0:	9002      	str	r0, [sp, #8]
 800e7c2:	f7f1 fecf 	bl	8000564 <__aeabi_i2d>
 800e7c6:	4602      	mov	r2, r0
 800e7c8:	460b      	mov	r3, r1
 800e7ca:	4630      	mov	r0, r6
 800e7cc:	4639      	mov	r1, r7
 800e7ce:	f7f1 fd7b 	bl	80002c8 <__aeabi_dsub>
 800e7d2:	f1ba 0f00 	cmp.w	sl, #0
 800e7d6:	4606      	mov	r6, r0
 800e7d8:	460f      	mov	r7, r1
 800e7da:	dd6d      	ble.n	800e8b8 <__kernel_rem_pio2+0x250>
 800e7dc:	1e61      	subs	r1, r4, #1
 800e7de:	ab0c      	add	r3, sp, #48	; 0x30
 800e7e0:	9d02      	ldr	r5, [sp, #8]
 800e7e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e7e6:	f1ca 0018 	rsb	r0, sl, #24
 800e7ea:	fa43 f200 	asr.w	r2, r3, r0
 800e7ee:	4415      	add	r5, r2
 800e7f0:	4082      	lsls	r2, r0
 800e7f2:	1a9b      	subs	r3, r3, r2
 800e7f4:	aa0c      	add	r2, sp, #48	; 0x30
 800e7f6:	9502      	str	r5, [sp, #8]
 800e7f8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800e7fc:	f1ca 0217 	rsb	r2, sl, #23
 800e800:	fa43 fb02 	asr.w	fp, r3, r2
 800e804:	f1bb 0f00 	cmp.w	fp, #0
 800e808:	dd65      	ble.n	800e8d6 <__kernel_rem_pio2+0x26e>
 800e80a:	9b02      	ldr	r3, [sp, #8]
 800e80c:	2200      	movs	r2, #0
 800e80e:	3301      	adds	r3, #1
 800e810:	9302      	str	r3, [sp, #8]
 800e812:	4615      	mov	r5, r2
 800e814:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800e818:	4294      	cmp	r4, r2
 800e81a:	f300 809f 	bgt.w	800e95c <__kernel_rem_pio2+0x2f4>
 800e81e:	f1ba 0f00 	cmp.w	sl, #0
 800e822:	dd07      	ble.n	800e834 <__kernel_rem_pio2+0x1cc>
 800e824:	f1ba 0f01 	cmp.w	sl, #1
 800e828:	f000 80c1 	beq.w	800e9ae <__kernel_rem_pio2+0x346>
 800e82c:	f1ba 0f02 	cmp.w	sl, #2
 800e830:	f000 80c7 	beq.w	800e9c2 <__kernel_rem_pio2+0x35a>
 800e834:	f1bb 0f02 	cmp.w	fp, #2
 800e838:	d14d      	bne.n	800e8d6 <__kernel_rem_pio2+0x26e>
 800e83a:	4632      	mov	r2, r6
 800e83c:	463b      	mov	r3, r7
 800e83e:	4954      	ldr	r1, [pc, #336]	; (800e990 <__kernel_rem_pio2+0x328>)
 800e840:	2000      	movs	r0, #0
 800e842:	f7f1 fd41 	bl	80002c8 <__aeabi_dsub>
 800e846:	4606      	mov	r6, r0
 800e848:	460f      	mov	r7, r1
 800e84a:	2d00      	cmp	r5, #0
 800e84c:	d043      	beq.n	800e8d6 <__kernel_rem_pio2+0x26e>
 800e84e:	4650      	mov	r0, sl
 800e850:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800e980 <__kernel_rem_pio2+0x318>
 800e854:	f7ff fe58 	bl	800e508 <scalbn>
 800e858:	4630      	mov	r0, r6
 800e85a:	4639      	mov	r1, r7
 800e85c:	ec53 2b10 	vmov	r2, r3, d0
 800e860:	f7f1 fd32 	bl	80002c8 <__aeabi_dsub>
 800e864:	4606      	mov	r6, r0
 800e866:	460f      	mov	r7, r1
 800e868:	e035      	b.n	800e8d6 <__kernel_rem_pio2+0x26e>
 800e86a:	4b4a      	ldr	r3, [pc, #296]	; (800e994 <__kernel_rem_pio2+0x32c>)
 800e86c:	2200      	movs	r2, #0
 800e86e:	4630      	mov	r0, r6
 800e870:	4639      	mov	r1, r7
 800e872:	f7f1 fee1 	bl	8000638 <__aeabi_dmul>
 800e876:	f7f2 f98f 	bl	8000b98 <__aeabi_d2iz>
 800e87a:	f7f1 fe73 	bl	8000564 <__aeabi_i2d>
 800e87e:	4602      	mov	r2, r0
 800e880:	460b      	mov	r3, r1
 800e882:	ec43 2b18 	vmov	d8, r2, r3
 800e886:	4b44      	ldr	r3, [pc, #272]	; (800e998 <__kernel_rem_pio2+0x330>)
 800e888:	2200      	movs	r2, #0
 800e88a:	f7f1 fed5 	bl	8000638 <__aeabi_dmul>
 800e88e:	4602      	mov	r2, r0
 800e890:	460b      	mov	r3, r1
 800e892:	4630      	mov	r0, r6
 800e894:	4639      	mov	r1, r7
 800e896:	f7f1 fd17 	bl	80002c8 <__aeabi_dsub>
 800e89a:	f7f2 f97d 	bl	8000b98 <__aeabi_d2iz>
 800e89e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e8a2:	f84b 0b04 	str.w	r0, [fp], #4
 800e8a6:	ec51 0b18 	vmov	r0, r1, d8
 800e8aa:	f7f1 fd0f 	bl	80002cc <__adddf3>
 800e8ae:	f109 39ff 	add.w	r9, r9, #4294967295
 800e8b2:	4606      	mov	r6, r0
 800e8b4:	460f      	mov	r7, r1
 800e8b6:	e75b      	b.n	800e770 <__kernel_rem_pio2+0x108>
 800e8b8:	d106      	bne.n	800e8c8 <__kernel_rem_pio2+0x260>
 800e8ba:	1e63      	subs	r3, r4, #1
 800e8bc:	aa0c      	add	r2, sp, #48	; 0x30
 800e8be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e8c2:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800e8c6:	e79d      	b.n	800e804 <__kernel_rem_pio2+0x19c>
 800e8c8:	4b34      	ldr	r3, [pc, #208]	; (800e99c <__kernel_rem_pio2+0x334>)
 800e8ca:	2200      	movs	r2, #0
 800e8cc:	f7f2 f93a 	bl	8000b44 <__aeabi_dcmpge>
 800e8d0:	2800      	cmp	r0, #0
 800e8d2:	d140      	bne.n	800e956 <__kernel_rem_pio2+0x2ee>
 800e8d4:	4683      	mov	fp, r0
 800e8d6:	2200      	movs	r2, #0
 800e8d8:	2300      	movs	r3, #0
 800e8da:	4630      	mov	r0, r6
 800e8dc:	4639      	mov	r1, r7
 800e8de:	f7f2 f913 	bl	8000b08 <__aeabi_dcmpeq>
 800e8e2:	2800      	cmp	r0, #0
 800e8e4:	f000 80c1 	beq.w	800ea6a <__kernel_rem_pio2+0x402>
 800e8e8:	1e65      	subs	r5, r4, #1
 800e8ea:	462b      	mov	r3, r5
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	9900      	ldr	r1, [sp, #0]
 800e8f0:	428b      	cmp	r3, r1
 800e8f2:	da6d      	bge.n	800e9d0 <__kernel_rem_pio2+0x368>
 800e8f4:	2a00      	cmp	r2, #0
 800e8f6:	f000 808a 	beq.w	800ea0e <__kernel_rem_pio2+0x3a6>
 800e8fa:	ab0c      	add	r3, sp, #48	; 0x30
 800e8fc:	f1aa 0a18 	sub.w	sl, sl, #24
 800e900:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800e904:	2b00      	cmp	r3, #0
 800e906:	f000 80ae 	beq.w	800ea66 <__kernel_rem_pio2+0x3fe>
 800e90a:	4650      	mov	r0, sl
 800e90c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800e980 <__kernel_rem_pio2+0x318>
 800e910:	f7ff fdfa 	bl	800e508 <scalbn>
 800e914:	1c6b      	adds	r3, r5, #1
 800e916:	00da      	lsls	r2, r3, #3
 800e918:	9205      	str	r2, [sp, #20]
 800e91a:	ec57 6b10 	vmov	r6, r7, d0
 800e91e:	aa70      	add	r2, sp, #448	; 0x1c0
 800e920:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800e994 <__kernel_rem_pio2+0x32c>
 800e924:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800e928:	462c      	mov	r4, r5
 800e92a:	f04f 0800 	mov.w	r8, #0
 800e92e:	2c00      	cmp	r4, #0
 800e930:	f280 80d4 	bge.w	800eadc <__kernel_rem_pio2+0x474>
 800e934:	462c      	mov	r4, r5
 800e936:	2c00      	cmp	r4, #0
 800e938:	f2c0 8102 	blt.w	800eb40 <__kernel_rem_pio2+0x4d8>
 800e93c:	4b18      	ldr	r3, [pc, #96]	; (800e9a0 <__kernel_rem_pio2+0x338>)
 800e93e:	461e      	mov	r6, r3
 800e940:	ab70      	add	r3, sp, #448	; 0x1c0
 800e942:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800e946:	1b2b      	subs	r3, r5, r4
 800e948:	f04f 0900 	mov.w	r9, #0
 800e94c:	f04f 0a00 	mov.w	sl, #0
 800e950:	2700      	movs	r7, #0
 800e952:	9306      	str	r3, [sp, #24]
 800e954:	e0e6      	b.n	800eb24 <__kernel_rem_pio2+0x4bc>
 800e956:	f04f 0b02 	mov.w	fp, #2
 800e95a:	e756      	b.n	800e80a <__kernel_rem_pio2+0x1a2>
 800e95c:	f8d8 3000 	ldr.w	r3, [r8]
 800e960:	bb05      	cbnz	r5, 800e9a4 <__kernel_rem_pio2+0x33c>
 800e962:	b123      	cbz	r3, 800e96e <__kernel_rem_pio2+0x306>
 800e964:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800e968:	f8c8 3000 	str.w	r3, [r8]
 800e96c:	2301      	movs	r3, #1
 800e96e:	3201      	adds	r2, #1
 800e970:	f108 0804 	add.w	r8, r8, #4
 800e974:	461d      	mov	r5, r3
 800e976:	e74f      	b.n	800e818 <__kernel_rem_pio2+0x1b0>
	...
 800e984:	3ff00000 	.word	0x3ff00000
 800e988:	0800f720 	.word	0x0800f720
 800e98c:	40200000 	.word	0x40200000
 800e990:	3ff00000 	.word	0x3ff00000
 800e994:	3e700000 	.word	0x3e700000
 800e998:	41700000 	.word	0x41700000
 800e99c:	3fe00000 	.word	0x3fe00000
 800e9a0:	0800f6e0 	.word	0x0800f6e0
 800e9a4:	1acb      	subs	r3, r1, r3
 800e9a6:	f8c8 3000 	str.w	r3, [r8]
 800e9aa:	462b      	mov	r3, r5
 800e9ac:	e7df      	b.n	800e96e <__kernel_rem_pio2+0x306>
 800e9ae:	1e62      	subs	r2, r4, #1
 800e9b0:	ab0c      	add	r3, sp, #48	; 0x30
 800e9b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e9b6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800e9ba:	a90c      	add	r1, sp, #48	; 0x30
 800e9bc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800e9c0:	e738      	b.n	800e834 <__kernel_rem_pio2+0x1cc>
 800e9c2:	1e62      	subs	r2, r4, #1
 800e9c4:	ab0c      	add	r3, sp, #48	; 0x30
 800e9c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e9ca:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e9ce:	e7f4      	b.n	800e9ba <__kernel_rem_pio2+0x352>
 800e9d0:	a90c      	add	r1, sp, #48	; 0x30
 800e9d2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800e9d6:	3b01      	subs	r3, #1
 800e9d8:	430a      	orrs	r2, r1
 800e9da:	e788      	b.n	800e8ee <__kernel_rem_pio2+0x286>
 800e9dc:	3301      	adds	r3, #1
 800e9de:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800e9e2:	2900      	cmp	r1, #0
 800e9e4:	d0fa      	beq.n	800e9dc <__kernel_rem_pio2+0x374>
 800e9e6:	9a08      	ldr	r2, [sp, #32]
 800e9e8:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800e9ec:	446a      	add	r2, sp
 800e9ee:	3a98      	subs	r2, #152	; 0x98
 800e9f0:	9208      	str	r2, [sp, #32]
 800e9f2:	9a06      	ldr	r2, [sp, #24]
 800e9f4:	a920      	add	r1, sp, #128	; 0x80
 800e9f6:	18a2      	adds	r2, r4, r2
 800e9f8:	18e3      	adds	r3, r4, r3
 800e9fa:	f104 0801 	add.w	r8, r4, #1
 800e9fe:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800ea02:	9302      	str	r3, [sp, #8]
 800ea04:	9b02      	ldr	r3, [sp, #8]
 800ea06:	4543      	cmp	r3, r8
 800ea08:	da04      	bge.n	800ea14 <__kernel_rem_pio2+0x3ac>
 800ea0a:	461c      	mov	r4, r3
 800ea0c:	e6a2      	b.n	800e754 <__kernel_rem_pio2+0xec>
 800ea0e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ea10:	2301      	movs	r3, #1
 800ea12:	e7e4      	b.n	800e9de <__kernel_rem_pio2+0x376>
 800ea14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ea16:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800ea1a:	f7f1 fda3 	bl	8000564 <__aeabi_i2d>
 800ea1e:	e8e5 0102 	strd	r0, r1, [r5], #8
 800ea22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea24:	46ab      	mov	fp, r5
 800ea26:	461c      	mov	r4, r3
 800ea28:	f04f 0900 	mov.w	r9, #0
 800ea2c:	2600      	movs	r6, #0
 800ea2e:	2700      	movs	r7, #0
 800ea30:	9b05      	ldr	r3, [sp, #20]
 800ea32:	4599      	cmp	r9, r3
 800ea34:	dd06      	ble.n	800ea44 <__kernel_rem_pio2+0x3dc>
 800ea36:	9b08      	ldr	r3, [sp, #32]
 800ea38:	e8e3 6702 	strd	r6, r7, [r3], #8
 800ea3c:	f108 0801 	add.w	r8, r8, #1
 800ea40:	9308      	str	r3, [sp, #32]
 800ea42:	e7df      	b.n	800ea04 <__kernel_rem_pio2+0x39c>
 800ea44:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800ea48:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800ea4c:	f7f1 fdf4 	bl	8000638 <__aeabi_dmul>
 800ea50:	4602      	mov	r2, r0
 800ea52:	460b      	mov	r3, r1
 800ea54:	4630      	mov	r0, r6
 800ea56:	4639      	mov	r1, r7
 800ea58:	f7f1 fc38 	bl	80002cc <__adddf3>
 800ea5c:	f109 0901 	add.w	r9, r9, #1
 800ea60:	4606      	mov	r6, r0
 800ea62:	460f      	mov	r7, r1
 800ea64:	e7e4      	b.n	800ea30 <__kernel_rem_pio2+0x3c8>
 800ea66:	3d01      	subs	r5, #1
 800ea68:	e747      	b.n	800e8fa <__kernel_rem_pio2+0x292>
 800ea6a:	ec47 6b10 	vmov	d0, r6, r7
 800ea6e:	f1ca 0000 	rsb	r0, sl, #0
 800ea72:	f7ff fd49 	bl	800e508 <scalbn>
 800ea76:	ec57 6b10 	vmov	r6, r7, d0
 800ea7a:	4ba0      	ldr	r3, [pc, #640]	; (800ecfc <__kernel_rem_pio2+0x694>)
 800ea7c:	ee10 0a10 	vmov	r0, s0
 800ea80:	2200      	movs	r2, #0
 800ea82:	4639      	mov	r1, r7
 800ea84:	f7f2 f85e 	bl	8000b44 <__aeabi_dcmpge>
 800ea88:	b1f8      	cbz	r0, 800eaca <__kernel_rem_pio2+0x462>
 800ea8a:	4b9d      	ldr	r3, [pc, #628]	; (800ed00 <__kernel_rem_pio2+0x698>)
 800ea8c:	2200      	movs	r2, #0
 800ea8e:	4630      	mov	r0, r6
 800ea90:	4639      	mov	r1, r7
 800ea92:	f7f1 fdd1 	bl	8000638 <__aeabi_dmul>
 800ea96:	f7f2 f87f 	bl	8000b98 <__aeabi_d2iz>
 800ea9a:	4680      	mov	r8, r0
 800ea9c:	f7f1 fd62 	bl	8000564 <__aeabi_i2d>
 800eaa0:	4b96      	ldr	r3, [pc, #600]	; (800ecfc <__kernel_rem_pio2+0x694>)
 800eaa2:	2200      	movs	r2, #0
 800eaa4:	f7f1 fdc8 	bl	8000638 <__aeabi_dmul>
 800eaa8:	460b      	mov	r3, r1
 800eaaa:	4602      	mov	r2, r0
 800eaac:	4639      	mov	r1, r7
 800eaae:	4630      	mov	r0, r6
 800eab0:	f7f1 fc0a 	bl	80002c8 <__aeabi_dsub>
 800eab4:	f7f2 f870 	bl	8000b98 <__aeabi_d2iz>
 800eab8:	1c65      	adds	r5, r4, #1
 800eaba:	ab0c      	add	r3, sp, #48	; 0x30
 800eabc:	f10a 0a18 	add.w	sl, sl, #24
 800eac0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800eac4:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800eac8:	e71f      	b.n	800e90a <__kernel_rem_pio2+0x2a2>
 800eaca:	4630      	mov	r0, r6
 800eacc:	4639      	mov	r1, r7
 800eace:	f7f2 f863 	bl	8000b98 <__aeabi_d2iz>
 800ead2:	ab0c      	add	r3, sp, #48	; 0x30
 800ead4:	4625      	mov	r5, r4
 800ead6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800eada:	e716      	b.n	800e90a <__kernel_rem_pio2+0x2a2>
 800eadc:	ab0c      	add	r3, sp, #48	; 0x30
 800eade:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800eae2:	f7f1 fd3f 	bl	8000564 <__aeabi_i2d>
 800eae6:	4632      	mov	r2, r6
 800eae8:	463b      	mov	r3, r7
 800eaea:	f7f1 fda5 	bl	8000638 <__aeabi_dmul>
 800eaee:	4642      	mov	r2, r8
 800eaf0:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800eaf4:	464b      	mov	r3, r9
 800eaf6:	4630      	mov	r0, r6
 800eaf8:	4639      	mov	r1, r7
 800eafa:	f7f1 fd9d 	bl	8000638 <__aeabi_dmul>
 800eafe:	3c01      	subs	r4, #1
 800eb00:	4606      	mov	r6, r0
 800eb02:	460f      	mov	r7, r1
 800eb04:	e713      	b.n	800e92e <__kernel_rem_pio2+0x2c6>
 800eb06:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800eb0a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800eb0e:	f7f1 fd93 	bl	8000638 <__aeabi_dmul>
 800eb12:	4602      	mov	r2, r0
 800eb14:	460b      	mov	r3, r1
 800eb16:	4648      	mov	r0, r9
 800eb18:	4651      	mov	r1, sl
 800eb1a:	f7f1 fbd7 	bl	80002cc <__adddf3>
 800eb1e:	3701      	adds	r7, #1
 800eb20:	4681      	mov	r9, r0
 800eb22:	468a      	mov	sl, r1
 800eb24:	9b00      	ldr	r3, [sp, #0]
 800eb26:	429f      	cmp	r7, r3
 800eb28:	dc02      	bgt.n	800eb30 <__kernel_rem_pio2+0x4c8>
 800eb2a:	9b06      	ldr	r3, [sp, #24]
 800eb2c:	429f      	cmp	r7, r3
 800eb2e:	ddea      	ble.n	800eb06 <__kernel_rem_pio2+0x49e>
 800eb30:	9a06      	ldr	r2, [sp, #24]
 800eb32:	ab48      	add	r3, sp, #288	; 0x120
 800eb34:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800eb38:	e9c6 9a00 	strd	r9, sl, [r6]
 800eb3c:	3c01      	subs	r4, #1
 800eb3e:	e6fa      	b.n	800e936 <__kernel_rem_pio2+0x2ce>
 800eb40:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800eb42:	2b02      	cmp	r3, #2
 800eb44:	dc0b      	bgt.n	800eb5e <__kernel_rem_pio2+0x4f6>
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	dc39      	bgt.n	800ebbe <__kernel_rem_pio2+0x556>
 800eb4a:	d05d      	beq.n	800ec08 <__kernel_rem_pio2+0x5a0>
 800eb4c:	9b02      	ldr	r3, [sp, #8]
 800eb4e:	f003 0007 	and.w	r0, r3, #7
 800eb52:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800eb56:	ecbd 8b02 	vpop	{d8}
 800eb5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb5e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800eb60:	2b03      	cmp	r3, #3
 800eb62:	d1f3      	bne.n	800eb4c <__kernel_rem_pio2+0x4e4>
 800eb64:	9b05      	ldr	r3, [sp, #20]
 800eb66:	9500      	str	r5, [sp, #0]
 800eb68:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800eb6c:	eb0d 0403 	add.w	r4, sp, r3
 800eb70:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800eb74:	46a2      	mov	sl, r4
 800eb76:	9b00      	ldr	r3, [sp, #0]
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	f1aa 0a08 	sub.w	sl, sl, #8
 800eb7e:	dc69      	bgt.n	800ec54 <__kernel_rem_pio2+0x5ec>
 800eb80:	46aa      	mov	sl, r5
 800eb82:	f1ba 0f01 	cmp.w	sl, #1
 800eb86:	f1a4 0408 	sub.w	r4, r4, #8
 800eb8a:	f300 8083 	bgt.w	800ec94 <__kernel_rem_pio2+0x62c>
 800eb8e:	9c05      	ldr	r4, [sp, #20]
 800eb90:	ab48      	add	r3, sp, #288	; 0x120
 800eb92:	441c      	add	r4, r3
 800eb94:	2000      	movs	r0, #0
 800eb96:	2100      	movs	r1, #0
 800eb98:	2d01      	cmp	r5, #1
 800eb9a:	f300 809a 	bgt.w	800ecd2 <__kernel_rem_pio2+0x66a>
 800eb9e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800eba2:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800eba6:	f1bb 0f00 	cmp.w	fp, #0
 800ebaa:	f040 8098 	bne.w	800ecde <__kernel_rem_pio2+0x676>
 800ebae:	9b04      	ldr	r3, [sp, #16]
 800ebb0:	e9c3 7800 	strd	r7, r8, [r3]
 800ebb4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800ebb8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800ebbc:	e7c6      	b.n	800eb4c <__kernel_rem_pio2+0x4e4>
 800ebbe:	9e05      	ldr	r6, [sp, #20]
 800ebc0:	ab48      	add	r3, sp, #288	; 0x120
 800ebc2:	441e      	add	r6, r3
 800ebc4:	462c      	mov	r4, r5
 800ebc6:	2000      	movs	r0, #0
 800ebc8:	2100      	movs	r1, #0
 800ebca:	2c00      	cmp	r4, #0
 800ebcc:	da33      	bge.n	800ec36 <__kernel_rem_pio2+0x5ce>
 800ebce:	f1bb 0f00 	cmp.w	fp, #0
 800ebd2:	d036      	beq.n	800ec42 <__kernel_rem_pio2+0x5da>
 800ebd4:	4602      	mov	r2, r0
 800ebd6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ebda:	9c04      	ldr	r4, [sp, #16]
 800ebdc:	e9c4 2300 	strd	r2, r3, [r4]
 800ebe0:	4602      	mov	r2, r0
 800ebe2:	460b      	mov	r3, r1
 800ebe4:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800ebe8:	f7f1 fb6e 	bl	80002c8 <__aeabi_dsub>
 800ebec:	ae4a      	add	r6, sp, #296	; 0x128
 800ebee:	2401      	movs	r4, #1
 800ebf0:	42a5      	cmp	r5, r4
 800ebf2:	da29      	bge.n	800ec48 <__kernel_rem_pio2+0x5e0>
 800ebf4:	f1bb 0f00 	cmp.w	fp, #0
 800ebf8:	d002      	beq.n	800ec00 <__kernel_rem_pio2+0x598>
 800ebfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ebfe:	4619      	mov	r1, r3
 800ec00:	9b04      	ldr	r3, [sp, #16]
 800ec02:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ec06:	e7a1      	b.n	800eb4c <__kernel_rem_pio2+0x4e4>
 800ec08:	9c05      	ldr	r4, [sp, #20]
 800ec0a:	ab48      	add	r3, sp, #288	; 0x120
 800ec0c:	441c      	add	r4, r3
 800ec0e:	2000      	movs	r0, #0
 800ec10:	2100      	movs	r1, #0
 800ec12:	2d00      	cmp	r5, #0
 800ec14:	da09      	bge.n	800ec2a <__kernel_rem_pio2+0x5c2>
 800ec16:	f1bb 0f00 	cmp.w	fp, #0
 800ec1a:	d002      	beq.n	800ec22 <__kernel_rem_pio2+0x5ba>
 800ec1c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ec20:	4619      	mov	r1, r3
 800ec22:	9b04      	ldr	r3, [sp, #16]
 800ec24:	e9c3 0100 	strd	r0, r1, [r3]
 800ec28:	e790      	b.n	800eb4c <__kernel_rem_pio2+0x4e4>
 800ec2a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ec2e:	f7f1 fb4d 	bl	80002cc <__adddf3>
 800ec32:	3d01      	subs	r5, #1
 800ec34:	e7ed      	b.n	800ec12 <__kernel_rem_pio2+0x5aa>
 800ec36:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800ec3a:	f7f1 fb47 	bl	80002cc <__adddf3>
 800ec3e:	3c01      	subs	r4, #1
 800ec40:	e7c3      	b.n	800ebca <__kernel_rem_pio2+0x562>
 800ec42:	4602      	mov	r2, r0
 800ec44:	460b      	mov	r3, r1
 800ec46:	e7c8      	b.n	800ebda <__kernel_rem_pio2+0x572>
 800ec48:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800ec4c:	f7f1 fb3e 	bl	80002cc <__adddf3>
 800ec50:	3401      	adds	r4, #1
 800ec52:	e7cd      	b.n	800ebf0 <__kernel_rem_pio2+0x588>
 800ec54:	e9da 8900 	ldrd	r8, r9, [sl]
 800ec58:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800ec5c:	9b00      	ldr	r3, [sp, #0]
 800ec5e:	3b01      	subs	r3, #1
 800ec60:	9300      	str	r3, [sp, #0]
 800ec62:	4632      	mov	r2, r6
 800ec64:	463b      	mov	r3, r7
 800ec66:	4640      	mov	r0, r8
 800ec68:	4649      	mov	r1, r9
 800ec6a:	f7f1 fb2f 	bl	80002cc <__adddf3>
 800ec6e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ec72:	4602      	mov	r2, r0
 800ec74:	460b      	mov	r3, r1
 800ec76:	4640      	mov	r0, r8
 800ec78:	4649      	mov	r1, r9
 800ec7a:	f7f1 fb25 	bl	80002c8 <__aeabi_dsub>
 800ec7e:	4632      	mov	r2, r6
 800ec80:	463b      	mov	r3, r7
 800ec82:	f7f1 fb23 	bl	80002cc <__adddf3>
 800ec86:	ed9d 7b06 	vldr	d7, [sp, #24]
 800ec8a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ec8e:	ed8a 7b00 	vstr	d7, [sl]
 800ec92:	e770      	b.n	800eb76 <__kernel_rem_pio2+0x50e>
 800ec94:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ec98:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800ec9c:	4640      	mov	r0, r8
 800ec9e:	4632      	mov	r2, r6
 800eca0:	463b      	mov	r3, r7
 800eca2:	4649      	mov	r1, r9
 800eca4:	f7f1 fb12 	bl	80002cc <__adddf3>
 800eca8:	e9cd 0100 	strd	r0, r1, [sp]
 800ecac:	4602      	mov	r2, r0
 800ecae:	460b      	mov	r3, r1
 800ecb0:	4640      	mov	r0, r8
 800ecb2:	4649      	mov	r1, r9
 800ecb4:	f7f1 fb08 	bl	80002c8 <__aeabi_dsub>
 800ecb8:	4632      	mov	r2, r6
 800ecba:	463b      	mov	r3, r7
 800ecbc:	f7f1 fb06 	bl	80002cc <__adddf3>
 800ecc0:	ed9d 7b00 	vldr	d7, [sp]
 800ecc4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ecc8:	ed84 7b00 	vstr	d7, [r4]
 800eccc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ecd0:	e757      	b.n	800eb82 <__kernel_rem_pio2+0x51a>
 800ecd2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800ecd6:	f7f1 faf9 	bl	80002cc <__adddf3>
 800ecda:	3d01      	subs	r5, #1
 800ecdc:	e75c      	b.n	800eb98 <__kernel_rem_pio2+0x530>
 800ecde:	9b04      	ldr	r3, [sp, #16]
 800ece0:	9a04      	ldr	r2, [sp, #16]
 800ece2:	601f      	str	r7, [r3, #0]
 800ece4:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800ece8:	605c      	str	r4, [r3, #4]
 800ecea:	609d      	str	r5, [r3, #8]
 800ecec:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ecf0:	60d3      	str	r3, [r2, #12]
 800ecf2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ecf6:	6110      	str	r0, [r2, #16]
 800ecf8:	6153      	str	r3, [r2, #20]
 800ecfa:	e727      	b.n	800eb4c <__kernel_rem_pio2+0x4e4>
 800ecfc:	41700000 	.word	0x41700000
 800ed00:	3e700000 	.word	0x3e700000
 800ed04:	00000000 	.word	0x00000000

0800ed08 <floor>:
 800ed08:	ec51 0b10 	vmov	r0, r1, d0
 800ed0c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ed10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed14:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800ed18:	2e13      	cmp	r6, #19
 800ed1a:	ee10 5a10 	vmov	r5, s0
 800ed1e:	ee10 8a10 	vmov	r8, s0
 800ed22:	460c      	mov	r4, r1
 800ed24:	dc31      	bgt.n	800ed8a <floor+0x82>
 800ed26:	2e00      	cmp	r6, #0
 800ed28:	da14      	bge.n	800ed54 <floor+0x4c>
 800ed2a:	a333      	add	r3, pc, #204	; (adr r3, 800edf8 <floor+0xf0>)
 800ed2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed30:	f7f1 facc 	bl	80002cc <__adddf3>
 800ed34:	2200      	movs	r2, #0
 800ed36:	2300      	movs	r3, #0
 800ed38:	f7f1 ff0e 	bl	8000b58 <__aeabi_dcmpgt>
 800ed3c:	b138      	cbz	r0, 800ed4e <floor+0x46>
 800ed3e:	2c00      	cmp	r4, #0
 800ed40:	da53      	bge.n	800edea <floor+0xe2>
 800ed42:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800ed46:	4325      	orrs	r5, r4
 800ed48:	d052      	beq.n	800edf0 <floor+0xe8>
 800ed4a:	4c2d      	ldr	r4, [pc, #180]	; (800ee00 <floor+0xf8>)
 800ed4c:	2500      	movs	r5, #0
 800ed4e:	4621      	mov	r1, r4
 800ed50:	4628      	mov	r0, r5
 800ed52:	e024      	b.n	800ed9e <floor+0x96>
 800ed54:	4f2b      	ldr	r7, [pc, #172]	; (800ee04 <floor+0xfc>)
 800ed56:	4137      	asrs	r7, r6
 800ed58:	ea01 0307 	and.w	r3, r1, r7
 800ed5c:	4303      	orrs	r3, r0
 800ed5e:	d01e      	beq.n	800ed9e <floor+0x96>
 800ed60:	a325      	add	r3, pc, #148	; (adr r3, 800edf8 <floor+0xf0>)
 800ed62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed66:	f7f1 fab1 	bl	80002cc <__adddf3>
 800ed6a:	2200      	movs	r2, #0
 800ed6c:	2300      	movs	r3, #0
 800ed6e:	f7f1 fef3 	bl	8000b58 <__aeabi_dcmpgt>
 800ed72:	2800      	cmp	r0, #0
 800ed74:	d0eb      	beq.n	800ed4e <floor+0x46>
 800ed76:	2c00      	cmp	r4, #0
 800ed78:	bfbe      	ittt	lt
 800ed7a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ed7e:	4133      	asrlt	r3, r6
 800ed80:	18e4      	addlt	r4, r4, r3
 800ed82:	ea24 0407 	bic.w	r4, r4, r7
 800ed86:	2500      	movs	r5, #0
 800ed88:	e7e1      	b.n	800ed4e <floor+0x46>
 800ed8a:	2e33      	cmp	r6, #51	; 0x33
 800ed8c:	dd0b      	ble.n	800eda6 <floor+0x9e>
 800ed8e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ed92:	d104      	bne.n	800ed9e <floor+0x96>
 800ed94:	ee10 2a10 	vmov	r2, s0
 800ed98:	460b      	mov	r3, r1
 800ed9a:	f7f1 fa97 	bl	80002cc <__adddf3>
 800ed9e:	ec41 0b10 	vmov	d0, r0, r1
 800eda2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eda6:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800edaa:	f04f 37ff 	mov.w	r7, #4294967295
 800edae:	40df      	lsrs	r7, r3
 800edb0:	4238      	tst	r0, r7
 800edb2:	d0f4      	beq.n	800ed9e <floor+0x96>
 800edb4:	a310      	add	r3, pc, #64	; (adr r3, 800edf8 <floor+0xf0>)
 800edb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edba:	f7f1 fa87 	bl	80002cc <__adddf3>
 800edbe:	2200      	movs	r2, #0
 800edc0:	2300      	movs	r3, #0
 800edc2:	f7f1 fec9 	bl	8000b58 <__aeabi_dcmpgt>
 800edc6:	2800      	cmp	r0, #0
 800edc8:	d0c1      	beq.n	800ed4e <floor+0x46>
 800edca:	2c00      	cmp	r4, #0
 800edcc:	da0a      	bge.n	800ede4 <floor+0xdc>
 800edce:	2e14      	cmp	r6, #20
 800edd0:	d101      	bne.n	800edd6 <floor+0xce>
 800edd2:	3401      	adds	r4, #1
 800edd4:	e006      	b.n	800ede4 <floor+0xdc>
 800edd6:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800edda:	2301      	movs	r3, #1
 800eddc:	40b3      	lsls	r3, r6
 800edde:	441d      	add	r5, r3
 800ede0:	45a8      	cmp	r8, r5
 800ede2:	d8f6      	bhi.n	800edd2 <floor+0xca>
 800ede4:	ea25 0507 	bic.w	r5, r5, r7
 800ede8:	e7b1      	b.n	800ed4e <floor+0x46>
 800edea:	2500      	movs	r5, #0
 800edec:	462c      	mov	r4, r5
 800edee:	e7ae      	b.n	800ed4e <floor+0x46>
 800edf0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800edf4:	e7ab      	b.n	800ed4e <floor+0x46>
 800edf6:	bf00      	nop
 800edf8:	8800759c 	.word	0x8800759c
 800edfc:	7e37e43c 	.word	0x7e37e43c
 800ee00:	bff00000 	.word	0xbff00000
 800ee04:	000fffff 	.word	0x000fffff

0800ee08 <_init>:
 800ee08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee0a:	bf00      	nop
 800ee0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee0e:	bc08      	pop	{r3}
 800ee10:	469e      	mov	lr, r3
 800ee12:	4770      	bx	lr

0800ee14 <_fini>:
 800ee14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee16:	bf00      	nop
 800ee18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee1a:	bc08      	pop	{r3}
 800ee1c:	469e      	mov	lr, r3
 800ee1e:	4770      	bx	lr
