// This program was cloned from: https://github.com/yuravg/uvm_book_examples
// License: Apache License 2.0

//This is dummy DUT. 

module dut_dummy( input clock, input reset, uart_if uart_if0);


endmodule

 
