In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMBitstreamReader.a_gcc_-O0:

BitstreamReader.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL18__gthread_active_pv>:
       0:	mov	w1, #0x1                   	// #1
       4:	adrp	x0, 0 <__pthread_key_create>
       8:	ldr	x0, [x0]
       c:	cmp	x0, #0x0
      10:	b.ne	18 <_ZL18__gthread_active_pv+0x18>  // b.any
      14:	mov	w1, #0x0                   	// #0
      18:	and	w0, w1, #0xff
      1c:	ret

0000000000000020 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>:
      20:	stp	x29, x30, [sp, #-192]!
      24:	mov	x29, sp
      28:	stp	x19, x20, [sp, #16]
      2c:	str	x21, [sp, #32]
      30:	mov	x19, x8
      34:	str	x0, [sp, #72]
      38:	str	w1, [sp, #68]
      3c:	str	x2, [sp, #56]
      40:	ldr	x0, [sp, #72]
      44:	add	x20, x0, #0x40
      48:	ldr	x0, [sp, #72]
      4c:	ldr	w1, [x0, #36]
      50:	add	x0, sp, #0x70
      54:	bl	0 <_ZL18__gthread_active_pv>
      58:	add	x0, sp, #0x70
      5c:	mov	x1, x0
      60:	mov	x0, x20
      64:	bl	0 <_ZL18__gthread_active_pv>
      68:	add	x0, sp, #0x70
      6c:	bl	0 <_ZL18__gthread_active_pv>
      70:	ldr	x0, [sp, #72]
      74:	add	x0, x0, #0x40
      78:	bl	0 <_ZL18__gthread_active_pv>
      7c:	add	x2, x0, #0x8
      80:	ldr	x0, [sp, #72]
      84:	add	x0, x0, #0x28
      88:	mov	x1, x0
      8c:	mov	x0, x2
      90:	bl	0 <_ZL18__gthread_active_pv>
      94:	ldr	x0, [sp, #72]
      98:	ldr	x0, [x0, #336]
      9c:	cmp	x0, #0x0
      a0:	b.eq	118 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0xf8>  // b.none
      a4:	ldr	x0, [sp, #72]
      a8:	ldr	x0, [x0, #336]
      ac:	ldr	w1, [sp, #68]
      b0:	bl	0 <_ZL18__gthread_active_pv>
      b4:	str	x0, [sp, #184]
      b8:	ldr	x0, [sp, #184]
      bc:	cmp	x0, #0x0
      c0:	b.eq	118 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0xf8>  // b.none
      c4:	ldr	x0, [sp, #72]
      c8:	add	x20, x0, #0x28
      cc:	ldr	x0, [sp, #72]
      d0:	add	x0, x0, #0x28
      d4:	bl	0 <_ZL18__gthread_active_pv>
      d8:	str	x0, [sp, #152]
      dc:	add	x1, sp, #0x98
      e0:	add	x0, sp, #0x90
      e4:	bl	0 <_ZL18__gthread_active_pv>
      e8:	ldr	x0, [sp, #184]
      ec:	add	x0, x0, #0x8
      f0:	bl	0 <_ZL18__gthread_active_pv>
      f4:	mov	x21, x0
      f8:	ldr	x0, [sp, #184]
      fc:	add	x0, x0, #0x8
     100:	bl	0 <_ZL18__gthread_active_pv>
     104:	mov	x3, x0
     108:	mov	x2, x21
     10c:	ldr	x1, [sp, #144]
     110:	mov	x0, x20
     114:	bl	0 <_ZL18__gthread_active_pv>
     118:	ldr	x0, [sp, #72]
     11c:	add	x1, sp, #0x60
     120:	mov	x8, x1
     124:	mov	w1, #0x4                   	// #4
     128:	bl	0 <_ZL18__gthread_active_pv>
     12c:	add	x0, sp, #0x60
     130:	bl	0 <_ZL18__gthread_active_pv>
     134:	and	w0, w0, #0xff
     138:	eor	w0, w0, #0x1
     13c:	and	w0, w0, #0xff
     140:	cmp	w0, #0x0
     144:	b.eq	158 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x138>  // b.none
     148:	add	x0, sp, #0x60
     14c:	mov	x8, x19
     150:	bl	0 <_ZL18__gthread_active_pv>
     154:	b	2a4 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x284>
     158:	add	x0, sp, #0x60
     15c:	bl	0 <_ZL18__gthread_active_pv>
     160:	ldr	w1, [x0]
     164:	ldr	x0, [sp, #72]
     168:	str	w1, [x0, #36]
     16c:	ldr	x0, [sp, #72]
     170:	ldr	w0, [x0, #36]
     174:	cmp	w0, #0x40
     178:	b.ls	1b0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x190>  // b.plast
     17c:	mov	x0, #0x40                  	// #64
     180:	str	x0, [sp, #160]
     184:	ldr	x0, [sp, #72]
     188:	add	x1, x0, #0x24
     18c:	add	x0, sp, #0xa0
     190:	mov	x8, x19
     194:	mov	x3, x1
     198:	mov	x2, x0
     19c:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     1a0:	add	x1, x0, #0x0
     1a4:	mov	w0, #0x54                  	// #84
     1a8:	bl	0 <_ZL18__gthread_active_pv>
     1ac:	b	2a4 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x284>
     1b0:	ldr	x0, [sp, #72]
     1b4:	bl	0 <_ZL18__gthread_active_pv>
     1b8:	ldr	x0, [sp, #72]
     1bc:	add	x1, sp, #0x50
     1c0:	mov	x8, x1
     1c4:	mov	w1, #0x20                  	// #32
     1c8:	bl	0 <_ZL18__gthread_active_pv>
     1cc:	add	x0, sp, #0x50
     1d0:	bl	0 <_ZL18__gthread_active_pv>
     1d4:	and	w0, w0, #0xff
     1d8:	eor	w0, w0, #0x1
     1dc:	and	w0, w0, #0xff
     1e0:	cmp	w0, #0x0
     1e4:	b.eq	1f8 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x1d8>  // b.none
     1e8:	add	x0, sp, #0x50
     1ec:	mov	x8, x19
     1f0:	bl	0 <_ZL18__gthread_active_pv>
     1f4:	b	29c <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x27c>
     1f8:	add	x0, sp, #0x50
     1fc:	bl	0 <_ZL18__gthread_active_pv>
     200:	ldr	x0, [x0]
     204:	str	x0, [sp, #176]
     208:	ldr	x0, [sp, #56]
     20c:	cmp	x0, #0x0
     210:	b.eq	224 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x204>  // b.none
     214:	ldr	x0, [sp, #176]
     218:	mov	w1, w0
     21c:	ldr	x0, [sp, #56]
     220:	str	w1, [x0]
     224:	ldr	x0, [sp, #72]
     228:	ldr	w0, [x0, #36]
     22c:	cmp	w0, #0x0
     230:	b.ne	24c <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x22c>  // b.any
     234:	mov	x8, x19
     238:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     23c:	add	x1, x0, #0x0
     240:	mov	w0, #0x54                  	// #84
     244:	bl	0 <_ZL18__gthread_active_pv>
     248:	b	29c <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x27c>
     24c:	ldr	x0, [sp, #72]
     250:	bl	0 <_ZL18__gthread_active_pv>
     254:	and	w0, w0, #0xff
     258:	cmp	w0, #0x0
     25c:	b.eq	278 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x258>  // b.none
     260:	mov	x8, x19
     264:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     268:	add	x1, x0, #0x0
     26c:	mov	w0, #0x54                  	// #84
     270:	bl	0 <_ZL18__gthread_active_pv>
     274:	b	29c <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x27c>
     278:	add	x0, sp, #0xa8
     27c:	mov	x8, x0
     280:	bl	0 <_ZL18__gthread_active_pv>
     284:	add	x0, sp, #0xa8
     288:	mov	x1, x0
     28c:	mov	x0, x19
     290:	bl	0 <_ZL18__gthread_active_pv>
     294:	add	x0, sp, #0xa8
     298:	bl	0 <_ZL18__gthread_active_pv>
     29c:	add	x0, sp, #0x50
     2a0:	bl	0 <_ZL18__gthread_active_pv>
     2a4:	add	x0, sp, #0x60
     2a8:	bl	0 <_ZL18__gthread_active_pv>
     2ac:	mov	x0, x19
     2b0:	ldp	x19, x20, [sp, #16]
     2b4:	ldr	x21, [sp, #32]
     2b8:	ldp	x29, x30, [sp], #192
     2bc:	ret

00000000000002c0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE>:
     2c0:	stp	x29, x30, [sp, #-96]!
     2c4:	mov	x29, sp
     2c8:	stp	x19, x20, [sp, #16]
     2cc:	mov	x19, x8
     2d0:	str	x0, [sp, #40]
     2d4:	str	x1, [sp, #32]
     2d8:	ldr	x0, [sp, #32]
     2dc:	bl	0 <_ZL18__gthread_active_pv>
     2e0:	and	w0, w0, #0xff
     2e4:	eor	w0, w0, #0x1
     2e8:	and	w0, w0, #0xff
     2ec:	cmp	w0, #0x0
     2f0:	b.ne	314 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x54>  // b.any
     2f4:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     2f8:	add	x3, x0, #0x0
     2fc:	mov	w2, #0x45                  	// #69
     300:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     304:	add	x1, x0, #0x0
     308:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     30c:	add	x0, x0, #0x0
     310:	bl	0 <__assert_fail>
     314:	nop
     318:	ldr	x0, [sp, #32]
     31c:	bl	0 <_ZL18__gthread_active_pv>
     320:	cmp	w0, #0x5
     324:	b.eq	364 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0xa4>  // b.none
     328:	cmp	w0, #0x5
     32c:	b.gt	4c0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x200>
     330:	cmp	w0, #0x4
     334:	b.eq	41c <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x15c>  // b.none
     338:	cmp	w0, #0x4
     33c:	b.gt	4c0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x200>
     340:	cmp	w0, #0x3
     344:	b.eq	364 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0xa4>  // b.none
     348:	cmp	w0, #0x3
     34c:	b.gt	4c0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x200>
     350:	cmp	w0, #0x1
     354:	b.eq	37c <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0xbc>  // b.none
     358:	cmp	w0, #0x2
     35c:	b.eq	3cc <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x10c>  // b.none
     360:	b	4c0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x200>
     364:	mov	w2, #0x4b                  	// #75
     368:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     36c:	add	x1, x0, #0x0
     370:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     374:	add	x0, x0, #0x0
     378:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     37c:	ldr	x0, [sp, #32]
     380:	bl	0 <_ZL18__gthread_active_pv>
     384:	cmp	w0, #0x40
     388:	b.ls	3ac <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0xec>  // b.plast
     38c:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     390:	add	x3, x0, #0x0
     394:	mov	w2, #0x4d                  	// #77
     398:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     39c:	add	x1, x0, #0x0
     3a0:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     3a4:	add	x0, x0, #0x0
     3a8:	bl	0 <__assert_fail>
     3ac:	ldr	x20, [sp, #40]
     3b0:	ldr	x0, [sp, #32]
     3b4:	bl	0 <_ZL18__gthread_active_pv>
     3b8:	mov	x8, x19
     3bc:	mov	w1, w0
     3c0:	mov	x0, x20
     3c4:	bl	0 <_ZL18__gthread_active_pv>
     3c8:	b	4d8 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x218>
     3cc:	ldr	x0, [sp, #32]
     3d0:	bl	0 <_ZL18__gthread_active_pv>
     3d4:	cmp	w0, #0x40
     3d8:	b.ls	3fc <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x13c>  // b.plast
     3dc:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     3e0:	add	x3, x0, #0x0
     3e4:	mov	w2, #0x50                  	// #80
     3e8:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     3ec:	add	x1, x0, #0x0
     3f0:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     3f4:	add	x0, x0, #0x0
     3f8:	bl	0 <__assert_fail>
     3fc:	ldr	x20, [sp, #40]
     400:	ldr	x0, [sp, #32]
     404:	bl	0 <_ZL18__gthread_active_pv>
     408:	mov	x8, x19
     40c:	mov	w1, w0
     410:	mov	x0, x20
     414:	bl	0 <_ZL18__gthread_active_pv>
     418:	b	4d8 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x218>
     41c:	ldr	x0, [sp, #40]
     420:	add	x1, sp, #0x40
     424:	mov	x8, x1
     428:	mov	w1, #0x6                   	// #6
     42c:	bl	0 <_ZL18__gthread_active_pv>
     430:	add	x1, sp, #0x40
     434:	add	x0, sp, #0x30
     438:	mov	x2, #0x0                   	// #0
     43c:	bl	0 <_ZL18__gthread_active_pv>
     440:	add	x0, sp, #0x40
     444:	bl	0 <_ZL18__gthread_active_pv>
     448:	add	x0, sp, #0x30
     44c:	bl	0 <_ZL18__gthread_active_pv>
     450:	and	w0, w0, #0xff
     454:	cmp	w0, #0x0
     458:	b.eq	48c <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x1cc>  // b.none
     45c:	add	x0, sp, #0x30
     460:	bl	0 <_ZL18__gthread_active_pv>
     464:	ldr	w0, [x0]
     468:	bl	0 <_ZL18__gthread_active_pv>
     46c:	and	w0, w0, #0xff
     470:	strb	w0, [sp, #87]
     474:	add	x0, sp, #0x57
     478:	mov	x2, #0x0                   	// #0
     47c:	mov	x1, x0
     480:	mov	x0, x19
     484:	bl	0 <_ZL18__gthread_active_pv>
     488:	b	4b4 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x1f4>
     48c:	add	x0, sp, #0x30
     490:	add	x1, sp, #0x58
     494:	mov	x8, x1
     498:	bl	0 <_ZL18__gthread_active_pv>
     49c:	add	x0, sp, #0x58
     4a0:	mov	x1, x0
     4a4:	mov	x0, x19
     4a8:	bl	0 <_ZL18__gthread_active_pv>
     4ac:	add	x0, sp, #0x58
     4b0:	bl	0 <_ZL18__gthread_active_pv>
     4b4:	add	x0, sp, #0x30
     4b8:	bl	0 <_ZL18__gthread_active_pv>
     4bc:	b	4d8 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x218>
     4c0:	mov	w2, #0x58                  	// #88
     4c4:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     4c8:	add	x1, x0, #0x0
     4cc:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     4d0:	add	x0, x0, #0x0
     4d4:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     4d8:	mov	x0, x19
     4dc:	ldp	x19, x20, [sp, #16]
     4e0:	ldp	x29, x30, [sp], #96
     4e4:	ret

00000000000004e8 <_ZN4llvm15BitstreamCursor10skipRecordEj>:
     4e8:	stp	x29, x30, [sp, #-400]!
     4ec:	mov	x29, sp
     4f0:	stp	x19, x20, [sp, #16]
     4f4:	stp	x21, x22, [sp, #32]
     4f8:	mov	x19, x8
     4fc:	str	x0, [sp, #56]
     500:	str	w1, [sp, #52]
     504:	ldr	w0, [sp, #52]
     508:	cmp	w0, #0x3
     50c:	b.ne	690 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x1a8>  // b.any
     510:	ldr	x0, [sp, #56]
     514:	add	x1, sp, #0xd0
     518:	mov	x8, x1
     51c:	mov	w1, #0x6                   	// #6
     520:	bl	0 <_ZL18__gthread_active_pv>
     524:	add	x0, sp, #0xd0
     528:	bl	0 <_ZL18__gthread_active_pv>
     52c:	and	w0, w0, #0xff
     530:	eor	w0, w0, #0x1
     534:	and	w0, w0, #0xff
     538:	cmp	w0, #0x0
     53c:	b.eq	56c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x84>  // b.none
     540:	add	x0, sp, #0xd0
     544:	add	x1, sp, #0xe8
     548:	mov	x8, x1
     54c:	bl	0 <_ZL18__gthread_active_pv>
     550:	add	x0, sp, #0xe8
     554:	mov	x1, x0
     558:	mov	x0, x19
     55c:	bl	0 <_ZL18__gthread_active_pv>
     560:	add	x0, sp, #0xe8
     564:	bl	0 <_ZL18__gthread_active_pv>
     568:	b	684 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x19c>
     56c:	add	x0, sp, #0xd0
     570:	bl	0 <_ZL18__gthread_active_pv>
     574:	ldr	w0, [x0]
     578:	str	w0, [sp, #204]
     57c:	ldr	x0, [sp, #56]
     580:	add	x1, sp, #0xb8
     584:	mov	x8, x1
     588:	mov	w1, #0x6                   	// #6
     58c:	bl	0 <_ZL18__gthread_active_pv>
     590:	add	x0, sp, #0xb8
     594:	bl	0 <_ZL18__gthread_active_pv>
     598:	and	w0, w0, #0xff
     59c:	eor	w0, w0, #0x1
     5a0:	and	w0, w0, #0xff
     5a4:	cmp	w0, #0x0
     5a8:	b.eq	5c8 <_ZN4llvm15BitstreamCursor10skipRecordEj+0xe0>  // b.none
     5ac:	add	x0, sp, #0xb8
     5b0:	bl	0 <_ZL18__gthread_active_pv>
     5b4:	mov	x2, #0x0                   	// #0
     5b8:	mov	x1, x0
     5bc:	mov	x0, x19
     5c0:	bl	0 <_ZL18__gthread_active_pv>
     5c4:	b	67c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x194>
     5c8:	add	x0, sp, #0xb8
     5cc:	bl	0 <_ZL18__gthread_active_pv>
     5d0:	ldr	w0, [x0]
     5d4:	str	w0, [sp, #324]
     5d8:	str	wzr, [sp, #396]
     5dc:	ldr	w1, [sp, #396]
     5e0:	ldr	w0, [sp, #324]
     5e4:	cmp	w1, w0
     5e8:	b.eq	668 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x180>  // b.none
     5ec:	ldr	x0, [sp, #56]
     5f0:	add	x1, sp, #0xa8
     5f4:	mov	x8, x1
     5f8:	mov	w1, #0x6                   	// #6
     5fc:	bl	0 <_ZL18__gthread_active_pv>
     600:	add	x0, sp, #0xa8
     604:	bl	0 <_ZL18__gthread_active_pv>
     608:	and	w0, w0, #0xff
     60c:	cmp	w0, #0x0
     610:	b.ne	644 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x15c>  // b.any
     614:	add	x0, sp, #0xa8
     618:	add	x1, sp, #0xf0
     61c:	mov	x8, x1
     620:	bl	0 <_ZL18__gthread_active_pv>
     624:	add	x0, sp, #0xf0
     628:	mov	x1, x0
     62c:	mov	x0, x19
     630:	bl	0 <_ZL18__gthread_active_pv>
     634:	add	x0, sp, #0xf0
     638:	bl	0 <_ZL18__gthread_active_pv>
     63c:	mov	w20, #0x0                   	// #0
     640:	b	648 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x160>
     644:	mov	w20, #0x1                   	// #1
     648:	add	x0, sp, #0xa8
     64c:	bl	0 <_ZL18__gthread_active_pv>
     650:	cmp	w20, #0x1
     654:	b.ne	67c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x194>  // b.any
     658:	ldr	w0, [sp, #396]
     65c:	add	w0, w0, #0x1
     660:	str	w0, [sp, #396]
     664:	b	5dc <_ZN4llvm15BitstreamCursor10skipRecordEj+0xf4>
     668:	add	x0, sp, #0xcc
     66c:	mov	x2, #0x0                   	// #0
     670:	mov	x1, x0
     674:	mov	x0, x19
     678:	bl	0 <_ZL18__gthread_active_pv>
     67c:	add	x0, sp, #0xb8
     680:	bl	0 <_ZL18__gthread_active_pv>
     684:	add	x0, sp, #0xd0
     688:	bl	0 <_ZL18__gthread_active_pv>
     68c:	b	df8 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x910>
     690:	ldr	w1, [sp, #52]
     694:	ldr	x0, [sp, #56]
     698:	bl	0 <_ZL18__gthread_active_pv>
     69c:	str	x0, [sp, #376]
     6a0:	mov	w1, #0x0                   	// #0
     6a4:	ldr	x0, [sp, #376]
     6a8:	bl	0 <_ZL18__gthread_active_pv>
     6ac:	str	x0, [sp, #368]
     6b0:	ldr	x0, [sp, #368]
     6b4:	bl	0 <_ZL18__gthread_active_pv>
     6b8:	and	w0, w0, #0xff
     6bc:	cmp	w0, #0x0
     6c0:	b.eq	6d4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x1ec>  // b.none
     6c4:	ldr	x0, [sp, #368]
     6c8:	bl	0 <_ZL18__gthread_active_pv>
     6cc:	str	w0, [sp, #228]
     6d0:	b	7c0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x2d8>
     6d4:	ldr	x0, [sp, #368]
     6d8:	bl	0 <_ZL18__gthread_active_pv>
     6dc:	cmp	w0, #0x3
     6e0:	b.eq	6f4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x20c>  // b.none
     6e4:	ldr	x0, [sp, #368]
     6e8:	bl	0 <_ZL18__gthread_active_pv>
     6ec:	cmp	w0, #0x5
     6f0:	b.ne	6fc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x214>  // b.any
     6f4:	mov	w0, #0x1                   	// #1
     6f8:	b	700 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x218>
     6fc:	mov	w0, #0x0                   	// #0
     700:	cmp	w0, #0x0
     704:	b.eq	73c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x254>  // b.none
     708:	add	x0, sp, #0xf8
     70c:	mov	x8, x0
     710:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     714:	add	x1, x0, #0x0
     718:	mov	w0, #0x54                  	// #84
     71c:	bl	0 <_ZL18__gthread_active_pv>
     720:	add	x0, sp, #0xf8
     724:	mov	x1, x0
     728:	mov	x0, x19
     72c:	bl	0 <_ZL18__gthread_active_pv>
     730:	add	x0, sp, #0xf8
     734:	bl	0 <_ZL18__gthread_active_pv>
     738:	b	df8 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x910>
     73c:	add	x0, sp, #0x98
     740:	mov	x8, x0
     744:	ldr	x1, [sp, #368]
     748:	ldr	x0, [sp, #56]
     74c:	bl	2c0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE>
     750:	add	x0, sp, #0x98
     754:	bl	0 <_ZL18__gthread_active_pv>
     758:	and	w0, w0, #0xff
     75c:	eor	w0, w0, #0x1
     760:	and	w0, w0, #0xff
     764:	cmp	w0, #0x0
     768:	b.eq	79c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x2b4>  // b.none
     76c:	add	x0, sp, #0x98
     770:	add	x1, sp, #0x100
     774:	mov	x8, x1
     778:	bl	0 <_ZL18__gthread_active_pv>
     77c:	add	x0, sp, #0x100
     780:	mov	x1, x0
     784:	mov	x0, x19
     788:	bl	0 <_ZL18__gthread_active_pv>
     78c:	add	x0, sp, #0x100
     790:	bl	0 <_ZL18__gthread_active_pv>
     794:	mov	w20, #0x0                   	// #0
     798:	b	7b0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x2c8>
     79c:	add	x0, sp, #0x98
     7a0:	bl	0 <_ZL18__gthread_active_pv>
     7a4:	ldr	x0, [x0]
     7a8:	str	w0, [sp, #228]
     7ac:	mov	w20, #0x1                   	// #1
     7b0:	add	x0, sp, #0x98
     7b4:	bl	0 <_ZL18__gthread_active_pv>
     7b8:	cmp	w20, #0x1
     7bc:	b.ne	df8 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x910>  // b.any
     7c0:	mov	w0, #0x1                   	// #1
     7c4:	str	w0, [sp, #392]
     7c8:	ldr	x0, [sp, #376]
     7cc:	bl	0 <_ZL18__gthread_active_pv>
     7d0:	str	w0, [sp, #364]
     7d4:	ldr	w1, [sp, #392]
     7d8:	ldr	w0, [sp, #364]
     7dc:	cmp	w1, w0
     7e0:	b.cs	de4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8fc>  // b.hs, b.nlast
     7e4:	ldr	w1, [sp, #392]
     7e8:	ldr	x0, [sp, #376]
     7ec:	bl	0 <_ZL18__gthread_active_pv>
     7f0:	str	x0, [sp, #352]
     7f4:	ldr	x0, [sp, #352]
     7f8:	bl	0 <_ZL18__gthread_active_pv>
     7fc:	and	w0, w0, #0xff
     800:	cmp	w0, #0x0
     804:	b.ne	dd0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8e8>  // b.any
     808:	ldr	x0, [sp, #352]
     80c:	bl	0 <_ZL18__gthread_active_pv>
     810:	cmp	w0, #0x3
     814:	b.eq	830 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x348>  // b.none
     818:	ldr	x0, [sp, #352]
     81c:	bl	0 <_ZL18__gthread_active_pv>
     820:	cmp	w0, #0x5
     824:	b.eq	830 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x348>  // b.none
     828:	mov	w0, #0x1                   	// #1
     82c:	b	834 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x34c>
     830:	mov	w0, #0x0                   	// #0
     834:	cmp	w0, #0x0
     838:	b.eq	8ac <_ZN4llvm15BitstreamCursor10skipRecordEj+0x3c4>  // b.none
     83c:	add	x0, sp, #0x78
     840:	mov	x8, x0
     844:	ldr	x1, [sp, #352]
     848:	ldr	x0, [sp, #56]
     84c:	bl	2c0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE>
     850:	add	x0, sp, #0x78
     854:	bl	0 <_ZL18__gthread_active_pv>
     858:	and	w0, w0, #0xff
     85c:	cmp	w0, #0x0
     860:	b.eq	86c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x384>  // b.none
     864:	mov	w20, #0x0                   	// #0
     868:	b	898 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x3b0>
     86c:	add	x0, sp, #0x78
     870:	add	x1, sp, #0x108
     874:	mov	x8, x1
     878:	bl	0 <_ZL18__gthread_active_pv>
     87c:	add	x0, sp, #0x108
     880:	mov	x1, x0
     884:	mov	x0, x19
     888:	bl	0 <_ZL18__gthread_active_pv>
     88c:	add	x0, sp, #0x108
     890:	bl	0 <_ZL18__gthread_active_pv>
     894:	mov	w20, #0x1                   	// #1
     898:	add	x0, sp, #0x78
     89c:	bl	0 <_ZL18__gthread_active_pv>
     8a0:	cmp	w20, #0x0
     8a4:	b.ne	df8 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x910>  // b.any
     8a8:	b	dd0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8e8>
     8ac:	ldr	x0, [sp, #352]
     8b0:	bl	0 <_ZL18__gthread_active_pv>
     8b4:	cmp	w0, #0x3
     8b8:	cset	w0, eq  // eq = none
     8bc:	and	w0, w0, #0xff
     8c0:	cmp	w0, #0x0
     8c4:	b.eq	c2c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x744>  // b.none
     8c8:	ldr	x0, [sp, #56]
     8cc:	add	x1, sp, #0x68
     8d0:	mov	x8, x1
     8d4:	mov	w1, #0x6                   	// #6
     8d8:	bl	0 <_ZL18__gthread_active_pv>
     8dc:	add	x0, sp, #0x68
     8e0:	bl	0 <_ZL18__gthread_active_pv>
     8e4:	and	w0, w0, #0xff
     8e8:	eor	w0, w0, #0x1
     8ec:	and	w0, w0, #0xff
     8f0:	cmp	w0, #0x0
     8f4:	b.eq	928 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x440>  // b.none
     8f8:	add	x0, sp, #0x68
     8fc:	add	x1, sp, #0x110
     900:	mov	x8, x1
     904:	bl	0 <_ZL18__gthread_active_pv>
     908:	add	x0, sp, #0x110
     90c:	mov	x1, x0
     910:	mov	x0, x19
     914:	bl	0 <_ZL18__gthread_active_pv>
     918:	add	x0, sp, #0x110
     91c:	bl	0 <_ZL18__gthread_active_pv>
     920:	mov	w20, #0x0                   	// #0
     924:	b	c18 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x730>
     928:	add	x0, sp, #0x68
     92c:	bl	0 <_ZL18__gthread_active_pv>
     930:	ldr	w0, [x0]
     934:	str	w0, [sp, #388]
     938:	ldr	w0, [sp, #392]
     93c:	add	w0, w0, #0x2
     940:	ldr	w1, [sp, #364]
     944:	cmp	w1, w0
     948:	b.eq	96c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x484>  // b.none
     94c:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     950:	add	x3, x0, #0x0
     954:	mov	w2, #0x95                  	// #149
     958:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     95c:	add	x1, x0, #0x0
     960:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     964:	add	x0, x0, #0x0
     968:	bl	0 <__assert_fail>
     96c:	ldr	w0, [sp, #392]
     970:	add	w0, w0, #0x1
     974:	str	w0, [sp, #392]
     978:	ldr	w1, [sp, #392]
     97c:	ldr	x0, [sp, #376]
     980:	bl	0 <_ZL18__gthread_active_pv>
     984:	str	x0, [sp, #328]
     988:	ldr	x0, [sp, #328]
     98c:	bl	0 <_ZL18__gthread_active_pv>
     990:	cmp	w0, #0x4
     994:	b.eq	b58 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x670>  // b.none
     998:	cmp	w0, #0x4
     99c:	b.gt	9b0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x4c8>
     9a0:	cmp	w0, #0x1
     9a4:	b.eq	9c0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x4d8>  // b.none
     9a8:	cmp	w0, #0x2
     9ac:	b.eq	a8c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x5a4>  // b.none
     9b0:	mov	w1, #0x1                   	// #1
     9b4:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     9b8:	add	x0, x0, #0x0
     9bc:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
     9c0:	ldr	x0, [sp, #328]
     9c4:	bl	0 <_ZL18__gthread_active_pv>
     9c8:	cmp	w0, #0x40
     9cc:	b.ls	9f0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x508>  // b.plast
     9d0:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     9d4:	add	x3, x0, #0x0
     9d8:	mov	w2, #0x9e                  	// #158
     9dc:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     9e0:	add	x1, x0, #0x0
     9e4:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     9e8:	add	x0, x0, #0x0
     9ec:	bl	0 <__assert_fail>
     9f0:	ldr	x21, [sp, #56]
     9f4:	ldr	x0, [sp, #56]
     9f8:	bl	0 <_ZL18__gthread_active_pv>
     9fc:	mov	x22, x0
     a00:	ldr	w20, [sp, #388]
     a04:	ldr	x0, [sp, #328]
     a08:	bl	0 <_ZL18__gthread_active_pv>
     a0c:	mul	x0, x20, x0
     a10:	add	x0, x22, x0
     a14:	add	x1, sp, #0x60
     a18:	mov	x8, x1
     a1c:	mov	x1, x0
     a20:	mov	x0, x21
     a24:	bl	0 <_ZL18__gthread_active_pv>
     a28:	add	x0, sp, #0x60
     a2c:	bl	0 <_ZL18__gthread_active_pv>
     a30:	and	w0, w0, #0xff
     a34:	cmp	w0, #0x0
     a38:	b.eq	a70 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x588>  // b.none
     a3c:	add	x0, sp, #0x60
     a40:	bl	0 <_ZL18__gthread_active_pv>
     a44:	mov	x1, x0
     a48:	add	x0, sp, #0x118
     a4c:	bl	0 <_ZL18__gthread_active_pv>
     a50:	add	x0, sp, #0x118
     a54:	mov	x1, x0
     a58:	mov	x0, x19
     a5c:	bl	0 <_ZL18__gthread_active_pv>
     a60:	add	x0, sp, #0x118
     a64:	bl	0 <_ZL18__gthread_active_pv>
     a68:	mov	w20, #0x0                   	// #0
     a6c:	b	a74 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x58c>
     a70:	mov	w20, #0x1                   	// #1
     a74:	add	x0, sp, #0x60
     a78:	bl	0 <_ZL18__gthread_active_pv>
     a7c:	cmp	w20, #0x1
     a80:	b.eq	bfc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x714>  // b.none
     a84:	mov	w20, #0x0                   	// #0
     a88:	b	c18 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x730>
     a8c:	ldr	x0, [sp, #328]
     a90:	bl	0 <_ZL18__gthread_active_pv>
     a94:	cmp	w0, #0x40
     a98:	b.ls	abc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x5d4>  // b.plast
     a9c:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     aa0:	add	x3, x0, #0x0
     aa4:	mov	w2, #0xa4                  	// #164
     aa8:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     aac:	add	x1, x0, #0x0
     ab0:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     ab4:	add	x0, x0, #0x0
     ab8:	bl	0 <__assert_fail>
     abc:	ldr	w0, [sp, #388]
     ac0:	cmp	w0, #0x0
     ac4:	b.eq	c04 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x71c>  // b.none
     ac8:	ldr	x20, [sp, #56]
     acc:	ldr	x0, [sp, #328]
     ad0:	bl	0 <_ZL18__gthread_active_pv>
     ad4:	mov	w1, w0
     ad8:	add	x0, sp, #0x50
     adc:	mov	x8, x0
     ae0:	mov	x0, x20
     ae4:	bl	0 <_ZL18__gthread_active_pv>
     ae8:	add	x0, sp, #0x50
     aec:	bl	0 <_ZL18__gthread_active_pv>
     af0:	and	w0, w0, #0xff
     af4:	cmp	w0, #0x0
     af8:	b.ne	b2c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x644>  // b.any
     afc:	add	x0, sp, #0x50
     b00:	add	x1, sp, #0x120
     b04:	mov	x8, x1
     b08:	bl	0 <_ZL18__gthread_active_pv>
     b0c:	add	x0, sp, #0x120
     b10:	mov	x1, x0
     b14:	mov	x0, x19
     b18:	bl	0 <_ZL18__gthread_active_pv>
     b1c:	add	x0, sp, #0x120
     b20:	bl	0 <_ZL18__gthread_active_pv>
     b24:	mov	w20, #0x0                   	// #0
     b28:	b	b30 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x648>
     b2c:	mov	w20, #0x1                   	// #1
     b30:	add	x0, sp, #0x50
     b34:	bl	0 <_ZL18__gthread_active_pv>
     b38:	cmp	w20, #0x1
     b3c:	b.ne	b50 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x668>  // b.any
     b40:	ldr	w0, [sp, #388]
     b44:	sub	w0, w0, #0x1
     b48:	str	w0, [sp, #388]
     b4c:	b	abc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x5d4>
     b50:	mov	w20, #0x0                   	// #0
     b54:	b	c18 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x730>
     b58:	ldr	x20, [sp, #56]
     b5c:	ldr	x0, [sp, #56]
     b60:	bl	0 <_ZL18__gthread_active_pv>
     b64:	mov	x2, x0
     b68:	ldr	w1, [sp, #388]
     b6c:	mov	w0, w1
     b70:	lsl	w0, w0, #1
     b74:	add	w0, w0, w1
     b78:	lsl	w0, w0, #1
     b7c:	mov	w0, w0
     b80:	add	x0, x2, x0
     b84:	add	x1, sp, #0x48
     b88:	mov	x8, x1
     b8c:	mov	x1, x0
     b90:	mov	x0, x20
     b94:	bl	0 <_ZL18__gthread_active_pv>
     b98:	add	x0, sp, #0x48
     b9c:	bl	0 <_ZL18__gthread_active_pv>
     ba0:	and	w0, w0, #0xff
     ba4:	cmp	w0, #0x0
     ba8:	b.eq	be0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x6f8>  // b.none
     bac:	add	x0, sp, #0x48
     bb0:	bl	0 <_ZL18__gthread_active_pv>
     bb4:	mov	x1, x0
     bb8:	add	x0, sp, #0x128
     bbc:	bl	0 <_ZL18__gthread_active_pv>
     bc0:	add	x0, sp, #0x128
     bc4:	mov	x1, x0
     bc8:	mov	x0, x19
     bcc:	bl	0 <_ZL18__gthread_active_pv>
     bd0:	add	x0, sp, #0x128
     bd4:	bl	0 <_ZL18__gthread_active_pv>
     bd8:	mov	w20, #0x0                   	// #0
     bdc:	b	be4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x6fc>
     be0:	mov	w20, #0x1                   	// #1
     be4:	add	x0, sp, #0x48
     be8:	bl	0 <_ZL18__gthread_active_pv>
     bec:	cmp	w20, #0x1
     bf0:	b.eq	c0c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x724>  // b.none
     bf4:	mov	w20, #0x0                   	// #0
     bf8:	b	c18 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x730>
     bfc:	nop
     c00:	b	c10 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x728>
     c04:	nop
     c08:	b	c10 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x728>
     c0c:	nop
     c10:	mov	w20, #0x1                   	// #1
     c14:	nop
     c18:	add	x0, sp, #0x68
     c1c:	bl	0 <_ZL18__gthread_active_pv>
     c20:	cmp	w20, #0x0
     c24:	b.ne	dd0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8e8>  // b.any
     c28:	b	df8 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x910>
     c2c:	ldr	x0, [sp, #352]
     c30:	bl	0 <_ZL18__gthread_active_pv>
     c34:	cmp	w0, #0x5
     c38:	b.eq	c5c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x774>  // b.none
     c3c:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     c40:	add	x3, x0, #0x0
     c44:	mov	w2, #0xb4                  	// #180
     c48:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     c4c:	add	x1, x0, #0x0
     c50:	adrp	x0, 0 <_ZL18__gthread_active_pv>
     c54:	add	x0, x0, #0x0
     c58:	bl	0 <__assert_fail>
     c5c:	ldr	x0, [sp, #56]
     c60:	add	x1, sp, #0x88
     c64:	mov	x8, x1
     c68:	mov	w1, #0x6                   	// #6
     c6c:	bl	0 <_ZL18__gthread_active_pv>
     c70:	add	x0, sp, #0x88
     c74:	bl	0 <_ZL18__gthread_active_pv>
     c78:	and	w0, w0, #0xff
     c7c:	eor	w0, w0, #0x1
     c80:	and	w0, w0, #0xff
     c84:	cmp	w0, #0x0
     c88:	b.eq	cbc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x7d4>  // b.none
     c8c:	add	x0, sp, #0x88
     c90:	add	x1, sp, #0x130
     c94:	mov	x8, x1
     c98:	bl	0 <_ZL18__gthread_active_pv>
     c9c:	add	x0, sp, #0x130
     ca0:	mov	x1, x0
     ca4:	mov	x0, x19
     ca8:	bl	0 <_ZL18__gthread_active_pv>
     cac:	add	x0, sp, #0x130
     cb0:	bl	0 <_ZL18__gthread_active_pv>
     cb4:	mov	w20, #0x0                   	// #0
     cb8:	b	db4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8cc>
     cbc:	add	x0, sp, #0x88
     cc0:	bl	0 <_ZL18__gthread_active_pv>
     cc4:	ldr	w0, [x0]
     cc8:	str	w0, [sp, #348]
     ccc:	ldr	x0, [sp, #56]
     cd0:	bl	0 <_ZL18__gthread_active_pv>
     cd4:	ldr	x0, [sp, #56]
     cd8:	bl	0 <_ZL18__gthread_active_pv>
     cdc:	mov	x1, x0
     ce0:	ldr	w0, [sp, #348]
     ce4:	add	w0, w0, #0x3
     ce8:	and	w0, w0, #0xfffffffc
     cec:	lsl	w0, w0, #3
     cf0:	mov	w0, w0
     cf4:	add	x0, x1, x0
     cf8:	str	x0, [sp, #336]
     cfc:	ldr	x2, [sp, #56]
     d00:	ldr	x0, [sp, #336]
     d04:	lsr	x0, x0, #3
     d08:	mov	x1, x0
     d0c:	mov	x0, x2
     d10:	bl	0 <_ZL18__gthread_active_pv>
     d14:	and	w0, w0, #0xff
     d18:	eor	w0, w0, #0x1
     d1c:	and	w0, w0, #0xff
     d20:	cmp	w0, #0x0
     d24:	b.eq	d38 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x850>  // b.none
     d28:	ldr	x0, [sp, #56]
     d2c:	bl	0 <_ZL18__gthread_active_pv>
     d30:	mov	w20, #0x1                   	// #1
     d34:	b	db4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8cc>
     d38:	ldr	x0, [sp, #56]
     d3c:	add	x1, sp, #0x40
     d40:	mov	x8, x1
     d44:	ldr	x1, [sp, #336]
     d48:	bl	0 <_ZL18__gthread_active_pv>
     d4c:	add	x0, sp, #0x40
     d50:	bl	0 <_ZL18__gthread_active_pv>
     d54:	and	w0, w0, #0xff
     d58:	cmp	w0, #0x0
     d5c:	b.eq	d94 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8ac>  // b.none
     d60:	add	x0, sp, #0x40
     d64:	bl	0 <_ZL18__gthread_active_pv>
     d68:	mov	x1, x0
     d6c:	add	x0, sp, #0x138
     d70:	bl	0 <_ZL18__gthread_active_pv>
     d74:	add	x0, sp, #0x138
     d78:	mov	x1, x0
     d7c:	mov	x0, x19
     d80:	bl	0 <_ZL18__gthread_active_pv>
     d84:	add	x0, sp, #0x138
     d88:	bl	0 <_ZL18__gthread_active_pv>
     d8c:	mov	w20, #0x0                   	// #0
     d90:	b	d98 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8b0>
     d94:	mov	w20, #0x1                   	// #1
     d98:	add	x0, sp, #0x40
     d9c:	bl	0 <_ZL18__gthread_active_pv>
     da0:	cmp	w20, #0x1
     da4:	b.ne	db0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8c8>  // b.any
     da8:	mov	w20, #0x2                   	// #2
     dac:	b	db4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8cc>
     db0:	mov	w20, #0x0                   	// #0
     db4:	add	x0, sp, #0x88
     db8:	bl	0 <_ZL18__gthread_active_pv>
     dbc:	cmp	w20, #0x0
     dc0:	b.eq	df8 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x910>  // b.none
     dc4:	cmp	w20, #0x2
     dc8:	b.ne	de4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8fc>  // b.any
     dcc:	b	dd4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8ec>
     dd0:	nop
     dd4:	ldr	w0, [sp, #392]
     dd8:	add	w0, w0, #0x1
     ddc:	str	w0, [sp, #392]
     de0:	b	7d4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x2ec>
     de4:	add	x0, sp, #0xe4
     de8:	mov	x2, #0x0                   	// #0
     dec:	mov	x1, x0
     df0:	mov	x0, x19
     df4:	bl	0 <_ZL18__gthread_active_pv>
     df8:	mov	x0, x19
     dfc:	ldp	x19, x20, [sp, #16]
     e00:	ldp	x21, x22, [sp, #32]
     e04:	ldp	x29, x30, [sp], #400
     e08:	ret

0000000000000e0c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE>:
     e0c:	stp	x29, x30, [sp, #-480]!
     e10:	mov	x29, sp
     e14:	stp	x19, x20, [sp, #16]
     e18:	mov	x19, x8
     e1c:	str	x0, [sp, #56]
     e20:	str	w1, [sp, #52]
     e24:	str	x2, [sp, #40]
     e28:	str	x3, [sp, #32]
     e2c:	ldr	w0, [sp, #52]
     e30:	cmp	w0, #0x3
     e34:	b.ne	fe0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x1d4>  // b.any
     e38:	ldr	x0, [sp, #56]
     e3c:	add	x1, sp, #0xe8
     e40:	mov	x8, x1
     e44:	mov	w1, #0x6                   	// #6
     e48:	bl	0 <_ZL18__gthread_active_pv>
     e4c:	add	x0, sp, #0xe8
     e50:	bl	0 <_ZL18__gthread_active_pv>
     e54:	and	w0, w0, #0xff
     e58:	eor	w0, w0, #0x1
     e5c:	and	w0, w0, #0xff
     e60:	cmp	w0, #0x0
     e64:	b.eq	e94 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x88>  // b.none
     e68:	add	x0, sp, #0xe8
     e6c:	add	x1, sp, #0x100
     e70:	mov	x8, x1
     e74:	bl	0 <_ZL18__gthread_active_pv>
     e78:	add	x0, sp, #0x100
     e7c:	mov	x1, x0
     e80:	mov	x0, x19
     e84:	bl	0 <_ZL18__gthread_active_pv>
     e88:	add	x0, sp, #0x100
     e8c:	bl	0 <_ZL18__gthread_active_pv>
     e90:	b	fd4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x1c8>
     e94:	add	x0, sp, #0xe8
     e98:	bl	0 <_ZL18__gthread_active_pv>
     e9c:	ldr	w0, [x0]
     ea0:	str	w0, [sp, #228]
     ea4:	ldr	x0, [sp, #56]
     ea8:	add	x1, sp, #0xd0
     eac:	mov	x8, x1
     eb0:	mov	w1, #0x6                   	// #6
     eb4:	bl	0 <_ZL18__gthread_active_pv>
     eb8:	add	x0, sp, #0xd0
     ebc:	bl	0 <_ZL18__gthread_active_pv>
     ec0:	and	w0, w0, #0xff
     ec4:	eor	w0, w0, #0x1
     ec8:	and	w0, w0, #0xff
     ecc:	cmp	w0, #0x0
     ed0:	b.eq	f00 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xf4>  // b.none
     ed4:	add	x0, sp, #0xd0
     ed8:	add	x1, sp, #0x108
     edc:	mov	x8, x1
     ee0:	bl	0 <_ZL18__gthread_active_pv>
     ee4:	add	x0, sp, #0x108
     ee8:	mov	x1, x0
     eec:	mov	x0, x19
     ef0:	bl	0 <_ZL18__gthread_active_pv>
     ef4:	add	x0, sp, #0x108
     ef8:	bl	0 <_ZL18__gthread_active_pv>
     efc:	b	fcc <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x1c0>
     f00:	add	x0, sp, #0xd0
     f04:	bl	0 <_ZL18__gthread_active_pv>
     f08:	ldr	w0, [x0]
     f0c:	str	w0, [sp, #396]
     f10:	str	wzr, [sp, #476]
     f14:	ldr	w1, [sp, #476]
     f18:	ldr	w0, [sp, #396]
     f1c:	cmp	w1, w0
     f20:	b.eq	fb8 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x1ac>  // b.none
     f24:	ldr	x0, [sp, #56]
     f28:	add	x1, sp, #0xc0
     f2c:	mov	x8, x1
     f30:	mov	w1, #0x6                   	// #6
     f34:	bl	0 <_ZL18__gthread_active_pv>
     f38:	add	x0, sp, #0xc0
     f3c:	bl	0 <_ZL18__gthread_active_pv>
     f40:	and	w0, w0, #0xff
     f44:	cmp	w0, #0x0
     f48:	b.eq	f6c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x160>  // b.none
     f4c:	ldr	x20, [sp, #40]
     f50:	add	x0, sp, #0xc0
     f54:	bl	0 <_ZL18__gthread_active_pv>
     f58:	mov	x1, x0
     f5c:	mov	x0, x20
     f60:	bl	0 <_ZL18__gthread_active_pv>
     f64:	mov	w20, #0x1                   	// #1
     f68:	b	f98 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x18c>
     f6c:	add	x0, sp, #0xc0
     f70:	add	x1, sp, #0x110
     f74:	mov	x8, x1
     f78:	bl	0 <_ZL18__gthread_active_pv>
     f7c:	add	x0, sp, #0x110
     f80:	mov	x1, x0
     f84:	mov	x0, x19
     f88:	bl	0 <_ZL18__gthread_active_pv>
     f8c:	add	x0, sp, #0x110
     f90:	bl	0 <_ZL18__gthread_active_pv>
     f94:	mov	w20, #0x0                   	// #0
     f98:	add	x0, sp, #0xc0
     f9c:	bl	0 <_ZL18__gthread_active_pv>
     fa0:	cmp	w20, #0x1
     fa4:	b.ne	fcc <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x1c0>  // b.any
     fa8:	ldr	w0, [sp, #476]
     fac:	add	w0, w0, #0x1
     fb0:	str	w0, [sp, #476]
     fb4:	b	f14 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x108>
     fb8:	add	x0, sp, #0xe4
     fbc:	mov	x2, #0x0                   	// #0
     fc0:	mov	x1, x0
     fc4:	mov	x0, x19
     fc8:	bl	0 <_ZL18__gthread_active_pv>
     fcc:	add	x0, sp, #0xd0
     fd0:	bl	0 <_ZL18__gthread_active_pv>
     fd4:	add	x0, sp, #0xe8
     fd8:	bl	0 <_ZL18__gthread_active_pv>
     fdc:	b	1840 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa34>
     fe0:	ldr	w1, [sp, #52]
     fe4:	ldr	x0, [sp, #56]
     fe8:	bl	0 <_ZL18__gthread_active_pv>
     fec:	str	x0, [sp, #448]
     ff0:	ldr	x0, [sp, #448]
     ff4:	bl	0 <_ZL18__gthread_active_pv>
     ff8:	cmp	w0, #0x0
     ffc:	b.ne	1020 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x214>  // b.any
    1000:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    1004:	add	x3, x0, #0x0
    1008:	mov	w2, #0xe5                  	// #229
    100c:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    1010:	add	x1, x0, #0x0
    1014:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    1018:	add	x0, x0, #0x0
    101c:	bl	0 <__assert_fail>
    1020:	nop
    1024:	mov	w1, #0x0                   	// #0
    1028:	ldr	x0, [sp, #448]
    102c:	bl	0 <_ZL18__gthread_active_pv>
    1030:	str	x0, [sp, #440]
    1034:	ldr	x0, [sp, #440]
    1038:	bl	0 <_ZL18__gthread_active_pv>
    103c:	and	w0, w0, #0xff
    1040:	cmp	w0, #0x0
    1044:	b.eq	1058 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x24c>  // b.none
    1048:	ldr	x0, [sp, #440]
    104c:	bl	0 <_ZL18__gthread_active_pv>
    1050:	str	w0, [sp, #252]
    1054:	b	1118 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x30c>
    1058:	ldr	x0, [sp, #440]
    105c:	bl	0 <_ZL18__gthread_active_pv>
    1060:	cmp	w0, #0x3
    1064:	b.eq	1078 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x26c>  // b.none
    1068:	ldr	x0, [sp, #440]
    106c:	bl	0 <_ZL18__gthread_active_pv>
    1070:	cmp	w0, #0x5
    1074:	b.ne	1080 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x274>  // b.any
    1078:	mov	w0, #0x1                   	// #1
    107c:	b	1084 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x278>
    1080:	mov	w0, #0x0                   	// #0
    1084:	cmp	w0, #0x0
    1088:	b.eq	109c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x290>  // b.none
    108c:	mov	w1, #0x1                   	// #1
    1090:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    1094:	add	x0, x0, #0x0
    1098:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
    109c:	add	x0, sp, #0xb0
    10a0:	mov	x8, x0
    10a4:	ldr	x1, [sp, #440]
    10a8:	ldr	x0, [sp, #56]
    10ac:	bl	2c0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE>
    10b0:	add	x0, sp, #0xb0
    10b4:	bl	0 <_ZL18__gthread_active_pv>
    10b8:	and	w0, w0, #0xff
    10bc:	cmp	w0, #0x0
    10c0:	b.eq	10dc <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x2d0>  // b.none
    10c4:	add	x0, sp, #0xb0
    10c8:	bl	0 <_ZL18__gthread_active_pv>
    10cc:	ldr	x0, [x0]
    10d0:	str	w0, [sp, #252]
    10d4:	mov	w20, #0x1                   	// #1
    10d8:	b	1108 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x2fc>
    10dc:	add	x0, sp, #0xb0
    10e0:	add	x1, sp, #0x118
    10e4:	mov	x8, x1
    10e8:	bl	0 <_ZL18__gthread_active_pv>
    10ec:	add	x0, sp, #0x118
    10f0:	mov	x1, x0
    10f4:	mov	x0, x19
    10f8:	bl	0 <_ZL18__gthread_active_pv>
    10fc:	add	x0, sp, #0x118
    1100:	bl	0 <_ZL18__gthread_active_pv>
    1104:	mov	w20, #0x0                   	// #0
    1108:	add	x0, sp, #0xb0
    110c:	bl	0 <_ZL18__gthread_active_pv>
    1110:	cmp	w20, #0x1
    1114:	b.ne	1840 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa34>  // b.any
    1118:	mov	w0, #0x1                   	// #1
    111c:	str	w0, [sp, #472]
    1120:	ldr	x0, [sp, #448]
    1124:	bl	0 <_ZL18__gthread_active_pv>
    1128:	str	w0, [sp, #436]
    112c:	ldr	w1, [sp, #472]
    1130:	ldr	w0, [sp, #436]
    1134:	cmp	w1, w0
    1138:	b.eq	182c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa20>  // b.none
    113c:	ldr	w1, [sp, #472]
    1140:	ldr	x0, [sp, #448]
    1144:	bl	0 <_ZL18__gthread_active_pv>
    1148:	str	x0, [sp, #424]
    114c:	ldr	x0, [sp, #424]
    1150:	bl	0 <_ZL18__gthread_active_pv>
    1154:	and	w0, w0, #0xff
    1158:	cmp	w0, #0x0
    115c:	b.eq	1184 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x378>  // b.none
    1160:	ldr	x20, [sp, #40]
    1164:	ldr	x0, [sp, #424]
    1168:	bl	0 <_ZL18__gthread_active_pv>
    116c:	str	x0, [sp, #288]
    1170:	add	x0, sp, #0x120
    1174:	mov	x1, x0
    1178:	mov	x0, x20
    117c:	bl	0 <_ZL18__gthread_active_pv>
    1180:	b	1818 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa0c>
    1184:	ldr	x0, [sp, #424]
    1188:	bl	0 <_ZL18__gthread_active_pv>
    118c:	cmp	w0, #0x3
    1190:	b.eq	11ac <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x3a0>  // b.none
    1194:	ldr	x0, [sp, #424]
    1198:	bl	0 <_ZL18__gthread_active_pv>
    119c:	cmp	w0, #0x5
    11a0:	b.eq	11ac <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x3a0>  // b.none
    11a4:	mov	w0, #0x1                   	// #1
    11a8:	b	11b0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x3a4>
    11ac:	mov	w0, #0x0                   	// #0
    11b0:	cmp	w0, #0x0
    11b4:	b.eq	1240 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x434>  // b.none
    11b8:	add	x0, sp, #0x90
    11bc:	mov	x8, x0
    11c0:	ldr	x1, [sp, #424]
    11c4:	ldr	x0, [sp, #56]
    11c8:	bl	2c0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE>
    11cc:	add	x0, sp, #0x90
    11d0:	bl	0 <_ZL18__gthread_active_pv>
    11d4:	and	w0, w0, #0xff
    11d8:	cmp	w0, #0x0
    11dc:	b.eq	1200 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x3f4>  // b.none
    11e0:	ldr	x20, [sp, #40]
    11e4:	add	x0, sp, #0x90
    11e8:	bl	0 <_ZL18__gthread_active_pv>
    11ec:	mov	x1, x0
    11f0:	mov	x0, x20
    11f4:	bl	0 <_ZL18__gthread_active_pv>
    11f8:	mov	w20, #0x1                   	// #1
    11fc:	b	122c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x420>
    1200:	add	x0, sp, #0x90
    1204:	add	x1, sp, #0x128
    1208:	mov	x8, x1
    120c:	bl	0 <_ZL18__gthread_active_pv>
    1210:	add	x0, sp, #0x128
    1214:	mov	x1, x0
    1218:	mov	x0, x19
    121c:	bl	0 <_ZL18__gthread_active_pv>
    1220:	add	x0, sp, #0x128
    1224:	bl	0 <_ZL18__gthread_active_pv>
    1228:	mov	w20, #0x0                   	// #0
    122c:	add	x0, sp, #0x90
    1230:	bl	0 <_ZL18__gthread_active_pv>
    1234:	cmp	w20, #0x1
    1238:	b.ne	1840 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa34>  // b.any
    123c:	b	181c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa10>
    1240:	ldr	x0, [sp, #424]
    1244:	bl	0 <_ZL18__gthread_active_pv>
    1248:	cmp	w0, #0x3
    124c:	cset	w0, eq  // eq = none
    1250:	and	w0, w0, #0xff
    1254:	cmp	w0, #0x0
    1258:	b.eq	15c0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x7b4>  // b.none
    125c:	ldr	x0, [sp, #56]
    1260:	add	x1, sp, #0x80
    1264:	mov	x8, x1
    1268:	mov	w1, #0x6                   	// #6
    126c:	bl	0 <_ZL18__gthread_active_pv>
    1270:	add	x0, sp, #0x80
    1274:	bl	0 <_ZL18__gthread_active_pv>
    1278:	and	w0, w0, #0xff
    127c:	eor	w0, w0, #0x1
    1280:	and	w0, w0, #0xff
    1284:	cmp	w0, #0x0
    1288:	b.eq	12bc <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x4b0>  // b.none
    128c:	add	x0, sp, #0x80
    1290:	add	x1, sp, #0x130
    1294:	mov	x8, x1
    1298:	bl	0 <_ZL18__gthread_active_pv>
    129c:	add	x0, sp, #0x130
    12a0:	mov	x1, x0
    12a4:	mov	x0, x19
    12a8:	bl	0 <_ZL18__gthread_active_pv>
    12ac:	add	x0, sp, #0x130
    12b0:	bl	0 <_ZL18__gthread_active_pv>
    12b4:	mov	w20, #0x0                   	// #0
    12b8:	b	15ac <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x7a0>
    12bc:	add	x0, sp, #0x80
    12c0:	bl	0 <_ZL18__gthread_active_pv>
    12c4:	ldr	w0, [x0]
    12c8:	str	w0, [sp, #468]
    12cc:	ldr	w0, [sp, #472]
    12d0:	add	w0, w0, #0x2
    12d4:	ldr	w1, [sp, #436]
    12d8:	cmp	w1, w0
    12dc:	b.eq	12f0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x4e4>  // b.none
    12e0:	mov	w1, #0x1                   	// #1
    12e4:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    12e8:	add	x0, x0, #0x0
    12ec:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
    12f0:	ldr	w0, [sp, #472]
    12f4:	add	w0, w0, #0x1
    12f8:	str	w0, [sp, #472]
    12fc:	ldr	w1, [sp, #472]
    1300:	ldr	x0, [sp, #448]
    1304:	bl	0 <_ZL18__gthread_active_pv>
    1308:	str	x0, [sp, #400]
    130c:	ldr	x0, [sp, #400]
    1310:	bl	0 <_ZL18__gthread_active_pv>
    1314:	and	w0, w0, #0xff
    1318:	eor	w0, w0, #0x1
    131c:	and	w0, w0, #0xff
    1320:	cmp	w0, #0x0
    1324:	b.eq	1338 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x52c>  // b.none
    1328:	mov	w1, #0x1                   	// #1
    132c:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    1330:	add	x0, x0, #0x0
    1334:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
    1338:	ldr	x0, [sp, #400]
    133c:	bl	0 <_ZL18__gthread_active_pv>
    1340:	cmp	w0, #0x4
    1344:	b.eq	14d8 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x6cc>  // b.none
    1348:	cmp	w0, #0x4
    134c:	b.gt	1360 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x554>
    1350:	cmp	w0, #0x1
    1354:	b.eq	1370 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x564>  // b.none
    1358:	cmp	w0, #0x2
    135c:	b.eq	1424 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x618>  // b.none
    1360:	mov	w1, #0x1                   	// #1
    1364:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    1368:	add	x0, x0, #0x0
    136c:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
    1370:	ldr	w0, [sp, #468]
    1374:	cmp	w0, #0x0
    1378:	b.eq	1598 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x78c>  // b.none
    137c:	ldr	x20, [sp, #56]
    1380:	ldr	x0, [sp, #400]
    1384:	bl	0 <_ZL18__gthread_active_pv>
    1388:	mov	w1, w0
    138c:	add	x0, sp, #0x70
    1390:	mov	x8, x0
    1394:	mov	x0, x20
    1398:	bl	0 <_ZL18__gthread_active_pv>
    139c:	add	x0, sp, #0x70
    13a0:	bl	0 <_ZL18__gthread_active_pv>
    13a4:	and	w0, w0, #0xff
    13a8:	cmp	w0, #0x0
    13ac:	b.eq	13d0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x5c4>  // b.none
    13b0:	ldr	x20, [sp, #40]
    13b4:	add	x0, sp, #0x70
    13b8:	bl	0 <_ZL18__gthread_active_pv>
    13bc:	mov	x1, x0
    13c0:	mov	x0, x20
    13c4:	bl	0 <_ZL18__gthread_active_pv>
    13c8:	mov	w20, #0x1                   	// #1
    13cc:	b	13fc <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x5f0>
    13d0:	add	x0, sp, #0x70
    13d4:	add	x1, sp, #0x138
    13d8:	mov	x8, x1
    13dc:	bl	0 <_ZL18__gthread_active_pv>
    13e0:	add	x0, sp, #0x138
    13e4:	mov	x1, x0
    13e8:	mov	x0, x19
    13ec:	bl	0 <_ZL18__gthread_active_pv>
    13f0:	add	x0, sp, #0x138
    13f4:	bl	0 <_ZL18__gthread_active_pv>
    13f8:	mov	w20, #0x0                   	// #0
    13fc:	add	x0, sp, #0x70
    1400:	bl	0 <_ZL18__gthread_active_pv>
    1404:	cmp	w20, #0x1
    1408:	b.ne	141c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x610>  // b.any
    140c:	ldr	w0, [sp, #468]
    1410:	sub	w0, w0, #0x1
    1414:	str	w0, [sp, #468]
    1418:	b	1370 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x564>
    141c:	mov	w20, #0x0                   	// #0
    1420:	b	15ac <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x7a0>
    1424:	ldr	w0, [sp, #468]
    1428:	cmp	w0, #0x0
    142c:	b.eq	15a0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x794>  // b.none
    1430:	ldr	x20, [sp, #56]
    1434:	ldr	x0, [sp, #400]
    1438:	bl	0 <_ZL18__gthread_active_pv>
    143c:	mov	w1, w0
    1440:	add	x0, sp, #0x60
    1444:	mov	x8, x0
    1448:	mov	x0, x20
    144c:	bl	0 <_ZL18__gthread_active_pv>
    1450:	add	x0, sp, #0x60
    1454:	bl	0 <_ZL18__gthread_active_pv>
    1458:	and	w0, w0, #0xff
    145c:	cmp	w0, #0x0
    1460:	b.eq	1484 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x678>  // b.none
    1464:	ldr	x20, [sp, #40]
    1468:	add	x0, sp, #0x60
    146c:	bl	0 <_ZL18__gthread_active_pv>
    1470:	mov	x1, x0
    1474:	mov	x0, x20
    1478:	bl	0 <_ZL18__gthread_active_pv>
    147c:	mov	w20, #0x1                   	// #1
    1480:	b	14b0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x6a4>
    1484:	add	x0, sp, #0x60
    1488:	add	x1, sp, #0x140
    148c:	mov	x8, x1
    1490:	bl	0 <_ZL18__gthread_active_pv>
    1494:	add	x0, sp, #0x140
    1498:	mov	x1, x0
    149c:	mov	x0, x19
    14a0:	bl	0 <_ZL18__gthread_active_pv>
    14a4:	add	x0, sp, #0x140
    14a8:	bl	0 <_ZL18__gthread_active_pv>
    14ac:	mov	w20, #0x0                   	// #0
    14b0:	add	x0, sp, #0x60
    14b4:	bl	0 <_ZL18__gthread_active_pv>
    14b8:	cmp	w20, #0x1
    14bc:	b.ne	14d0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x6c4>  // b.any
    14c0:	ldr	w0, [sp, #468]
    14c4:	sub	w0, w0, #0x1
    14c8:	str	w0, [sp, #468]
    14cc:	b	1424 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x618>
    14d0:	mov	w20, #0x0                   	// #0
    14d4:	b	15ac <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x7a0>
    14d8:	ldr	w0, [sp, #468]
    14dc:	cmp	w0, #0x0
    14e0:	b.eq	15a4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x798>  // b.none
    14e4:	ldr	x0, [sp, #56]
    14e8:	add	x1, sp, #0x50
    14ec:	mov	x8, x1
    14f0:	mov	w1, #0x6                   	// #6
    14f4:	bl	0 <_ZL18__gthread_active_pv>
    14f8:	add	x0, sp, #0x50
    14fc:	bl	0 <_ZL18__gthread_active_pv>
    1500:	and	w0, w0, #0xff
    1504:	cmp	w0, #0x0
    1508:	b.eq	1544 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x738>  // b.none
    150c:	ldr	x20, [sp, #40]
    1510:	add	x0, sp, #0x50
    1514:	bl	0 <_ZL18__gthread_active_pv>
    1518:	ldr	x0, [x0]
    151c:	bl	0 <_ZL18__gthread_active_pv>
    1520:	and	w0, w0, #0xff
    1524:	and	x0, x0, #0xff
    1528:	str	x0, [sp, #328]
    152c:	add	x0, sp, #0x148
    1530:	mov	x1, x0
    1534:	mov	x0, x20
    1538:	bl	0 <_ZL18__gthread_active_pv>
    153c:	mov	w20, #0x1                   	// #1
    1540:	b	1570 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x764>
    1544:	add	x0, sp, #0x50
    1548:	add	x1, sp, #0x150
    154c:	mov	x8, x1
    1550:	bl	0 <_ZL18__gthread_active_pv>
    1554:	add	x0, sp, #0x150
    1558:	mov	x1, x0
    155c:	mov	x0, x19
    1560:	bl	0 <_ZL18__gthread_active_pv>
    1564:	add	x0, sp, #0x150
    1568:	bl	0 <_ZL18__gthread_active_pv>
    156c:	mov	w20, #0x0                   	// #0
    1570:	add	x0, sp, #0x50
    1574:	bl	0 <_ZL18__gthread_active_pv>
    1578:	cmp	w20, #0x1
    157c:	b.ne	1590 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x784>  // b.any
    1580:	ldr	w0, [sp, #468]
    1584:	sub	w0, w0, #0x1
    1588:	str	w0, [sp, #468]
    158c:	b	14d8 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x6cc>
    1590:	mov	w20, #0x0                   	// #0
    1594:	b	15ac <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x7a0>
    1598:	nop
    159c:	b	15a4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x798>
    15a0:	nop
    15a4:	mov	w20, #0x1                   	// #1
    15a8:	nop
    15ac:	add	x0, sp, #0x80
    15b0:	bl	0 <_ZL18__gthread_active_pv>
    15b4:	cmp	w20, #0x0
    15b8:	b.ne	1818 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa0c>  // b.any
    15bc:	b	1840 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa34>
    15c0:	ldr	x0, [sp, #424]
    15c4:	bl	0 <_ZL18__gthread_active_pv>
    15c8:	cmp	w0, #0x5
    15cc:	b.eq	15f0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x7e4>  // b.none
    15d0:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    15d4:	add	x3, x0, #0x0
    15d8:	mov	w2, #0x131                 	// #305
    15dc:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    15e0:	add	x1, x0, #0x0
    15e4:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    15e8:	add	x0, x0, #0x0
    15ec:	bl	0 <__assert_fail>
    15f0:	ldr	x0, [sp, #56]
    15f4:	add	x1, sp, #0xa0
    15f8:	mov	x8, x1
    15fc:	mov	w1, #0x6                   	// #6
    1600:	bl	0 <_ZL18__gthread_active_pv>
    1604:	add	x0, sp, #0xa0
    1608:	bl	0 <_ZL18__gthread_active_pv>
    160c:	and	w0, w0, #0xff
    1610:	eor	w0, w0, #0x1
    1614:	and	w0, w0, #0xff
    1618:	cmp	w0, #0x0
    161c:	b.eq	1650 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x844>  // b.none
    1620:	add	x0, sp, #0xa0
    1624:	add	x1, sp, #0x158
    1628:	mov	x8, x1
    162c:	bl	0 <_ZL18__gthread_active_pv>
    1630:	add	x0, sp, #0x158
    1634:	mov	x1, x0
    1638:	mov	x0, x19
    163c:	bl	0 <_ZL18__gthread_active_pv>
    1640:	add	x0, sp, #0x158
    1644:	bl	0 <_ZL18__gthread_active_pv>
    1648:	mov	w20, #0x0                   	// #0
    164c:	b	17fc <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x9f0>
    1650:	add	x0, sp, #0xa0
    1654:	bl	0 <_ZL18__gthread_active_pv>
    1658:	ldr	w0, [x0]
    165c:	str	w0, [sp, #464]
    1660:	ldr	x0, [sp, #56]
    1664:	bl	0 <_ZL18__gthread_active_pv>
    1668:	ldr	x0, [sp, #56]
    166c:	bl	0 <_ZL18__gthread_active_pv>
    1670:	str	x0, [sp, #416]
    1674:	ldr	w0, [sp, #464]
    1678:	add	w0, w0, #0x3
    167c:	and	w0, w0, #0xfffffffc
    1680:	lsl	w0, w0, #3
    1684:	mov	w0, w0
    1688:	ldr	x1, [sp, #416]
    168c:	add	x0, x1, x0
    1690:	str	x0, [sp, #408]
    1694:	ldr	x2, [sp, #56]
    1698:	ldr	x0, [sp, #408]
    169c:	lsr	x0, x0, #3
    16a0:	mov	x1, x0
    16a4:	mov	x0, x2
    16a8:	bl	0 <_ZL18__gthread_active_pv>
    16ac:	and	w0, w0, #0xff
    16b0:	eor	w0, w0, #0x1
    16b4:	and	w0, w0, #0xff
    16b8:	cmp	w0, #0x0
    16bc:	b.eq	16ec <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x8e0>  // b.none
    16c0:	ldr	w0, [sp, #464]
    16c4:	str	xzr, [sp, #352]
    16c8:	add	x1, sp, #0x160
    16cc:	mov	x2, x1
    16d0:	mov	x1, x0
    16d4:	ldr	x0, [sp, #40]
    16d8:	bl	0 <_ZL18__gthread_active_pv>
    16dc:	ldr	x0, [sp, #56]
    16e0:	bl	0 <_ZL18__gthread_active_pv>
    16e4:	mov	w20, #0x1                   	// #1
    16e8:	b	17fc <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x9f0>
    16ec:	ldr	x0, [sp, #56]
    16f0:	add	x1, sp, #0x48
    16f4:	mov	x8, x1
    16f8:	ldr	x1, [sp, #408]
    16fc:	bl	0 <_ZL18__gthread_active_pv>
    1700:	add	x0, sp, #0x48
    1704:	bl	0 <_ZL18__gthread_active_pv>
    1708:	and	w0, w0, #0xff
    170c:	cmp	w0, #0x0
    1710:	b.eq	1748 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x93c>  // b.none
    1714:	add	x0, sp, #0x48
    1718:	bl	0 <_ZL18__gthread_active_pv>
    171c:	mov	x1, x0
    1720:	add	x0, sp, #0x168
    1724:	bl	0 <_ZL18__gthread_active_pv>
    1728:	add	x0, sp, #0x168
    172c:	mov	x1, x0
    1730:	mov	x0, x19
    1734:	bl	0 <_ZL18__gthread_active_pv>
    1738:	add	x0, sp, #0x168
    173c:	bl	0 <_ZL18__gthread_active_pv>
    1740:	mov	w20, #0x0                   	// #0
    1744:	b	174c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x940>
    1748:	mov	w20, #0x1                   	// #1
    174c:	add	x0, sp, #0x48
    1750:	bl	0 <_ZL18__gthread_active_pv>
    1754:	cmp	w20, #0x1
    1758:	b.ne	1784 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x978>  // b.any
    175c:	ldr	x0, [sp, #56]
    1760:	ldr	w1, [sp, #464]
    1764:	mov	x2, x1
    1768:	ldr	x1, [sp, #416]
    176c:	bl	0 <_ZL18__gthread_active_pv>
    1770:	str	x0, [sp, #456]
    1774:	ldr	x0, [sp, #32]
    1778:	cmp	x0, #0x0
    177c:	b.ne	178c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x980>  // b.any
    1780:	b	17b0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x9a4>
    1784:	mov	w20, #0x0                   	// #0
    1788:	b	17fc <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x9f0>
    178c:	ldr	w1, [sp, #464]
    1790:	add	x0, sp, #0x170
    1794:	mov	x2, x1
    1798:	ldr	x1, [sp, #456]
    179c:	bl	0 <_ZL18__gthread_active_pv>
    17a0:	ldr	x2, [sp, #32]
    17a4:	ldp	x0, x1, [sp, #368]
    17a8:	stp	x0, x1, [x2]
    17ac:	b	17f8 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x9ec>
    17b0:	ldr	w0, [sp, #464]
    17b4:	cmp	w0, #0x0
    17b8:	b.eq	17f8 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x9ec>  // b.none
    17bc:	ldr	x2, [sp, #40]
    17c0:	ldr	x0, [sp, #456]
    17c4:	add	x1, x0, #0x1
    17c8:	str	x1, [sp, #456]
    17cc:	ldrb	w0, [x0]
    17d0:	and	x0, x0, #0xff
    17d4:	str	x0, [sp, #384]
    17d8:	add	x0, sp, #0x180
    17dc:	mov	x1, x0
    17e0:	mov	x0, x2
    17e4:	bl	0 <_ZL18__gthread_active_pv>
    17e8:	ldr	w0, [sp, #464]
    17ec:	sub	w0, w0, #0x1
    17f0:	str	w0, [sp, #464]
    17f4:	b	17b0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x9a4>
    17f8:	mov	w20, #0x2                   	// #2
    17fc:	add	x0, sp, #0xa0
    1800:	bl	0 <_ZL18__gthread_active_pv>
    1804:	cmp	w20, #0x0
    1808:	b.eq	1840 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa34>  // b.none
    180c:	cmp	w20, #0x2
    1810:	b.ne	182c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa20>  // b.any
    1814:	b	181c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa10>
    1818:	nop
    181c:	ldr	w0, [sp, #472]
    1820:	add	w0, w0, #0x1
    1824:	str	w0, [sp, #472]
    1828:	b	112c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x320>
    182c:	add	x0, sp, #0xfc
    1830:	mov	x2, #0x0                   	// #0
    1834:	mov	x1, x0
    1838:	mov	x0, x19
    183c:	bl	0 <_ZL18__gthread_active_pv>
    1840:	mov	x0, x19
    1844:	ldp	x19, x20, [sp, #16]
    1848:	ldp	x29, x30, [sp], #480
    184c:	ret

0000000000001850 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv>:
    1850:	stp	x29, x30, [sp, #-240]!
    1854:	mov	x29, sp
    1858:	stp	x19, x20, [sp, #16]
    185c:	mov	x19, x8
    1860:	str	x0, [sp, #40]
    1864:	add	x0, sp, #0x80
    1868:	mov	x8, x0
    186c:	bl	0 <_ZL18__gthread_active_pv>
    1870:	ldr	x0, [sp, #40]
    1874:	add	x1, sp, #0x70
    1878:	mov	x8, x1
    187c:	mov	w1, #0x5                   	// #5
    1880:	bl	0 <_ZL18__gthread_active_pv>
    1884:	add	x0, sp, #0x70
    1888:	bl	0 <_ZL18__gthread_active_pv>
    188c:	and	w0, w0, #0xff
    1890:	eor	w0, w0, #0x1
    1894:	and	w0, w0, #0xff
    1898:	cmp	w0, #0x0
    189c:	b.eq	18b0 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x60>  // b.none
    18a0:	add	x0, sp, #0x70
    18a4:	mov	x8, x19
    18a8:	bl	0 <_ZL18__gthread_active_pv>
    18ac:	b	1c6c <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x41c>
    18b0:	add	x0, sp, #0x70
    18b4:	bl	0 <_ZL18__gthread_active_pv>
    18b8:	ldr	w0, [x0]
    18bc:	str	w0, [sp, #232]
    18c0:	str	wzr, [sp, #236]
    18c4:	ldr	w1, [sp, #236]
    18c8:	ldr	w0, [sp, #232]
    18cc:	cmp	w1, w0
    18d0:	b.eq	1bfc <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x3ac>  // b.none
    18d4:	ldr	x0, [sp, #40]
    18d8:	add	x1, sp, #0x60
    18dc:	mov	x8, x1
    18e0:	mov	w1, #0x1                   	// #1
    18e4:	bl	0 <_ZL18__gthread_active_pv>
    18e8:	add	x0, sp, #0x60
    18ec:	bl	0 <_ZL18__gthread_active_pv>
    18f0:	and	w0, w0, #0xff
    18f4:	eor	w0, w0, #0x1
    18f8:	and	w0, w0, #0xff
    18fc:	cmp	w0, #0x0
    1900:	b.eq	1918 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0xc8>  // b.none
    1904:	add	x0, sp, #0x60
    1908:	mov	x8, x19
    190c:	bl	0 <_ZL18__gthread_active_pv>
    1910:	mov	w20, #0x0                   	// #0
    1914:	b	1bd8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x388>
    1918:	add	x0, sp, #0x60
    191c:	bl	0 <_ZL18__gthread_active_pv>
    1920:	ldr	x0, [x0]
    1924:	cmp	x0, #0x0
    1928:	cset	w0, ne  // ne = any
    192c:	strb	w0, [sp, #231]
    1930:	ldrb	w0, [sp, #231]
    1934:	cmp	w0, #0x0
    1938:	b.eq	19d8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x188>  // b.none
    193c:	ldr	x0, [sp, #40]
    1940:	add	x1, sp, #0x40
    1944:	mov	x8, x1
    1948:	mov	w1, #0x8                   	// #8
    194c:	bl	0 <_ZL18__gthread_active_pv>
    1950:	add	x0, sp, #0x40
    1954:	bl	0 <_ZL18__gthread_active_pv>
    1958:	and	w0, w0, #0xff
    195c:	eor	w0, w0, #0x1
    1960:	and	w0, w0, #0xff
    1964:	cmp	w0, #0x0
    1968:	b.eq	1980 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x130>  // b.none
    196c:	add	x0, sp, #0x40
    1970:	mov	x8, x19
    1974:	bl	0 <_ZL18__gthread_active_pv>
    1978:	mov	w20, #0x0                   	// #0
    197c:	b	19b8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x168>
    1980:	add	x0, sp, #0x80
    1984:	bl	0 <_ZL18__gthread_active_pv>
    1988:	mov	x20, x0
    198c:	add	x0, sp, #0x40
    1990:	bl	0 <_ZL18__gthread_active_pv>
    1994:	ldr	x1, [x0]
    1998:	add	x0, sp, #0x90
    199c:	bl	0 <_ZL18__gthread_active_pv>
    19a0:	add	x0, sp, #0x90
    19a4:	mov	x1, x0
    19a8:	mov	x0, x20
    19ac:	bl	0 <_ZL18__gthread_active_pv>
    19b0:	mov	w20, #0x1                   	// #1
    19b4:	nop
    19b8:	add	x0, sp, #0x40
    19bc:	bl	0 <_ZL18__gthread_active_pv>
    19c0:	cmp	w20, #0x0
    19c4:	b.ne	19d0 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x180>  // b.any
    19c8:	mov	w20, #0x0                   	// #0
    19cc:	b	1bd8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x388>
    19d0:	mov	w20, #0x1                   	// #1
    19d4:	b	1bd8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x388>
    19d8:	ldr	x0, [sp, #40]
    19dc:	add	x1, sp, #0x50
    19e0:	mov	x8, x1
    19e4:	mov	w1, #0x3                   	// #3
    19e8:	bl	0 <_ZL18__gthread_active_pv>
    19ec:	add	x0, sp, #0x50
    19f0:	bl	0 <_ZL18__gthread_active_pv>
    19f4:	and	w0, w0, #0xff
    19f8:	eor	w0, w0, #0x1
    19fc:	and	w0, w0, #0xff
    1a00:	cmp	w0, #0x0
    1a04:	b.eq	1a1c <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x1cc>  // b.none
    1a08:	add	x0, sp, #0x50
    1a0c:	mov	x8, x19
    1a10:	bl	0 <_ZL18__gthread_active_pv>
    1a14:	mov	w20, #0x0                   	// #0
    1a18:	b	1ba8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x358>
    1a1c:	add	x0, sp, #0x50
    1a20:	bl	0 <_ZL18__gthread_active_pv>
    1a24:	ldr	x0, [x0]
    1a28:	str	w0, [sp, #224]
    1a2c:	ldr	w0, [sp, #224]
    1a30:	bl	0 <_ZL18__gthread_active_pv>
    1a34:	and	w0, w0, #0xff
    1a38:	cmp	w0, #0x0
    1a3c:	b.eq	1b78 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x328>  // b.none
    1a40:	ldr	x0, [sp, #40]
    1a44:	add	x1, sp, #0x30
    1a48:	mov	x8, x1
    1a4c:	mov	w1, #0x5                   	// #5
    1a50:	bl	0 <_ZL18__gthread_active_pv>
    1a54:	add	x0, sp, #0x30
    1a58:	bl	0 <_ZL18__gthread_active_pv>
    1a5c:	and	w0, w0, #0xff
    1a60:	eor	w0, w0, #0x1
    1a64:	and	w0, w0, #0xff
    1a68:	cmp	w0, #0x0
    1a6c:	b.eq	1a84 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x234>  // b.none
    1a70:	add	x0, sp, #0x30
    1a74:	mov	x8, x19
    1a78:	bl	0 <_ZL18__gthread_active_pv>
    1a7c:	mov	w20, #0x0                   	// #0
    1a80:	b	1b4c <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x2fc>
    1a84:	add	x0, sp, #0x30
    1a88:	bl	0 <_ZL18__gthread_active_pv>
    1a8c:	ldr	x0, [x0]
    1a90:	str	x0, [sp, #216]
    1a94:	ldr	w0, [sp, #224]
    1a98:	cmp	w0, #0x1
    1a9c:	b.eq	1aac <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x25c>  // b.none
    1aa0:	ldr	w0, [sp, #224]
    1aa4:	cmp	w0, #0x2
    1aa8:	b.ne	1ae8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x298>  // b.any
    1aac:	ldr	x0, [sp, #216]
    1ab0:	cmp	x0, #0x0
    1ab4:	b.ne	1ae8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x298>  // b.any
    1ab8:	add	x0, sp, #0x80
    1abc:	bl	0 <_ZL18__gthread_active_pv>
    1ac0:	mov	x20, x0
    1ac4:	add	x0, sp, #0xa0
    1ac8:	mov	x1, #0x0                   	// #0
    1acc:	bl	0 <_ZL18__gthread_active_pv>
    1ad0:	add	x0, sp, #0xa0
    1ad4:	mov	x1, x0
    1ad8:	mov	x0, x20
    1adc:	bl	0 <_ZL18__gthread_active_pv>
    1ae0:	mov	w20, #0x1                   	// #1
    1ae4:	b	1b4c <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x2fc>
    1ae8:	ldr	w0, [sp, #224]
    1aec:	cmp	w0, #0x1
    1af0:	b.eq	1b00 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x2b0>  // b.none
    1af4:	ldr	w0, [sp, #224]
    1af8:	cmp	w0, #0x2
    1afc:	b.ne	1b1c <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x2cc>  // b.any
    1b00:	ldr	x0, [sp, #216]
    1b04:	cmp	x0, #0x40
    1b08:	b.ls	1b1c <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x2cc>  // b.plast
    1b0c:	mov	w1, #0x1                   	// #1
    1b10:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    1b14:	add	x0, x0, #0x0
    1b18:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
    1b1c:	add	x0, sp, #0x80
    1b20:	bl	0 <_ZL18__gthread_active_pv>
    1b24:	mov	x20, x0
    1b28:	add	x0, sp, #0xb0
    1b2c:	ldr	x2, [sp, #216]
    1b30:	ldr	w1, [sp, #224]
    1b34:	bl	0 <_ZL18__gthread_active_pv>
    1b38:	add	x0, sp, #0xb0
    1b3c:	mov	x1, x0
    1b40:	mov	x0, x20
    1b44:	bl	0 <_ZL18__gthread_active_pv>
    1b48:	mov	w20, #0x2                   	// #2
    1b4c:	add	x0, sp, #0x30
    1b50:	bl	0 <_ZL18__gthread_active_pv>
    1b54:	cmp	w20, #0x0
    1b58:	b.eq	1b68 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x318>  // b.none
    1b5c:	cmp	w20, #0x2
    1b60:	b.ne	1b70 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x320>  // b.any
    1b64:	b	1ba4 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x354>
    1b68:	mov	w20, #0x0                   	// #0
    1b6c:	b	1ba8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x358>
    1b70:	mov	w20, #0x1                   	// #1
    1b74:	b	1ba8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x358>
    1b78:	add	x0, sp, #0x80
    1b7c:	bl	0 <_ZL18__gthread_active_pv>
    1b80:	mov	x20, x0
    1b84:	add	x0, sp, #0xc0
    1b88:	mov	x2, #0x0                   	// #0
    1b8c:	ldr	w1, [sp, #224]
    1b90:	bl	0 <_ZL18__gthread_active_pv>
    1b94:	add	x0, sp, #0xc0
    1b98:	mov	x1, x0
    1b9c:	mov	x0, x20
    1ba0:	bl	0 <_ZL18__gthread_active_pv>
    1ba4:	mov	w20, #0x2                   	// #2
    1ba8:	add	x0, sp, #0x50
    1bac:	bl	0 <_ZL18__gthread_active_pv>
    1bb0:	cmp	w20, #0x0
    1bb4:	b.eq	1bc4 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x374>  // b.none
    1bb8:	cmp	w20, #0x2
    1bbc:	b.eq	1bd4 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x384>  // b.none
    1bc0:	b	1bcc <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x37c>
    1bc4:	mov	w20, #0x0                   	// #0
    1bc8:	b	1bd8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x388>
    1bcc:	mov	w20, #0x1                   	// #1
    1bd0:	b	1bd8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x388>
    1bd4:	mov	w20, #0x2                   	// #2
    1bd8:	add	x0, sp, #0x60
    1bdc:	bl	0 <_ZL18__gthread_active_pv>
    1be0:	cmp	w20, #0x0
    1be4:	b.eq	1c6c <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x41c>  // b.none
    1be8:	cmp	w20, #0x2
    1bec:	ldr	w0, [sp, #236]
    1bf0:	add	w0, w0, #0x1
    1bf4:	str	w0, [sp, #236]
    1bf8:	b	18c4 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x74>
    1bfc:	add	x0, sp, #0x80
    1c00:	bl	0 <_ZL18__gthread_active_pv>
    1c04:	bl	0 <_ZL18__gthread_active_pv>
    1c08:	cmp	w0, #0x0
    1c0c:	cset	w0, eq  // eq = none
    1c10:	and	w0, w0, #0xff
    1c14:	cmp	w0, #0x0
    1c18:	b.eq	1c2c <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x3dc>  // b.none
    1c1c:	mov	w1, #0x1                   	// #1
    1c20:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    1c24:	add	x0, x0, #0x0
    1c28:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
    1c2c:	ldr	x0, [sp, #40]
    1c30:	add	x20, x0, #0x28
    1c34:	add	x0, sp, #0x80
    1c38:	bl	0 <_ZL18__gthread_active_pv>
    1c3c:	mov	x1, x0
    1c40:	mov	x0, x20
    1c44:	bl	0 <_ZL18__gthread_active_pv>
    1c48:	add	x0, sp, #0xd0
    1c4c:	mov	x8, x0
    1c50:	bl	0 <_ZL18__gthread_active_pv>
    1c54:	add	x0, sp, #0xd0
    1c58:	mov	x1, x0
    1c5c:	mov	x0, x19
    1c60:	bl	0 <_ZL18__gthread_active_pv>
    1c64:	add	x0, sp, #0xd0
    1c68:	bl	0 <_ZL18__gthread_active_pv>
    1c6c:	add	x0, sp, #0x70
    1c70:	bl	0 <_ZL18__gthread_active_pv>
    1c74:	add	x0, sp, #0x80
    1c78:	bl	0 <_ZL18__gthread_active_pv>
    1c7c:	mov	x0, x19
    1c80:	ldp	x19, x20, [sp, #16]
    1c84:	ldp	x29, x30, [sp], #240
    1c88:	ret

0000000000001c8c <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb>:
    1c8c:	sub	sp, sp, #0x320
    1c90:	stp	x29, x30, [sp]
    1c94:	mov	x29, sp
    1c98:	stp	x19, x20, [sp, #16]
    1c9c:	mov	x19, x8
    1ca0:	str	x0, [sp, #40]
    1ca4:	strb	w1, [sp, #39]
    1ca8:	add	x0, sp, #0x88
    1cac:	mov	x8, x0
    1cb0:	mov	x2, #0x0                   	// #0
    1cb4:	mov	w1, #0x0                   	// #0
    1cb8:	ldr	x0, [sp, #40]
    1cbc:	bl	20 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1cc0:	add	x0, sp, #0x88
    1cc4:	bl	0 <_ZL18__gthread_active_pv>
    1cc8:	and	w0, w0, #0xff
    1ccc:	cmp	w0, #0x0
    1cd0:	b.eq	1d08 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x7c>  // b.none
    1cd4:	add	x0, sp, #0x88
    1cd8:	bl	0 <_ZL18__gthread_active_pv>
    1cdc:	mov	x1, x0
    1ce0:	add	x0, sp, #0x2b8
    1ce4:	bl	0 <_ZL18__gthread_active_pv>
    1ce8:	add	x0, sp, #0x2b8
    1cec:	mov	x1, x0
    1cf0:	mov	x0, x19
    1cf4:	bl	0 <_ZL18__gthread_active_pv>
    1cf8:	add	x0, sp, #0x2b8
    1cfc:	bl	0 <_ZL18__gthread_active_pv>
    1d00:	mov	w20, #0x0                   	// #0
    1d04:	b	1d0c <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x80>
    1d08:	mov	w20, #0x1                   	// #1
    1d0c:	add	x0, sp, #0x88
    1d10:	bl	0 <_ZL18__gthread_active_pv>
    1d14:	cmp	w20, #0x1
    1d18:	b.ne	21f4 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x568>  // b.any
    1d1c:	add	x0, sp, #0x2a0
    1d20:	bl	0 <_ZL18__gthread_active_pv>
    1d24:	add	x0, sp, #0x90
    1d28:	bl	0 <_ZL18__gthread_active_pv>
    1d2c:	str	xzr, [sp, #792]
    1d30:	add	x0, sp, #0x78
    1d34:	mov	x8, x0
    1d38:	mov	w1, #0x2                   	// #2
    1d3c:	ldr	x0, [sp, #40]
    1d40:	bl	0 <_ZL18__gthread_active_pv>
    1d44:	add	x0, sp, #0x78
    1d48:	bl	0 <_ZL18__gthread_active_pv>
    1d4c:	and	w0, w0, #0xff
    1d50:	eor	w0, w0, #0x1
    1d54:	and	w0, w0, #0xff
    1d58:	cmp	w0, #0x0
    1d5c:	b.eq	1d90 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x104>  // b.none
    1d60:	add	x0, sp, #0x78
    1d64:	add	x1, sp, #0x2c0
    1d68:	mov	x8, x1
    1d6c:	bl	0 <_ZL18__gthread_active_pv>
    1d70:	add	x0, sp, #0x2c0
    1d74:	mov	x1, x0
    1d78:	mov	x0, x19
    1d7c:	bl	0 <_ZL18__gthread_active_pv>
    1d80:	add	x0, sp, #0x2c0
    1d84:	bl	0 <_ZL18__gthread_active_pv>
    1d88:	mov	w20, #0x0                   	// #0
    1d8c:	b	21cc <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x540>
    1d90:	add	x0, sp, #0x78
    1d94:	bl	0 <_ZL18__gthread_active_pv>
    1d98:	ldr	x0, [x0]
    1d9c:	str	x0, [sp, #112]
    1da0:	ldr	w0, [sp, #112]
    1da4:	cmp	w0, #0x3
    1da8:	b.eq	1e14 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x188>  // b.none
    1dac:	cmp	w0, #0x3
    1db0:	b.gt	1e18 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x18c>
    1db4:	cmp	w0, #0x2
    1db8:	b.eq	1dd8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x14c>  // b.none
    1dbc:	cmp	w0, #0x2
    1dc0:	b.gt	1e18 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x18c>
    1dc4:	cmp	w0, #0x0
    1dc8:	b.eq	1dd8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x14c>  // b.none
    1dcc:	cmp	w0, #0x1
    1dd0:	b.eq	1df4 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x168>  // b.none
    1dd4:	b	1e18 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x18c>
    1dd8:	mov	x2, #0x0                   	// #0
    1ddc:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    1de0:	add	x1, x0, #0x0
    1de4:	mov	x0, x19
    1de8:	bl	0 <_ZL18__gthread_active_pv>
    1dec:	mov	w20, #0x0                   	// #0
    1df0:	b	21cc <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x540>
    1df4:	add	x0, sp, #0x2a0
    1df8:	bl	0 <_ZL18__gthread_active_pv>
    1dfc:	mov	x2, #0x0                   	// #0
    1e00:	mov	x1, x0
    1e04:	mov	x0, x19
    1e08:	bl	0 <_ZL18__gthread_active_pv>
    1e0c:	mov	w20, #0x0                   	// #0
    1e10:	b	21cc <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x540>
    1e14:	nop
    1e18:	ldr	w0, [sp, #116]
    1e1c:	cmp	w0, #0x2
    1e20:	b.ne	1ef8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x26c>  // b.any
    1e24:	ldr	x0, [sp, #792]
    1e28:	cmp	x0, #0x0
    1e2c:	b.ne	1e4c <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x1c0>  // b.any
    1e30:	mov	x2, #0x0                   	// #0
    1e34:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    1e38:	add	x1, x0, #0x0
    1e3c:	mov	x0, x19
    1e40:	bl	0 <_ZL18__gthread_active_pv>
    1e44:	mov	w20, #0x0                   	// #0
    1e48:	b	21cc <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x540>
    1e4c:	add	x0, sp, #0x58
    1e50:	mov	x8, x0
    1e54:	ldr	x0, [sp, #40]
    1e58:	bl	1850 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv>
    1e5c:	add	x0, sp, #0x58
    1e60:	bl	0 <_ZL18__gthread_active_pv>
    1e64:	and	w0, w0, #0xff
    1e68:	cmp	w0, #0x0
    1e6c:	b.eq	1ea4 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x218>  // b.none
    1e70:	add	x0, sp, #0x58
    1e74:	bl	0 <_ZL18__gthread_active_pv>
    1e78:	mov	x1, x0
    1e7c:	add	x0, sp, #0x2c8
    1e80:	bl	0 <_ZL18__gthread_active_pv>
    1e84:	add	x0, sp, #0x2c8
    1e88:	mov	x1, x0
    1e8c:	mov	x0, x19
    1e90:	bl	0 <_ZL18__gthread_active_pv>
    1e94:	add	x0, sp, #0x2c8
    1e98:	bl	0 <_ZL18__gthread_active_pv>
    1e9c:	mov	w20, #0x0                   	// #0
    1ea0:	b	1ea8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x21c>
    1ea4:	mov	w20, #0x1                   	// #1
    1ea8:	add	x0, sp, #0x58
    1eac:	bl	0 <_ZL18__gthread_active_pv>
    1eb0:	cmp	w20, #0x1
    1eb4:	b.ne	1ef0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x264>  // b.any
    1eb8:	ldr	x0, [sp, #792]
    1ebc:	add	x20, x0, #0x8
    1ec0:	ldr	x0, [sp, #40]
    1ec4:	add	x0, x0, #0x28
    1ec8:	bl	0 <_ZL18__gthread_active_pv>
    1ecc:	bl	0 <_ZL18__gthread_active_pv>
    1ed0:	mov	x1, x0
    1ed4:	mov	x0, x20
    1ed8:	bl	0 <_ZL18__gthread_active_pv>
    1edc:	ldr	x0, [sp, #40]
    1ee0:	add	x0, x0, #0x28
    1ee4:	bl	0 <_ZL18__gthread_active_pv>
    1ee8:	mov	w20, #0x1                   	// #1
    1eec:	b	21cc <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x540>
    1ef0:	mov	w20, #0x0                   	// #0
    1ef4:	b	21cc <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x540>
    1ef8:	add	x0, sp, #0x90
    1efc:	bl	0 <_ZL18__gthread_active_pv>
    1f00:	ldr	w0, [sp, #116]
    1f04:	add	x1, sp, #0x90
    1f08:	add	x2, sp, #0x60
    1f0c:	mov	x8, x2
    1f10:	mov	x3, #0x0                   	// #0
    1f14:	mov	x2, x1
    1f18:	mov	w1, w0
    1f1c:	ldr	x0, [sp, #40]
    1f20:	bl	e0c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE>
    1f24:	add	x0, sp, #0x60
    1f28:	bl	0 <_ZL18__gthread_active_pv>
    1f2c:	and	w0, w0, #0xff
    1f30:	eor	w0, w0, #0x1
    1f34:	and	w0, w0, #0xff
    1f38:	cmp	w0, #0x0
    1f3c:	b.eq	1f70 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x2e4>  // b.none
    1f40:	add	x0, sp, #0x60
    1f44:	add	x1, sp, #0x2d0
    1f48:	mov	x8, x1
    1f4c:	bl	0 <_ZL18__gthread_active_pv>
    1f50:	add	x0, sp, #0x2d0
    1f54:	mov	x1, x0
    1f58:	mov	x0, x19
    1f5c:	bl	0 <_ZL18__gthread_active_pv>
    1f60:	add	x0, sp, #0x2d0
    1f64:	bl	0 <_ZL18__gthread_active_pv>
    1f68:	mov	w20, #0x0                   	// #0
    1f6c:	b	21b0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x524>
    1f70:	add	x0, sp, #0x60
    1f74:	bl	0 <_ZL18__gthread_active_pv>
    1f78:	ldr	w0, [x0]
    1f7c:	cmp	w0, #0x3
    1f80:	b.eq	20ac <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x420>  // b.none
    1f84:	cmp	w0, #0x3
    1f88:	b.hi	2198 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x50c>  // b.pmore
    1f8c:	cmp	w0, #0x1
    1f90:	b.eq	1fa0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x314>  // b.none
    1f94:	cmp	w0, #0x2
    1f98:	b.eq	1ffc <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x370>  // b.none
    1f9c:	b	2198 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x50c>
    1fa0:	add	x0, sp, #0x90
    1fa4:	bl	0 <_ZL18__gthread_active_pv>
    1fa8:	cmp	x0, #0x0
    1fac:	cset	w0, eq  // eq = none
    1fb0:	and	w0, w0, #0xff
    1fb4:	cmp	w0, #0x0
    1fb8:	b.eq	1fd8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x34c>  // b.none
    1fbc:	mov	x2, #0x0                   	// #0
    1fc0:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    1fc4:	add	x1, x0, #0x0
    1fc8:	mov	x0, x19
    1fcc:	bl	0 <_ZL18__gthread_active_pv>
    1fd0:	mov	w20, #0x0                   	// #0
    1fd4:	b	21b0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x524>
    1fd8:	add	x0, sp, #0x90
    1fdc:	mov	x1, #0x0                   	// #0
    1fe0:	bl	0 <_ZL18__gthread_active_pv>
    1fe4:	ldr	x0, [x0]
    1fe8:	mov	w1, w0
    1fec:	add	x0, sp, #0x2a0
    1ff0:	bl	0 <_ZL18__gthread_active_pv>
    1ff4:	str	x0, [sp, #792]
    1ff8:	b	21ac <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x520>
    1ffc:	ldr	x0, [sp, #792]
    2000:	cmp	x0, #0x0
    2004:	b.ne	2024 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x398>  // b.any
    2008:	mov	x2, #0x0                   	// #0
    200c:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    2010:	add	x1, x0, #0x0
    2014:	mov	x0, x19
    2018:	bl	0 <_ZL18__gthread_active_pv>
    201c:	mov	w20, #0x0                   	// #0
    2020:	b	21b0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x524>
    2024:	ldrb	w0, [sp, #39]
    2028:	eor	w0, w0, #0x1
    202c:	and	w0, w0, #0xff
    2030:	cmp	w0, #0x0
    2034:	b.ne	21a0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x514>  // b.any
    2038:	add	x0, sp, #0x38
    203c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
    2040:	str	wzr, [sp, #788]
    2044:	add	x0, sp, #0x90
    2048:	bl	0 <_ZL18__gthread_active_pv>
    204c:	str	w0, [sp, #776]
    2050:	ldr	w1, [sp, #788]
    2054:	ldr	w0, [sp, #776]
    2058:	cmp	w1, w0
    205c:	b.eq	208c <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x400>  // b.none
    2060:	ldr	w1, [sp, #788]
    2064:	add	x0, sp, #0x90
    2068:	bl	0 <_ZL18__gthread_active_pv>
    206c:	ldr	x0, [x0]
    2070:	and	w1, w0, #0xff
    2074:	add	x0, sp, #0x38
    2078:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>
    207c:	ldr	w0, [sp, #788]
    2080:	add	w0, w0, #0x1
    2084:	str	w0, [sp, #788]
    2088:	b	2050 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x3c4>
    208c:	ldr	x0, [sp, #792]
    2090:	add	x0, x0, #0x20
    2094:	add	x1, sp, #0x38
    2098:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
    209c:	nop
    20a0:	add	x0, sp, #0x38
    20a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    20a8:	b	21ac <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x520>
    20ac:	ldr	x0, [sp, #792]
    20b0:	cmp	x0, #0x0
    20b4:	b.ne	20d4 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x448>  // b.any
    20b8:	mov	x2, #0x0                   	// #0
    20bc:	adrp	x0, 0 <_ZL18__gthread_active_pv>
    20c0:	add	x1, x0, #0x0
    20c4:	mov	x0, x19
    20c8:	bl	0 <_ZL18__gthread_active_pv>
    20cc:	mov	w20, #0x0                   	// #0
    20d0:	b	21b0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x524>
    20d4:	ldrb	w0, [sp, #39]
    20d8:	eor	w0, w0, #0x1
    20dc:	and	w0, w0, #0xff
    20e0:	cmp	w0, #0x0
    20e4:	b.ne	21a8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x51c>  // b.any
    20e8:	add	x0, sp, #0x38
    20ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
    20f0:	mov	w0, #0x1                   	// #1
    20f4:	str	w0, [sp, #784]
    20f8:	add	x0, sp, #0x90
    20fc:	bl	0 <_ZL18__gthread_active_pv>
    2100:	str	w0, [sp, #780]
    2104:	ldr	w1, [sp, #784]
    2108:	ldr	w0, [sp, #780]
    210c:	cmp	w1, w0
    2110:	b.eq	2140 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x4b4>  // b.none
    2114:	ldr	w1, [sp, #784]
    2118:	add	x0, sp, #0x90
    211c:	bl	0 <_ZL18__gthread_active_pv>
    2120:	ldr	x0, [x0]
    2124:	and	w1, w0, #0xff
    2128:	add	x0, sp, #0x38
    212c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>
    2130:	ldr	w0, [sp, #784]
    2134:	add	w0, w0, #0x1
    2138:	str	w0, [sp, #784]
    213c:	b	2104 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x478>
    2140:	ldr	x0, [sp, #792]
    2144:	add	x20, x0, #0x40
    2148:	add	x0, sp, #0x90
    214c:	mov	x1, #0x0                   	// #0
    2150:	bl	0 <_ZL18__gthread_active_pv>
    2154:	ldr	x0, [x0]
    2158:	str	w0, [sp, #772]
    215c:	add	x1, sp, #0x38
    2160:	add	x0, sp, #0x304
    2164:	add	x2, sp, #0x2d8
    2168:	mov	x8, x2
    216c:	bl	0 <_ZL18__gthread_active_pv>
    2170:	add	x0, sp, #0x2d8
    2174:	mov	x1, x0
    2178:	mov	x0, x20
    217c:	bl	0 <_ZL18__gthread_active_pv>
    2180:	add	x0, sp, #0x2d8
    2184:	bl	0 <_ZL18__gthread_active_pv>
    2188:	nop
    218c:	add	x0, sp, #0x38
    2190:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    2194:	b	21ac <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x520>
    2198:	nop
    219c:	b	21ac <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x520>
    21a0:	nop
    21a4:	b	21ac <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x520>
    21a8:	nop
    21ac:	mov	w20, #0x1                   	// #1
    21b0:	add	x0, sp, #0x60
    21b4:	bl	0 <_ZL18__gthread_active_pv>
    21b8:	cmp	w20, #0x1
    21bc:	b.eq	21c8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x53c>  // b.none
    21c0:	mov	w20, #0x0                   	// #0
    21c4:	b	21cc <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x540>
    21c8:	mov	w20, #0x2                   	// #2
    21cc:	add	x0, sp, #0x78
    21d0:	bl	0 <_ZL18__gthread_active_pv>
    21d4:	cmp	w20, #0x0
    21d8:	b.eq	21e4 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x558>  // b.none
    21dc:	cmp	w20, #0x2
    21e0:	b	1d30 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0xa4>
    21e4:	add	x0, sp, #0x90
    21e8:	bl	0 <_ZL18__gthread_active_pv>
    21ec:	add	x0, sp, #0x2a0
    21f0:	bl	0 <_ZL18__gthread_active_pv>
    21f4:	mov	x0, x19
    21f8:	ldp	x19, x20, [sp, #16]
    21fc:	ldp	x29, x30, [sp]
    2200:	add	sp, sp, #0x320
    2204:	ret

Disassembly of section .text._ZnwmPv:

0000000000000000 <_ZnwmPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxxL18__exchange_and_addEPVii:

0000000000000000 <_ZN9__gnu_cxxL18__exchange_and_addEPVii>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w1, [sp, #4]
  10:	ldr	x0, [sp, #8]
  14:	ldaxr	w2, [x0]
  18:	add	w3, w2, w1
  1c:	stlxr	w4, w3, [x0]
  20:	cbnz	w4, 14 <_ZN9__gnu_cxxL18__exchange_and_addEPVii+0x14>
  24:	mov	w0, w2
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxxL12__atomic_addEPVii:

0000000000000000 <_ZN9__gnu_cxxL12__atomic_addEPVii>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	w1, [sp, #4]
  10:	ldr	x0, [sp, #8]
  14:	ldaxr	w2, [x0]
  18:	add	w2, w2, w1
  1c:	stlxr	w3, w2, [x0]
  20:	cbnz	w3, 14 <_ZN9__gnu_cxxL12__atomic_addEPVii+0x14>
  24:	nop
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxxL25__exchange_and_add_singleEPii:

0000000000000000 <_ZN9__gnu_cxxL25__exchange_and_add_singleEPii>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w0, [x0]
  14:	str	w0, [sp, #28]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	w1, [x0]
  20:	ldr	w0, [sp, #4]
  24:	add	w1, w1, w0
  28:	ldr	x0, [sp, #8]
  2c:	str	w1, [x0]
  30:	ldr	w0, [sp, #28]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN9__gnu_cxxL19__atomic_add_singleEPii:

0000000000000000 <_ZN9__gnu_cxxL19__atomic_add_singleEPii>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [x0]
  14:	ldr	w0, [sp, #4]
  18:	add	w1, w1, w0
  1c:	ldr	x0, [sp, #8]
  20:	str	w1, [x0]
  24:	nop
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii:

0000000000000000 <_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	bl	0 <_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii>
  14:	cmp	w0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	38 <_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii+0x38>  // b.none
  28:	ldr	w1, [sp, #20]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii>
  34:	b	48 <_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii+0x48>
  38:	ldr	w1, [sp, #20]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN9__gnu_cxxL21__atomic_add_dispatchEPii:

0000000000000000 <_ZN9__gnu_cxxL21__atomic_add_dispatchEPii>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	bl	0 <_ZN9__gnu_cxxL21__atomic_add_dispatchEPii>
  14:	cmp	w0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	38 <_ZN9__gnu_cxxL21__atomic_add_dispatchEPii+0x38>  // b.none
  28:	ldr	w1, [sp, #20]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN9__gnu_cxxL21__atomic_add_dispatchEPii>
  34:	b	44 <_ZN9__gnu_cxxL21__atomic_add_dispatchEPii+0x44>
  38:	ldr	w1, [sp, #20]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZN9__gnu_cxxL21__atomic_add_dispatchEPii>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm3sys16SwapByteOrder_64Em:

0000000000000000 <_ZN4llvm3sys16SwapByteOrder_64Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	rev	x0, x0
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3sys15getSwappedBytesEm:

0000000000000000 <_ZN4llvm3sys15getSwappedBytesEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm3sys15getSwappedBytesEm>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10error_codeC2EiRKNSt3_V214error_categoryE:

0000000000000000 <_ZNSt10error_codeC1EiRKNSt3_V214error_categoryE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	w1, [sp, #20]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	str	w1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt15make_error_codeSt4errc:

0000000000000000 <_ZSt15make_error_codeSt4errc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	w0, [sp, #28]
   c:	bl	0 <_ZNSt3_V216generic_categoryEv>
  10:	mov	x1, x0
  14:	add	x0, sp, #0x20
  18:	mov	x2, x1
  1c:	ldr	w1, [sp, #28]
  20:	bl	0 <_ZSt15make_error_codeSt4errc>
  24:	ldp	x0, x1, [sp, #32]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	lsr	x0, x0, #1
  10:	ldr	x1, [sp, #8]
  14:	orr	x0, x1, x0
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	lsr	x0, x0, #2
  24:	ldr	x1, [sp, #8]
  28:	orr	x0, x1, x0
  2c:	str	x0, [sp, #8]
  30:	ldr	x0, [sp, #8]
  34:	lsr	x0, x0, #4
  38:	ldr	x1, [sp, #8]
  3c:	orr	x0, x1, x0
  40:	str	x0, [sp, #8]
  44:	ldr	x0, [sp, #8]
  48:	lsr	x0, x0, #8
  4c:	ldr	x1, [sp, #8]
  50:	orr	x0, x1, x0
  54:	str	x0, [sp, #8]
  58:	ldr	x0, [sp, #8]
  5c:	lsr	x0, x0, #16
  60:	ldr	x1, [sp, #8]
  64:	orr	x0, x1, x0
  68:	str	x0, [sp, #8]
  6c:	ldr	x0, [sp, #8]
  70:	lsr	x0, x0, #32
  74:	ldr	x1, [sp, #8]
  78:	orr	x0, x1, x0
  7c:	str	x0, [sp, #8]
  80:	ldr	x0, [sp, #8]
  84:	add	x0, x0, #0x1
  88:	add	sp, sp, #0x10
  8c:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <malloc>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	cmp	x0, #0x0
  20:	b.ne	4c <_ZN4llvm11safe_mallocEm+0x4c>  // b.any
  24:	ldr	x0, [sp, #24]
  28:	cmp	x0, #0x0
  2c:	b.ne	3c <_ZN4llvm11safe_mallocEm+0x3c>  // b.any
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	b	50 <_ZN4llvm11safe_mallocEm+0x50>
  3c:	mov	w1, #0x1                   	// #1
  40:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  44:	add	x0, x0, #0x0
  48:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  4c:	ldr	x0, [sp, #40]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZNSt19_Sp_make_shared_tag5_S_tiEv:

0000000000000000 <_ZNSt19_Sp_make_shared_tag5_S_tiEv>:
   0:	adrp	x0, 0 <_ZNSt19_Sp_make_shared_tag5_S_tiEv>
   4:	ldr	x0, [x0]
   8:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC1EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	wzr, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	mov	w1, w0
  2c:	ldr	x0, [sp, #24]
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase5emptyEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	cmp	w0, #0x0
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.ls	48 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x43                  	// #67
  34:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #16]
  4c:	mov	w1, w0
  50:	ldr	x0, [sp, #24]
  54:	str	w1, [x0, #8]
  58:	nop
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZN4llvm15BitCodeAbbrevOpC2Em:

0000000000000000 <_ZN4llvm15BitCodeAbbrevOpC1Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	ldr	x0, [sp, #8]
  1c:	ldrb	w1, [x0, #8]
  20:	orr	w1, w1, #0x1
  24:	strb	w1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZN4llvm15BitCodeAbbrevOpC2ENS0_8EncodingEm:

0000000000000000 <_ZN4llvm15BitCodeAbbrevOpC1ENS0_8EncodingEm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	w1, [sp, #20]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldrb	w1, [x0, #8]
  24:	and	w1, w1, #0xfffffffe
  28:	strb	w1, [x0, #8]
  2c:	ldr	w0, [sp, #20]
  30:	and	w0, w0, #0x7
  34:	and	w2, w0, #0xff
  38:	ldr	x1, [sp, #24]
  3c:	ldrb	w0, [x1, #8]
  40:	bfi	w0, w2, #1, #3
  44:	strb	w0, [x1, #8]
  48:	nop
  4c:	add	sp, sp, #0x20
  50:	ret

Disassembly of section .text._ZNK4llvm15BitCodeAbbrevOp9isLiteralEv:

0000000000000000 <_ZNK4llvm15BitCodeAbbrevOp9isLiteralEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #8]
  10:	ubfx	x0, x0, #0, #1
  14:	and	w0, w0, #0xff
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm15BitCodeAbbrevOp10isEncodingEv:

0000000000000000 <_ZNK4llvm15BitCodeAbbrevOp10isEncodingEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #8]
  10:	ubfx	x0, x0, #0, #1
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv:

0000000000000000 <_ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv+0x40>  // b.any
  20:	adrp	x0, 0 <_ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x74                  	// #116
  2c:	adrp	x0, 0 <_ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	ldr	x0, [sp, #24]
  44:	ldr	x0, [x0]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm15BitCodeAbbrevOp11getEncodingEv:

0000000000000000 <_ZNK4llvm15BitCodeAbbrevOp11getEncodingEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15BitCodeAbbrevOp11getEncodingEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZNK4llvm15BitCodeAbbrevOp11getEncodingEv+0x40>  // b.any
  20:	adrp	x0, 0 <_ZNK4llvm15BitCodeAbbrevOp11getEncodingEv>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x77                  	// #119
  2c:	adrp	x0, 0 <_ZNK4llvm15BitCodeAbbrevOp11getEncodingEv>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm15BitCodeAbbrevOp11getEncodingEv>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	ldr	x0, [sp, #24]
  44:	ldrb	w0, [x0, #8]
  48:	ubfx	x0, x0, #1, #3
  4c:	and	w0, w0, #0xff
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv:

0000000000000000 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	34 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv+0x34>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.ne	54 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv+0x54>  // b.any
  34:	adrp	x0, 0 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv>
  38:	add	x3, x0, #0x0
  3c:	mov	w2, #0x79                  	// #121
  40:	adrp	x0, 0 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv>
  44:	add	x1, x0, #0x0
  48:	adrp	x0, 0 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv>
  4c:	add	x0, x0, #0x0
  50:	bl	0 <__assert_fail>
  54:	ldr	x0, [sp, #24]
  58:	ldr	x0, [x0]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZNK4llvm15BitCodeAbbrevOp15hasEncodingDataEv:

0000000000000000 <_ZNK4llvm15BitCodeAbbrevOp15hasEncodingDataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm15BitCodeAbbrevOp15hasEncodingDataEv>
  14:	bl	0 <_ZNK4llvm15BitCodeAbbrevOp15hasEncodingDataEv>
  18:	and	w0, w0, #0xff
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE:

0000000000000000 <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	w0, [sp, #28]
   c:	ldr	w0, [sp, #28]
  10:	cmp	w0, #0x2
  14:	b.gt	24 <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE+0x24>
  18:	cmp	w0, #0x0
  1c:	b.gt	34 <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE+0x34>
  20:	b	44 <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE+0x44>
  24:	sub	w0, w0, #0x3
  28:	cmp	w0, #0x2
  2c:	b.hi	44 <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE+0x44>  // b.pmore
  30:	b	3c <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE+0x3c>
  34:	mov	w0, #0x1                   	// #1
  38:	b	54 <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE+0x54>
  3c:	mov	w0, #0x0                   	// #0
  40:	b	54 <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE+0x54>
  44:	mov	w1, #0x1                   	// #1
  48:	adrp	x0, 0 <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE>
  4c:	add	x0, x0, #0x0
  50:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
  54:	ldp	x29, x30, [sp], #32
  58:	ret

Disassembly of section .text._ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej:

0000000000000000 <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	w0, [sp, #28]
   c:	ldr	w0, [sp, #28]
  10:	and	w0, w0, #0xffffffc0
  14:	cmp	w0, #0x0
  18:	b.eq	3c <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej+0x3c>  // b.none
  1c:	adrp	x0, 0 <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x9d                  	// #157
  28:	adrp	x0, 0 <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	adrp	x0, 0 <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej>
  40:	add	x1, x0, #0x0
  44:	ldr	w0, [sp, #28]
  48:	ldrb	w0, [x1, x0]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNK4llvm13BitCodeAbbrev18getNumOperandInfosEv:

0000000000000000 <_ZNK4llvm13BitCodeAbbrev18getNumOperandInfosEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm13BitCodeAbbrev18getNumOperandInfosEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm13BitCodeAbbrev14getOperandInfoEj:

0000000000000000 <_ZNK4llvm13BitCodeAbbrev14getOperandInfoEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZNK4llvm13BitCodeAbbrev14getOperandInfoEj>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm13BitCodeAbbrev3AddERKNS_15BitCodeAbbrevOpE:

0000000000000000 <_ZN4llvm13BitCodeAbbrev3AddERKNS_15BitCodeAbbrevOpE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm13BitCodeAbbrev3AddERKNS_15BitCodeAbbrevOpE>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm9StringRefC1EPKc+0x38>  // b.none
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm9StringRefC1EPKc>
  30:	mov	x1, x0
  34:	b	3c <_ZN4llvm9StringRefC1EPKc+0x3c>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC1EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm7support6endian17system_endiannessEv:

0000000000000000 <_ZN4llvm7support6endian17system_endiannessEv>:
   0:	mov	w0, #0x1                   	// #1
   4:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	34 <_ZNK4llvm5Twine9isNullaryEv+0x34>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZNK4llvm5Twine9isNullaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine9isNullaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine8isBinaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNK4llvm5Twine7isValidEv+0x50>  // b.none
  48:	mov	w0, #0x0                   	// #0
  4c:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  58:	and	w0, w0, #0xff
  5c:	cmp	w0, #0x0
  60:	cset	w0, eq  // eq = none
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  70:	mov	w0, #0x0                   	// #0
  74:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x1
  88:	b.eq	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.none
  8c:	ldr	x0, [sp, #24]
  90:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x1
  9c:	b.ne	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.any
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm5Twine7isValidEv+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm5Twine7isValidEv+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  bc:	ldr	x0, [sp, #24]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x2
  cc:	b.ne	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.any
  d0:	ldr	x0, [sp, #24]
  d4:	ldr	x0, [x0]
  d8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  dc:	and	w0, w0, #0xff
  e0:	eor	w0, w0, #0x1
  e4:	and	w0, w0, #0xff
  e8:	cmp	w0, #0x0
  ec:	b.eq	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.none
  f0:	mov	w0, #0x1                   	// #1
  f4:	b	fc <_ZNK4llvm5Twine7isValidEv+0xfc>
  f8:	mov	w0, #0x0                   	// #0
  fc:	cmp	w0, #0x0
 100:	b.eq	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.none
 104:	mov	w0, #0x0                   	// #0
 108:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 10c:	ldr	x0, [sp, #24]
 110:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 114:	and	w0, w0, #0xff
 118:	cmp	w0, #0x2
 11c:	b.ne	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.any
 120:	ldr	x0, [sp, #24]
 124:	ldr	x0, [x0, #8]
 128:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 12c:	and	w0, w0, #0xff
 130:	eor	w0, w0, #0x1
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.none
 140:	mov	w0, #0x1                   	// #1
 144:	b	14c <_ZNK4llvm5Twine7isValidEv+0x14c>
 148:	mov	w0, #0x0                   	// #0
 14c:	cmp	w0, #0x0
 150:	b.eq	15c <_ZNK4llvm5Twine7isValidEv+0x15c>  // b.none
 154:	mov	w0, #0x0                   	// #0
 158:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 15c:	mov	w0, #0x1                   	// #1
 160:	ldp	x29, x30, [sp], #32
 164:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x4                   	// #4
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x11b                 	// #283
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamC2Eb:

0000000000000000 <_ZN4llvm11raw_ostreamC1Eb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strb	w1, [sp, #7]
   c:	adrp	x0, 0 <_ZTVN4llvm11raw_ostreamE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #8]
  1c:	str	x1, [x0]
  20:	ldrb	w0, [sp, #7]
  24:	cmp	w0, #0x0
  28:	b.eq	34 <_ZN4llvm11raw_ostreamC1Eb+0x34>  // b.none
  2c:	mov	w0, #0x0                   	// #0
  30:	b	38 <_ZN4llvm11raw_ostreamC1Eb+0x38>
  34:	mov	w0, #0x1                   	// #1
  38:	ldr	x1, [sp, #8]
  3c:	str	w0, [x1, #32]
  40:	ldr	x0, [sp, #8]
  44:	str	xzr, [x0, #24]
  48:	ldr	x0, [sp, #8]
  4c:	ldr	x1, [x0, #24]
  50:	ldr	x0, [sp, #8]
  54:	str	x1, [x0, #16]
  58:	ldr	x0, [sp, #8]
  5c:	ldr	x1, [x0, #16]
  60:	ldr	x0, [sp, #8]
  64:	str	x1, [x0, #8]
  68:	nop
  6c:	add	sp, sp, #0x10
  70:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #24]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #8]
  1c:	cmp	x1, x0
  20:	b.eq	2c <_ZN4llvm11raw_ostream5flushEv+0x2c>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  1c:	str	x0, [sp, #72]
  20:	ldr	x0, [sp, #56]
  24:	ldr	x1, [x0, #16]
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x0, [x0, #24]
  30:	sub	x0, x1, x0
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #72]
  3c:	cmp	x0, x1
  40:	b.ls	60 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x60>  // b.plast
  44:	add	x0, sp, #0x28
  48:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  4c:	ldr	x2, [sp, #72]
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #56]
  58:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  5c:	b	a8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa8>
  60:	ldr	x0, [sp, #72]
  64:	cmp	x0, #0x0
  68:	b.eq	a4 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa4>  // b.none
  6c:	ldr	x0, [sp, #56]
  70:	ldr	x19, [x0, #24]
  74:	add	x0, sp, #0x28
  78:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  7c:	ldr	x2, [sp, #72]
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <memcpy>
  8c:	ldr	x0, [sp, #56]
  90:	ldr	x1, [x0, #24]
  94:	ldr	x0, [sp, #72]
  98:	add	x1, x1, x0
  9c:	ldr	x0, [sp, #56]
  a0:	str	x1, [x0, #24]
  a4:	ldr	x0, [sp, #56]
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #80
  b0:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	add	x0, sp, #0x20
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  1c:	ldp	x1, x2, [sp, #32]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostreamC2ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	w1, #0x0                   	// #0
  18:	bl	0 <_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  1c:	adrp	x0, 0 <_ZTVN4llvm18raw_string_ostreamE>
  20:	ldr	x0, [x0]
  24:	add	x1, x0, #0x10
  28:	ldr	x0, [sp, #24]
  2c:	str	x1, [x0]
  30:	ldr	x0, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x1, [x0, #40]
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostream3strB5cxx11Ev:

0000000000000000 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #40]
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm18format_object_baseC2EPKc:

0000000000000000 <_ZN4llvm18format_object_baseC1EPKc>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	adrp	x0, 0 <_ZTVN4llvm18format_object_baseE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #8]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #8]
  24:	ldr	x1, [sp]
  28:	str	x1, [x0, #8]
  2c:	nop
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZN4llvm5ErrorC2Ev:

0000000000000000 <_ZN4llvm5ErrorC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	str	xzr, [x0]
  14:	mov	x1, #0x0                   	// #0
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZN4llvm5ErrorC1Ev>
  20:	mov	w1, #0x0                   	// #0
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZN4llvm5ErrorC1Ev>
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm5ErrorC2EOS0_:

0000000000000000 <_ZN4llvm5ErrorC1EOS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	mov	w1, #0x1                   	// #1
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm5ErrorC1EOS0_>
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZN4llvm5ErrorC1EOS0_>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZN4llvm5ErrorC1EOS0_>
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm5ErrorC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE:

0000000000000000 <_ZN4llvm5ErrorC1ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZN4llvm5ErrorC1ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZN4llvm5ErrorC1ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE>
  2c:	mov	w1, #0x0                   	// #0
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZN4llvm5ErrorC1ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE>
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm5ErroraSEOS0_:

0000000000000000 <_ZN4llvm5ErroraSEOS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  2c:	mov	w1, #0x0                   	// #0
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #16]
  40:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  44:	mov	w1, #0x1                   	// #1
  48:	ldr	x0, [sp, #16]
  4c:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  50:	ldr	x0, [sp, #24]
  54:	ldp	x29, x30, [sp], #32
  58:	ret

Disassembly of section .text._ZN4llvm5ErrorD2Ev:

0000000000000000 <_ZN4llvm5ErrorD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm5ErrorD1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm5ErrorD1Ev>
  1c:	cmp	x0, #0x0
  20:	b.eq	34 <_ZN4llvm5ErrorD1Ev+0x34>  // b.none
  24:	ldr	x1, [x0]
  28:	add	x1, x1, #0x8
  2c:	ldr	x1, [x1]
  30:	blr	x1
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm5ErrorcvbEv:

0000000000000000 <_ZN4llvm5ErrorcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm5ErrorcvbEv>
  14:	cmp	x0, #0x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	mov	w1, w0
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZN4llvm5ErrorcvbEv>
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN4llvm5ErrorcvbEv>
  34:	cmp	x0, #0x0
  38:	cset	w0, ne  // ne = any
  3c:	and	w0, w0, #0xff
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm5Error15assertIsCheckedEv:

0000000000000000 <_ZN4llvm5Error15assertIsCheckedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm5Error15assertIsCheckedEv>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	and	x0, x0, #0xff
  24:	cmp	x0, #0x0
  28:	b.ne	4c <_ZN4llvm5Error15assertIsCheckedEv+0x4c>  // b.any
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN4llvm5Error15assertIsCheckedEv>
  34:	cmp	x0, #0x0
  38:	cset	w0, ne  // ne = any
  3c:	and	w0, w0, #0xff
  40:	and	x0, x0, #0xff
  44:	cmp	x0, #0x0
  48:	b.eq	54 <_ZN4llvm5Error15assertIsCheckedEv+0x54>  // b.none
  4c:	mov	w0, #0x1                   	// #1
  50:	b	58 <_ZN4llvm5Error15assertIsCheckedEv+0x58>
  54:	mov	w0, #0x0                   	// #0
  58:	and	x0, x0, #0xff
  5c:	cmp	x0, #0x0
  60:	cset	w0, ne  // ne = any
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	78 <_ZN4llvm5Error15assertIsCheckedEv+0x78>  // b.none
  70:	ldr	x0, [sp, #24]
  74:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
  78:	nop
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZNK4llvm5Error6getPtrEv:

0000000000000000 <_ZNK4llvm5Error6getPtrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	and	x0, x0, #0xfffffffffffffffe
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm5Error6setPtrEPNS_13ErrorInfoBaseE:

0000000000000000 <_ZN4llvm5Error6setPtrEPNS_13ErrorInfoBaseE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	and	x1, x0, #0xfffffffffffffffe
  14:	ldr	x0, [sp, #8]
  18:	ldr	x0, [x0]
  1c:	and	x0, x0, #0x1
  20:	orr	x0, x1, x0
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #8]
  2c:	str	x1, [x0]
  30:	nop
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZNK4llvm5Error10getCheckedEv:

0000000000000000 <_ZNK4llvm5Error10getCheckedEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	and	x0, x0, #0x1
  14:	cmp	x0, #0x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm5Error10setCheckedEb:

0000000000000000 <_ZN4llvm5Error10setCheckedEb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strb	w1, [sp, #7]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x0, [x0]
  14:	and	x1, x0, #0xfffffffffffffffe
  18:	ldrb	w0, [sp, #7]
  1c:	cmp	w0, #0x0
  20:	b.eq	2c <_ZN4llvm5Error10setCheckedEb+0x2c>  // b.none
  24:	mov	x0, #0x0                   	// #0
  28:	b	30 <_ZN4llvm5Error10setCheckedEb+0x30>
  2c:	mov	x0, #0x1                   	// #1
  30:	orr	x0, x0, x1
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #8]
  3c:	str	x1, [x0]
  40:	nop
  44:	add	sp, sp, #0x10
  48:	ret

Disassembly of section .text._ZN4llvm5Error11takePayloadEv:

0000000000000000 <_ZN4llvm5Error11takePayloadEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm5Error11takePayloadEv>
  1c:	mov	x1, x0
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm5Error11takePayloadEv>
  28:	mov	x1, #0x0                   	// #0
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZN4llvm5Error11takePayloadEv>
  34:	mov	w1, #0x1                   	// #1
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZN4llvm5Error11takePayloadEv>
  40:	nop
  44:	mov	x0, x19
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm12ErrorSuccessC2Ev:

0000000000000000 <_ZN4llvm12ErrorSuccessC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12ErrorSuccessC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm12ErrorSuccessD2Ev:

0000000000000000 <_ZN4llvm12ErrorSuccessD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12ErrorSuccessD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm5Error7successEv:

0000000000000000 <_ZN4llvm5Error7successEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	xzr, [x19]
  14:	mov	x0, x19
  18:	bl	0 <_ZN4llvm5Error7successEv>
  1c:	mov	x0, x19
  20:	ldr	x19, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj:

0000000000000000 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj>
  18:	and	w0, w0, #0xff
  1c:	eor	w0, w0, #0x1
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.eq	4c <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0x4c>  // b.none
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj>
  34:	ldr	w0, [x0]
  38:	ldr	w1, [sp, #20]
  3c:	cmp	w1, w0
  40:	b.ne	4c <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0x4c>  // b.any
  44:	mov	w0, #0x1                   	// #1
  48:	b	50 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0x50>
  4c:	mov	w0, #0x0                   	// #0
  50:	cmp	w0, #0x0
  54:	b.eq	64 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0x64>  // b.none
  58:	ldr	x0, [sp, #24]
  5c:	bl	0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj>
  60:	b	d0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0xd0>
  64:	str	wzr, [sp, #44]
  68:	ldr	x0, [sp, #24]
  6c:	bl	0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj>
  70:	str	w0, [sp, #40]
  74:	ldr	w1, [sp, #44]
  78:	ldr	w0, [sp, #40]
  7c:	cmp	w1, w0
  80:	b.eq	cc <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0xcc>  // b.none
  84:	ldr	x0, [sp, #24]
  88:	ldr	w1, [sp, #44]
  8c:	bl	0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj>
  90:	ldr	w0, [x0]
  94:	ldr	w1, [sp, #20]
  98:	cmp	w1, w0
  9c:	cset	w0, eq  // eq = none
  a0:	and	w0, w0, #0xff
  a4:	cmp	w0, #0x0
  a8:	b.eq	bc <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0xbc>  // b.none
  ac:	ldr	x0, [sp, #24]
  b0:	ldr	w1, [sp, #44]
  b4:	bl	0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj>
  b8:	b	d0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0xd0>
  bc:	ldr	w0, [sp, #44]
  c0:	add	w0, w0, #0x1
  c4:	str	w0, [sp, #44]
  c8:	b	74 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0x74>
  cc:	mov	x0, #0x0                   	// #0
  d0:	ldp	x29, x30, [sp], #48
  d4:	ret

Disassembly of section .text._ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj:

0000000000000000 <_ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj>
  1c:	str	x0, [sp, #40]
  20:	ldr	x0, [sp, #40]
  24:	cmp	x0, #0x0
  28:	b.eq	34 <_ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj+0x34>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	b	58 <_ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj+0x58>
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj>
  44:	mov	x1, x0
  48:	ldr	w0, [sp, #20]
  4c:	str	w0, [x1]
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj>
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNK4llvm21SimpleBitstreamCursor12canSkipToPosEm:

0000000000000000 <_ZNK4llvm21SimpleBitstreamCursor12canSkipToPosEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm21SimpleBitstreamCursor12canSkipToPosEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	cset	w0, ls  // ls = plast
  28:	and	w0, w0, #0xff
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor13AtEndOfStreamEv:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor13AtEndOfStreamEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	w0, [x0, #32]
  14:	cmp	w0, #0x0
  18:	b.ne	40 <_ZN4llvm21SimpleBitstreamCursor13AtEndOfStreamEv+0x40>  // b.any
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm21SimpleBitstreamCursor13AtEndOfStreamEv>
  24:	mov	x1, x0
  28:	ldr	x0, [sp, #24]
  2c:	ldr	x0, [x0, #16]
  30:	cmp	x1, x0
  34:	b.hi	40 <_ZN4llvm21SimpleBitstreamCursor13AtEndOfStreamEv+0x40>  // b.pmore
  38:	mov	w0, #0x1                   	// #1
  3c:	b	44 <_ZN4llvm21SimpleBitstreamCursor13AtEndOfStreamEv+0x44>
  40:	mov	w0, #0x0                   	// #0
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZNK4llvm21SimpleBitstreamCursor15GetCurrentBitNoEv:

0000000000000000 <_ZNK4llvm21SimpleBitstreamCursor15GetCurrentBitNoEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #16]
  10:	lsl	x1, x0, #3
  14:	ldr	x0, [sp, #8]
  18:	ldr	w0, [x0, #32]
  1c:	mov	w0, w0
  20:	sub	x0, x1, x0
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor9JumpToBitEm:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #32]
  1c:	lsr	x0, x0, #3
  20:	and	x0, x0, #0xfffffffffffffff8
  24:	str	x0, [sp, #88]
  28:	ldr	x0, [sp, #32]
  2c:	and	w0, w0, #0x3f
  30:	str	w0, [sp, #84]
  34:	ldr	x1, [sp, #88]
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.ne	6c <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0x6c>  // b.any
  4c:	adrp	x0, 0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  50:	add	x3, x0, #0x0
  54:	mov	w2, #0x85                  	// #133
  58:	adrp	x0, 0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  5c:	add	x1, x0, #0x0
  60:	adrp	x0, 0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  64:	add	x0, x0, #0x0
  68:	bl	0 <__assert_fail>
  6c:	nop
  70:	ldr	x0, [sp, #40]
  74:	ldr	x1, [sp, #88]
  78:	str	x1, [x0, #16]
  7c:	ldr	x0, [sp, #40]
  80:	str	wzr, [x0, #32]
  84:	ldr	w0, [sp, #84]
  88:	cmp	w0, #0x0
  8c:	b.eq	f8 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0xf8>  // b.none
  90:	add	x0, sp, #0x30
  94:	mov	x8, x0
  98:	ldr	w1, [sp, #84]
  9c:	ldr	x0, [sp, #40]
  a0:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  a4:	add	x0, sp, #0x30
  a8:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  ac:	and	w0, w0, #0xff
  b0:	cmp	w0, #0x0
  b4:	b.eq	e0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0xe0>  // b.none
  b8:	add	x0, sp, #0x40
  bc:	mov	x8, x0
  c0:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  c4:	add	x0, sp, #0x40
  c8:	mov	x1, x0
  cc:	mov	x0, x19
  d0:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  d4:	add	x0, sp, #0x40
  d8:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  dc:	b	ec <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0xec>
  e0:	add	x0, sp, #0x30
  e4:	mov	x8, x19
  e8:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  ec:	add	x0, sp, #0x30
  f0:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  f4:	b	11c <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0x11c>
  f8:	add	x0, sp, #0x48
  fc:	mov	x8, x0
 100:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
 104:	add	x0, sp, #0x48
 108:	mov	x1, x0
 10c:	mov	x0, x19
 110:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
 114:	add	x0, sp, #0x48
 118:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
 11c:	mov	x0, x19
 120:	ldr	x19, [sp, #16]
 124:	ldp	x29, x30, [sp], #96
 128:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor16getPointerToByteEmm:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor16getPointerToByteEmm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm21SimpleBitstreamCursor16getPointerToByteEmm>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	add	x0, x1, x0
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	and	x0, x0, #0x7
  1c:	cmp	x0, #0x0
  20:	b.eq	44 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm+0x44>  // b.none
  24:	adrp	x0, 0 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x9f                  	// #159
  30:	adrp	x0, 0 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #32]
  48:	lsr	x0, x0, #3
  4c:	ldr	x2, [sp, #24]
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #40]
  58:	bl	0 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm>
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor11fillCurWordEv:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x20, [x0, #16]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  24:	cmp	x20, x0
  28:	cset	w0, cs  // cs = hs, nlast
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv+0x70>  // b.none
  38:	ldr	x0, [sp, #40]
  3c:	add	x20, x0, #0x10
  40:	ldr	x0, [sp, #40]
  44:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  48:	str	x0, [sp, #48]
  4c:	add	x0, sp, #0x30
  50:	mov	x8, x19
  54:	mov	x3, x0
  58:	mov	x2, x20
  5c:	adrp	x0, 0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  60:	add	x1, x0, #0x0
  64:	mov	w0, #0x5                   	// #5
  68:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  6c:	b	1a0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv+0x1a0>
  70:	ldr	x0, [sp, #40]
  74:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  78:	mov	x1, x0
  7c:	ldr	x0, [sp, #40]
  80:	ldr	x0, [x0, #16]
  84:	add	x0, x1, x0
  88:	str	x0, [sp, #64]
  8c:	ldr	x0, [sp, #40]
  90:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  94:	mov	x1, x0
  98:	ldr	x0, [sp, #40]
  9c:	ldr	x0, [x0, #16]
  a0:	add	x0, x0, #0x8
  a4:	cmp	x1, x0
  a8:	cset	w0, cs  // cs = hs, nlast
  ac:	and	w0, w0, #0xff
  b0:	cmp	w0, #0x0
  b4:	b.eq	d8 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv+0xd8>  // b.none
  b8:	mov	w0, #0x8                   	// #8
  bc:	str	w0, [sp, #76]
  c0:	ldr	x0, [sp, #64]
  c4:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  c8:	mov	x1, x0
  cc:	ldr	x0, [sp, #40]
  d0:	str	x1, [x0, #24]
  d4:	b	154 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv+0x154>
  d8:	ldr	x0, [sp, #40]
  dc:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  e0:	mov	w1, w0
  e4:	ldr	x0, [sp, #40]
  e8:	ldr	x0, [x0, #16]
  ec:	sub	w0, w1, w0
  f0:	str	w0, [sp, #76]
  f4:	ldr	x0, [sp, #40]
  f8:	str	xzr, [x0, #24]
  fc:	str	wzr, [sp, #72]
 100:	ldr	w1, [sp, #72]
 104:	ldr	w0, [sp, #76]
 108:	cmp	w1, w0
 10c:	b.eq	154 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv+0x154>  // b.none
 110:	ldr	x0, [sp, #40]
 114:	ldr	x1, [x0, #24]
 118:	ldr	w0, [sp, #72]
 11c:	ldr	x2, [sp, #64]
 120:	add	x0, x2, x0
 124:	ldrb	w0, [x0]
 128:	and	x2, x0, #0xff
 12c:	ldr	w0, [sp, #72]
 130:	lsl	w0, w0, #3
 134:	lsl	x0, x2, x0
 138:	orr	x1, x1, x0
 13c:	ldr	x0, [sp, #40]
 140:	str	x1, [x0, #24]
 144:	ldr	w0, [sp, #72]
 148:	add	w0, w0, #0x1
 14c:	str	w0, [sp, #72]
 150:	b	100 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv+0x100>
 154:	ldr	x0, [sp, #40]
 158:	ldr	x1, [x0, #16]
 15c:	ldr	w0, [sp, #76]
 160:	add	x1, x1, x0
 164:	ldr	x0, [sp, #40]
 168:	str	x1, [x0, #16]
 16c:	ldr	w0, [sp, #76]
 170:	lsl	w1, w0, #3
 174:	ldr	x0, [sp, #40]
 178:	str	w1, [x0, #32]
 17c:	add	x0, sp, #0x38
 180:	mov	x8, x0
 184:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
 188:	add	x0, sp, #0x38
 18c:	mov	x1, x0
 190:	mov	x0, x19
 194:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
 198:	add	x0, sp, #0x38
 19c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
 1a0:	mov	x0, x19
 1a4:	ldp	x19, x20, [sp, #16]
 1a8:	ldp	x29, x30, [sp], #80
 1ac:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor4ReadEj:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	w1, [sp, #36]
  18:	ldr	w0, [sp, #36]
  1c:	cmp	w0, #0x0
  20:	b.eq	30 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x30>  // b.none
  24:	ldr	w0, [sp, #36]
  28:	cmp	w0, #0x40
  2c:	b.ls	50 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x50>  // b.plast
  30:	adrp	x0, 0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
  34:	add	x3, x0, #0x0
  38:	mov	w2, #0xc0                  	// #192
  3c:	adrp	x0, 0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
  40:	add	x1, x0, #0x0
  44:	adrp	x0, 0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x0, [sp, #40]
  54:	ldr	w0, [x0, #32]
  58:	ldr	w1, [sp, #36]
  5c:	cmp	w1, w0
  60:	b.hi	d4 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0xd4>  // b.pmore
  64:	ldr	x0, [sp, #40]
  68:	ldr	x1, [x0, #24]
  6c:	mov	w2, #0x40                  	// #64
  70:	ldr	w0, [sp, #36]
  74:	sub	w0, w2, w0
  78:	mov	x2, #0xffffffffffffffff    	// #-1
  7c:	lsr	x0, x2, x0
  80:	and	x0, x1, x0
  84:	str	x0, [sp, #64]
  88:	ldr	x0, [sp, #40]
  8c:	ldr	x1, [x0, #24]
  90:	ldr	w0, [sp, #36]
  94:	and	w0, w0, #0x3f
  98:	lsr	x1, x1, x0
  9c:	ldr	x0, [sp, #40]
  a0:	str	x1, [x0, #24]
  a4:	ldr	x0, [sp, #40]
  a8:	ldr	w1, [x0, #32]
  ac:	ldr	w0, [sp, #36]
  b0:	sub	w1, w1, w0
  b4:	ldr	x0, [sp, #40]
  b8:	str	w1, [x0, #32]
  bc:	add	x0, sp, #0x40
  c0:	mov	x2, #0x0                   	// #0
  c4:	mov	x1, x0
  c8:	mov	x0, x19
  cc:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
  d0:	b	260 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x260>
  d4:	ldr	x0, [sp, #40]
  d8:	ldr	w0, [x0, #32]
  dc:	cmp	w0, #0x0
  e0:	b.eq	f0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0xf0>  // b.none
  e4:	ldr	x0, [sp, #40]
  e8:	ldr	x0, [x0, #24]
  ec:	b	f4 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0xf4>
  f0:	mov	x0, #0x0                   	// #0
  f4:	str	x0, [sp, #80]
  f8:	ldr	x0, [sp, #40]
  fc:	ldr	w0, [x0, #32]
 100:	ldr	w1, [sp, #36]
 104:	sub	w0, w1, w0
 108:	str	w0, [sp, #76]
 10c:	add	x0, sp, #0x38
 110:	mov	x8, x0
 114:	ldr	x0, [sp, #40]
 118:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 11c:	add	x0, sp, #0x38
 120:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 124:	and	w0, w0, #0xff
 128:	cmp	w0, #0x0
 12c:	b.eq	164 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x164>  // b.none
 130:	add	x0, sp, #0x38
 134:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 138:	mov	x1, x0
 13c:	add	x0, sp, #0x58
 140:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 144:	add	x0, sp, #0x58
 148:	mov	x1, x0
 14c:	mov	x0, x19
 150:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 154:	add	x0, sp, #0x58
 158:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 15c:	mov	w20, #0x0                   	// #0
 160:	b	168 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x168>
 164:	mov	w20, #0x1                   	// #1
 168:	add	x0, sp, #0x38
 16c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 170:	cmp	w20, #0x1
 174:	b.ne	260 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x260>  // b.any
 178:	ldr	x0, [sp, #40]
 17c:	ldr	w1, [x0, #32]
 180:	ldr	w0, [sp, #76]
 184:	cmp	w1, w0
 188:	b.cs	1d4 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x1d4>  // b.hs, b.nlast
 18c:	ldr	x0, [sp, #40]
 190:	add	x0, x0, #0x20
 194:	add	x1, sp, #0x4c
 198:	add	x2, sp, #0x60
 19c:	mov	x8, x2
 1a0:	mov	x3, x1
 1a4:	mov	x2, x0
 1a8:	adrp	x0, 0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 1ac:	add	x1, x0, #0x0
 1b0:	mov	w0, #0x5                   	// #5
 1b4:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 1b8:	add	x0, sp, #0x60
 1bc:	mov	x1, x0
 1c0:	mov	x0, x19
 1c4:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 1c8:	add	x0, sp, #0x60
 1cc:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 1d0:	b	260 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x260>
 1d4:	ldr	x0, [sp, #40]
 1d8:	ldr	x1, [x0, #24]
 1dc:	ldr	w0, [sp, #76]
 1e0:	mov	w2, #0x40                  	// #64
 1e4:	sub	w0, w2, w0
 1e8:	mov	x2, #0xffffffffffffffff    	// #-1
 1ec:	lsr	x0, x2, x0
 1f0:	and	x0, x1, x0
 1f4:	str	x0, [sp, #104]
 1f8:	ldr	x0, [sp, #40]
 1fc:	ldr	x1, [x0, #24]
 200:	ldr	w0, [sp, #76]
 204:	and	w0, w0, #0x3f
 208:	lsr	x1, x1, x0
 20c:	ldr	x0, [sp, #40]
 210:	str	x1, [x0, #24]
 214:	ldr	x0, [sp, #40]
 218:	ldr	w1, [x0, #32]
 21c:	ldr	w0, [sp, #76]
 220:	sub	w1, w1, w0
 224:	ldr	x0, [sp, #40]
 228:	str	w1, [x0, #32]
 22c:	ldr	w0, [sp, #76]
 230:	ldr	w1, [sp, #36]
 234:	sub	w0, w1, w0
 238:	ldr	x1, [sp, #104]
 23c:	lsl	x1, x1, x0
 240:	ldr	x0, [sp, #80]
 244:	orr	x0, x1, x0
 248:	str	x0, [sp, #80]
 24c:	add	x0, sp, #0x50
 250:	mov	x2, #0x0                   	// #0
 254:	mov	x1, x0
 258:	mov	x0, x19
 25c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 260:	mov	x0, x19
 264:	ldp	x19, x20, [sp, #16]
 268:	ldp	x29, x30, [sp], #112
 26c:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor7ReadVBREj:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	w1, [sp, #36]
  18:	add	x0, sp, #0x48
  1c:	mov	x8, x0
  20:	ldr	w1, [sp, #36]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
  2c:	add	x1, sp, #0x48
  30:	add	x0, sp, #0x38
  34:	mov	x2, #0x0                   	// #0
  38:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
  3c:	add	x0, sp, #0x48
  40:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
  4c:	and	w0, w0, #0xff
  50:	eor	w0, w0, #0x1
  54:	and	w0, w0, #0xff
  58:	cmp	w0, #0x0
  5c:	b.eq	74 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0x74>  // b.none
  60:	add	x0, sp, #0x38
  64:	mov	x1, x0
  68:	mov	x0, x19
  6c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
  70:	b	1bc <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0x1bc>
  74:	add	x0, sp, #0x38
  78:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
  7c:	ldr	w0, [x0]
  80:	str	w0, [sp, #52]
  84:	ldr	w1, [sp, #52]
  88:	ldr	w0, [sp, #36]
  8c:	sub	w0, w0, #0x1
  90:	lsr	w0, w1, w0
  94:	and	w0, w0, #0x1
  98:	cmp	w0, #0x0
  9c:	b.ne	b8 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0xb8>  // b.any
  a0:	add	x0, sp, #0x34
  a4:	mov	x2, #0x0                   	// #0
  a8:	mov	x1, x0
  ac:	mov	x0, x19
  b0:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
  b4:	b	1bc <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0x1bc>
  b8:	str	wzr, [sp, #48]
  bc:	str	wzr, [sp, #124]
  c0:	ldr	w0, [sp, #36]
  c4:	sub	w0, w0, #0x1
  c8:	mov	w1, #0xffffffff            	// #-1
  cc:	lsl	w0, w1, w0
  d0:	mvn	w1, w0
  d4:	ldr	w0, [sp, #52]
  d8:	and	w1, w1, w0
  dc:	ldr	w0, [sp, #124]
  e0:	lsl	w1, w1, w0
  e4:	ldr	w0, [sp, #48]
  e8:	orr	w0, w1, w0
  ec:	str	w0, [sp, #48]
  f0:	ldr	w1, [sp, #52]
  f4:	ldr	w0, [sp, #36]
  f8:	sub	w0, w0, #0x1
  fc:	lsr	w0, w1, w0
 100:	and	w0, w0, #0x1
 104:	cmp	w0, #0x0
 108:	b.ne	124 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0x124>  // b.any
 10c:	add	x0, sp, #0x30
 110:	mov	x2, #0x0                   	// #0
 114:	mov	x1, x0
 118:	mov	x0, x19
 11c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 120:	b	1bc <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0x1bc>
 124:	ldr	w1, [sp, #36]
 128:	ldr	w0, [sp, #124]
 12c:	add	w0, w1, w0
 130:	sub	w0, w0, #0x1
 134:	str	w0, [sp, #124]
 138:	add	x0, sp, #0x68
 13c:	mov	x8, x0
 140:	ldr	w1, [sp, #36]
 144:	ldr	x0, [sp, #40]
 148:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 14c:	add	x1, sp, #0x68
 150:	add	x0, sp, #0x58
 154:	mov	x2, #0x0                   	// #0
 158:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 15c:	add	x1, sp, #0x58
 160:	add	x0, sp, #0x38
 164:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 168:	add	x0, sp, #0x58
 16c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 170:	add	x0, sp, #0x68
 174:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 178:	add	x0, sp, #0x38
 17c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 180:	and	w0, w0, #0xff
 184:	eor	w0, w0, #0x1
 188:	and	w0, w0, #0xff
 18c:	cmp	w0, #0x0
 190:	b.eq	1a8 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0x1a8>  // b.none
 194:	add	x0, sp, #0x38
 198:	mov	x1, x0
 19c:	mov	x0, x19
 1a0:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 1a4:	b	1bc <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0x1bc>
 1a8:	add	x0, sp, #0x38
 1ac:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 1b0:	ldr	w0, [x0]
 1b4:	str	w0, [sp, #52]
 1b8:	b	c0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0xc0>
 1bc:	add	x0, sp, #0x38
 1c0:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 1c4:	mov	x0, x19
 1c8:	ldr	x19, [sp, #16]
 1cc:	ldp	x29, x30, [sp], #128
 1d0:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	w1, [sp, #36]
  18:	add	x0, sp, #0x40
  1c:	mov	x8, x0
  20:	ldr	w1, [sp, #36]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
  2c:	add	x0, sp, #0x40
  30:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
  34:	and	w0, w0, #0xff
  38:	eor	w0, w0, #0x1
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	5c <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0x5c>  // b.none
  48:	add	x0, sp, #0x40
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
  58:	b	198 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0x198>
  5c:	add	x0, sp, #0x40
  60:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
  64:	ldr	x0, [x0]
  68:	str	w0, [sp, #108]
  6c:	ldr	w0, [sp, #36]
  70:	sub	w0, w0, #0x1
  74:	ldr	w1, [sp, #108]
  78:	lsr	w0, w1, w0
  7c:	and	w0, w0, #0x1
  80:	cmp	w0, #0x0
  84:	b.ne	a8 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0xa8>  // b.any
  88:	ldr	w0, [sp, #108]
  8c:	str	x0, [sp, #80]
  90:	add	x0, sp, #0x50
  94:	mov	x2, #0x0                   	// #0
  98:	mov	x1, x0
  9c:	mov	x0, x19
  a0:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
  a4:	b	198 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0x198>
  a8:	str	xzr, [sp, #56]
  ac:	str	wzr, [sp, #104]
  b0:	ldr	w0, [sp, #36]
  b4:	sub	w0, w0, #0x1
  b8:	mov	w1, #0xffffffff            	// #-1
  bc:	lsl	w0, w1, w0
  c0:	mvn	w1, w0
  c4:	ldr	w0, [sp, #108]
  c8:	and	w0, w1, w0
  cc:	mov	w1, w0
  d0:	ldr	w0, [sp, #104]
  d4:	lsl	x1, x1, x0
  d8:	ldr	x0, [sp, #56]
  dc:	orr	x0, x1, x0
  e0:	str	x0, [sp, #56]
  e4:	ldr	w0, [sp, #36]
  e8:	sub	w0, w0, #0x1
  ec:	ldr	w1, [sp, #108]
  f0:	lsr	w0, w1, w0
  f4:	and	w0, w0, #0x1
  f8:	cmp	w0, #0x0
  fc:	b.ne	118 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0x118>  // b.any
 100:	add	x0, sp, #0x38
 104:	mov	x2, #0x0                   	// #0
 108:	mov	x1, x0
 10c:	mov	x0, x19
 110:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 114:	b	198 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0x198>
 118:	ldr	w1, [sp, #36]
 11c:	ldr	w0, [sp, #104]
 120:	add	w0, w1, w0
 124:	sub	w0, w0, #0x1
 128:	str	w0, [sp, #104]
 12c:	add	x0, sp, #0x58
 130:	mov	x8, x0
 134:	ldr	w1, [sp, #36]
 138:	ldr	x0, [sp, #40]
 13c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 140:	add	x1, sp, #0x58
 144:	add	x0, sp, #0x40
 148:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 14c:	add	x0, sp, #0x58
 150:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 154:	add	x0, sp, #0x40
 158:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 15c:	and	w0, w0, #0xff
 160:	eor	w0, w0, #0x1
 164:	and	w0, w0, #0xff
 168:	cmp	w0, #0x0
 16c:	b.eq	184 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0x184>  // b.none
 170:	add	x0, sp, #0x40
 174:	mov	x1, x0
 178:	mov	x0, x19
 17c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 180:	b	198 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0x198>
 184:	add	x0, sp, #0x40
 188:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 18c:	ldr	x0, [x0]
 190:	str	w0, [sp, #108]
 194:	b	b0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0xb0>
 198:	add	x0, sp, #0x40
 19c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 1a0:	mov	x0, x19
 1a4:	ldr	x19, [sp, #16]
 1a8:	ldp	x29, x30, [sp], #112
 1ac:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor22SkipToFourByteBoundaryEv:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor22SkipToFourByteBoundaryEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #32]
  10:	cmp	w0, #0x1f
  14:	b.ls	48 <_ZN4llvm21SimpleBitstreamCursor22SkipToFourByteBoundaryEv+0x48>  // b.plast
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [x0, #24]
  20:	ldr	x0, [sp, #8]
  24:	ldr	w0, [x0, #32]
  28:	sub	w0, w0, #0x20
  2c:	lsr	x1, x1, x0
  30:	ldr	x0, [sp, #8]
  34:	str	x1, [x0, #24]
  38:	ldr	x0, [sp, #8]
  3c:	mov	w1, #0x20                  	// #32
  40:	str	w1, [x0, #32]
  44:	b	50 <_ZN4llvm21SimpleBitstreamCursor22SkipToFourByteBoundaryEv+0x50>
  48:	ldr	x0, [sp, #8]
  4c:	str	wzr, [x0, #32]
  50:	add	sp, sp, #0x10
  54:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor9skipToEndEv:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor9skipToEndEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9skipToEndEv>
  14:	mov	x1, x0
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0, #16]
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm14BitstreamEntry8getErrorEv:

0000000000000000 <_ZN4llvm14BitstreamEntry8getErrorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	wzr, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14BitstreamEntry11getEndBlockEv:

0000000000000000 <_ZN4llvm14BitstreamEntry11getEndBlockEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	w0, #0x1                   	// #1
   8:	str	w0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm14BitstreamEntry11getSubBlockEj:

0000000000000000 <_ZN4llvm14BitstreamEntry11getSubBlockEj>:
   0:	sub	sp, sp, #0x20
   4:	str	w0, [sp, #12]
   8:	mov	w0, #0x2                   	// #2
   c:	str	w0, [sp, #24]
  10:	ldr	w0, [sp, #12]
  14:	str	w0, [sp, #28]
  18:	ldr	x0, [sp, #24]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm14BitstreamEntry9getRecordEj:

0000000000000000 <_ZN4llvm14BitstreamEntry9getRecordEj>:
   0:	sub	sp, sp, #0x20
   4:	str	w0, [sp, #12]
   8:	mov	w0, #0x3                   	// #3
   c:	str	w0, [sp, #24]
  10:	ldr	w0, [sp, #12]
  14:	str	w0, [sp, #28]
  18:	ldr	x0, [sp, #24]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2Ev:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor5BlockC2Ej:

0000000000000000 <_ZN4llvm15BitstreamCursor5BlockC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	str	w1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	add	x0, x0, #0x8
  24:	bl	0 <_ZN4llvm15BitstreamCursor5BlockC1Ej>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor7advanceEj:

0000000000000000 <_ZN4llvm15BitstreamCursor7advanceEj>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	w1, [sp, #36]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.eq	4c <_ZN4llvm15BitstreamCursor7advanceEj+0x4c>  // b.none
  2c:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  30:	str	x0, [sp, #88]
  34:	add	x0, sp, #0x58
  38:	mov	x2, #0x0                   	// #0
  3c:	mov	x1, x0
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  48:	b	2a8 <_ZN4llvm15BitstreamCursor7advanceEj+0x2a8>
  4c:	add	x0, sp, #0x48
  50:	mov	x8, x0
  54:	ldr	x0, [sp, #40]
  58:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  5c:	add	x0, sp, #0x48
  60:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  64:	and	w0, w0, #0xff
  68:	eor	w0, w0, #0x1
  6c:	and	w0, w0, #0xff
  70:	cmp	w0, #0x0
  74:	b.eq	a8 <_ZN4llvm15BitstreamCursor7advanceEj+0xa8>  // b.none
  78:	add	x0, sp, #0x48
  7c:	add	x1, sp, #0x60
  80:	mov	x8, x1
  84:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  88:	add	x0, sp, #0x60
  8c:	mov	x1, x0
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  98:	add	x0, sp, #0x60
  9c:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  a0:	mov	w20, #0x0                   	// #0
  a4:	b	294 <_ZN4llvm15BitstreamCursor7advanceEj+0x294>
  a8:	add	x0, sp, #0x48
  ac:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  b0:	ldr	w0, [x0]
  b4:	str	w0, [sp, #156]
  b8:	ldr	w0, [sp, #156]
  bc:	cmp	w0, #0x0
  c0:	b.ne	144 <_ZN4llvm15BitstreamCursor7advanceEj+0x144>  // b.any
  c4:	ldr	w0, [sp, #36]
  c8:	and	w0, w0, #0x1
  cc:	cmp	w0, #0x0
  d0:	b.ne	f0 <_ZN4llvm15BitstreamCursor7advanceEj+0xf0>  // b.any
  d4:	ldr	x0, [sp, #40]
  d8:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  dc:	and	w0, w0, #0xff
  e0:	cmp	w0, #0x0
  e4:	b.eq	f0 <_ZN4llvm15BitstreamCursor7advanceEj+0xf0>  // b.none
  e8:	mov	w0, #0x1                   	// #1
  ec:	b	f4 <_ZN4llvm15BitstreamCursor7advanceEj+0xf4>
  f0:	mov	w0, #0x0                   	// #0
  f4:	cmp	w0, #0x0
  f8:	b.eq	120 <_ZN4llvm15BitstreamCursor7advanceEj+0x120>  // b.none
  fc:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 100:	str	x0, [sp, #104]
 104:	add	x0, sp, #0x68
 108:	mov	x2, #0x0                   	// #0
 10c:	mov	x1, x0
 110:	mov	x0, x19
 114:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 118:	mov	w20, #0x0                   	// #0
 11c:	b	294 <_ZN4llvm15BitstreamCursor7advanceEj+0x294>
 120:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 124:	str	x0, [sp, #112]
 128:	add	x0, sp, #0x70
 12c:	mov	x2, #0x0                   	// #0
 130:	mov	x1, x0
 134:	mov	x0, x19
 138:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 13c:	mov	w20, #0x0                   	// #0
 140:	b	294 <_ZN4llvm15BitstreamCursor7advanceEj+0x294>
 144:	ldr	w0, [sp, #156]
 148:	cmp	w0, #0x1
 14c:	b.ne	1d8 <_ZN4llvm15BitstreamCursor7advanceEj+0x1d8>  // b.any
 150:	add	x0, sp, #0x38
 154:	mov	x8, x0
 158:	ldr	x0, [sp, #40]
 15c:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 160:	add	x0, sp, #0x38
 164:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 168:	and	w0, w0, #0xff
 16c:	cmp	w0, #0x0
 170:	b.eq	1a0 <_ZN4llvm15BitstreamCursor7advanceEj+0x1a0>  // b.none
 174:	add	x0, sp, #0x38
 178:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 17c:	ldr	w0, [x0]
 180:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 184:	str	x0, [sp, #120]
 188:	add	x0, sp, #0x78
 18c:	mov	x2, #0x0                   	// #0
 190:	mov	x1, x0
 194:	mov	x0, x19
 198:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 19c:	b	1c8 <_ZN4llvm15BitstreamCursor7advanceEj+0x1c8>
 1a0:	add	x0, sp, #0x38
 1a4:	add	x1, sp, #0x80
 1a8:	mov	x8, x1
 1ac:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 1b0:	add	x0, sp, #0x80
 1b4:	mov	x1, x0
 1b8:	mov	x0, x19
 1bc:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 1c0:	add	x0, sp, #0x80
 1c4:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 1c8:	add	x0, sp, #0x38
 1cc:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 1d0:	mov	w20, #0x0                   	// #0
 1d4:	b	294 <_ZN4llvm15BitstreamCursor7advanceEj+0x294>
 1d8:	ldr	w0, [sp, #156]
 1dc:	cmp	w0, #0x2
 1e0:	b.ne	270 <_ZN4llvm15BitstreamCursor7advanceEj+0x270>  // b.any
 1e4:	ldr	w0, [sp, #36]
 1e8:	and	w0, w0, #0x2
 1ec:	cmp	w0, #0x0
 1f0:	b.ne	270 <_ZN4llvm15BitstreamCursor7advanceEj+0x270>  // b.any
 1f4:	add	x0, sp, #0x30
 1f8:	mov	x8, x0
 1fc:	ldr	x0, [sp, #40]
 200:	bl	1850 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv>
 204:	add	x0, sp, #0x30
 208:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 20c:	and	w0, w0, #0xff
 210:	cmp	w0, #0x0
 214:	b.eq	24c <_ZN4llvm15BitstreamCursor7advanceEj+0x24c>  // b.none
 218:	add	x0, sp, #0x30
 21c:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 220:	mov	x1, x0
 224:	add	x0, sp, #0x88
 228:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 22c:	add	x0, sp, #0x88
 230:	mov	x1, x0
 234:	mov	x0, x19
 238:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 23c:	add	x0, sp, #0x88
 240:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 244:	mov	w20, #0x0                   	// #0
 248:	b	250 <_ZN4llvm15BitstreamCursor7advanceEj+0x250>
 24c:	mov	w20, #0x1                   	// #1
 250:	add	x0, sp, #0x30
 254:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 258:	cmp	w20, #0x1
 25c:	b.ne	268 <_ZN4llvm15BitstreamCursor7advanceEj+0x268>  // b.any
 260:	mov	w20, #0x1                   	// #1
 264:	b	294 <_ZN4llvm15BitstreamCursor7advanceEj+0x294>
 268:	mov	w20, #0x0                   	// #0
 26c:	b	294 <_ZN4llvm15BitstreamCursor7advanceEj+0x294>
 270:	ldr	w0, [sp, #156]
 274:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 278:	str	x0, [sp, #144]
 27c:	add	x0, sp, #0x90
 280:	mov	x2, #0x0                   	// #0
 284:	mov	x1, x0
 288:	mov	x0, x19
 28c:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 290:	mov	w20, #0x0                   	// #0
 294:	add	x0, sp, #0x48
 298:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 29c:	cmp	w20, #0x0
 2a0:	b.eq	2a8 <_ZN4llvm15BitstreamCursor7advanceEj+0x2a8>  // b.none
 2a4:	b	18 <_ZN4llvm15BitstreamCursor7advanceEj+0x18>
 2a8:	mov	x0, x19
 2ac:	ldp	x19, x20, [sp, #16]
 2b0:	ldp	x29, x30, [sp], #160
 2b4:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj:

0000000000000000 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	w1, [sp, #36]
  18:	add	x0, sp, #0x48
  1c:	mov	x8, x0
  20:	ldr	w1, [sp, #36]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  2c:	add	x0, sp, #0x48
  30:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  34:	and	w0, w0, #0xff
  38:	eor	w0, w0, #0x1
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	60 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x60>  // b.none
  48:	add	x0, sp, #0x48
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  58:	mov	w20, #0x0                   	// #0
  5c:	b	110 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x110>
  60:	add	x0, sp, #0x48
  64:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  68:	ldr	x0, [x0]
  6c:	str	x0, [sp, #64]
  70:	ldr	w0, [sp, #64]
  74:	cmp	w0, #0x2
  78:	b.eq	98 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x98>  // b.none
  7c:	add	x0, sp, #0x40
  80:	mov	x2, #0x0                   	// #0
  84:	mov	x1, x0
  88:	mov	x0, x19
  8c:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  90:	mov	w20, #0x0                   	// #0
  94:	b	110 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x110>
  98:	add	x0, sp, #0x38
  9c:	mov	x8, x0
  a0:	ldr	x0, [sp, #40]
  a4:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  a8:	add	x0, sp, #0x38
  ac:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.eq	f0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0xf0>  // b.none
  bc:	add	x0, sp, #0x38
  c0:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  c4:	mov	x1, x0
  c8:	add	x0, sp, #0x58
  cc:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  d0:	add	x0, sp, #0x58
  d4:	mov	x1, x0
  d8:	mov	x0, x19
  dc:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  e0:	add	x0, sp, #0x58
  e4:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  e8:	mov	w20, #0x0                   	// #0
  ec:	b	f4 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0xf4>
  f0:	mov	w20, #0x1                   	// #1
  f4:	add	x0, sp, #0x38
  f8:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  fc:	cmp	w20, #0x1
 100:	b.ne	10c <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x10c>  // b.any
 104:	mov	w20, #0x1                   	// #1
 108:	b	110 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x110>
 10c:	mov	w20, #0x0                   	// #0
 110:	add	x0, sp, #0x48
 114:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
 118:	cmp	w20, #0x1
 11c:	b.ne	124 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x124>  // b.any
 120:	b	18 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x18>
 124:	mov	x0, x19
 128:	ldp	x19, x20, [sp, #16]
 12c:	ldp	x29, x30, [sp], #96
 130:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor8ReadCodeEv:

0000000000000000 <_ZN4llvm15BitstreamCursor8ReadCodeEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	w0, [x0, #36]
  20:	add	x1, sp, #0x30
  24:	mov	x8, x1
  28:	mov	w1, w0
  2c:	mov	x0, x2
  30:	bl	0 <_ZN4llvm15BitstreamCursor8ReadCodeEv>
  34:	add	x0, sp, #0x30
  38:	mov	x2, #0x0                   	// #0
  3c:	mov	x1, x0
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm15BitstreamCursor8ReadCodeEv>
  48:	add	x0, sp, #0x30
  4c:	bl	0 <_ZN4llvm15BitstreamCursor8ReadCodeEv>
  50:	nop
  54:	mov	x0, x19
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor14ReadSubBlockIDEv:

0000000000000000 <_ZN4llvm15BitstreamCursor14ReadSubBlockIDEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	mov	x8, x19
  1c:	mov	w1, #0x8                   	// #8
  20:	bl	0 <_ZN4llvm15BitstreamCursor14ReadSubBlockIDEv>
  24:	mov	x0, x19
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor9SkipBlockEv:

0000000000000000 <_ZN4llvm15BitstreamCursor9SkipBlockEv>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	add	x1, sp, #0x40
  1c:	mov	x8, x1
  20:	mov	w1, #0x4                   	// #4
  24:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  28:	add	x0, sp, #0x40
  2c:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  30:	and	w0, w0, #0xff
  34:	cmp	w0, #0x0
  38:	b.ne	50 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x50>  // b.any
  3c:	add	x0, sp, #0x40
  40:	mov	x8, x19
  44:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  48:	mov	w20, #0x0                   	// #0
  4c:	b	54 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x54>
  50:	mov	w20, #0x1                   	// #1
  54:	add	x0, sp, #0x40
  58:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  5c:	cmp	w20, #0x1
  60:	b.ne	200 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x200>  // b.any
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  6c:	ldr	x0, [sp, #40]
  70:	add	x1, sp, #0x68
  74:	mov	x8, x1
  78:	mov	w1, #0x20                  	// #32
  7c:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  80:	add	x1, sp, #0x68
  84:	add	x0, sp, #0x58
  88:	mov	x2, #0x0                   	// #0
  8c:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  90:	add	x0, sp, #0x68
  94:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  98:	add	x0, sp, #0x58
  9c:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  a0:	and	w0, w0, #0xff
  a4:	eor	w0, w0, #0x1
  a8:	and	w0, w0, #0xff
  ac:	cmp	w0, #0x0
  b0:	b.eq	c4 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0xc4>  // b.none
  b4:	add	x0, sp, #0x58
  b8:	mov	x8, x19
  bc:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  c0:	b	1f8 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x1f8>
  c4:	add	x0, sp, #0x58
  c8:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  cc:	ldr	w0, [x0]
  d0:	mov	w0, w0
  d4:	str	x0, [sp, #136]
  d8:	ldr	x0, [sp, #40]
  dc:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  e0:	mov	x1, x0
  e4:	ldr	x0, [sp, #136]
  e8:	lsl	x0, x0, #5
  ec:	add	x0, x1, x0
  f0:	str	x0, [sp, #80]
  f4:	ldr	x0, [sp, #40]
  f8:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  fc:	and	w0, w0, #0xff
 100:	cmp	w0, #0x0
 104:	b.eq	120 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x120>  // b.none
 108:	mov	x8, x19
 10c:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 110:	add	x1, x0, #0x0
 114:	mov	w0, #0x54                  	// #84
 118:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 11c:	b	1f8 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x1f8>
 120:	ldr	x2, [sp, #40]
 124:	ldr	x0, [sp, #80]
 128:	lsr	x0, x0, #3
 12c:	mov	x1, x0
 130:	mov	x0, x2
 134:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 138:	and	w0, w0, #0xff
 13c:	eor	w0, w0, #0x1
 140:	and	w0, w0, #0xff
 144:	cmp	w0, #0x0
 148:	b.eq	180 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x180>  // b.none
 14c:	ldr	x0, [sp, #40]
 150:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 154:	str	x0, [sp, #120]
 158:	add	x1, sp, #0x78
 15c:	add	x0, sp, #0x50
 160:	mov	x8, x19
 164:	mov	x3, x1
 168:	mov	x2, x0
 16c:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 170:	add	x1, x0, #0x0
 174:	mov	w0, #0x54                  	// #84
 178:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 17c:	b	1f8 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x1f8>
 180:	ldr	x0, [sp, #40]
 184:	ldr	x1, [sp, #80]
 188:	add	x2, sp, #0x38
 18c:	mov	x8, x2
 190:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 194:	add	x0, sp, #0x38
 198:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 19c:	and	w0, w0, #0xff
 1a0:	cmp	w0, #0x0
 1a4:	b.eq	1c0 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x1c0>  // b.none
 1a8:	add	x0, sp, #0x38
 1ac:	mov	x1, x0
 1b0:	mov	x0, x19
 1b4:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 1b8:	mov	w20, #0x0                   	// #0
 1bc:	b	1c4 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x1c4>
 1c0:	mov	w20, #0x1                   	// #1
 1c4:	add	x0, sp, #0x38
 1c8:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 1cc:	cmp	w20, #0x1
 1d0:	b.ne	1f8 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x1f8>  // b.any
 1d4:	add	x0, sp, #0x80
 1d8:	mov	x8, x0
 1dc:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 1e0:	add	x0, sp, #0x80
 1e4:	mov	x1, x0
 1e8:	mov	x0, x19
 1ec:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 1f0:	add	x0, sp, #0x80
 1f4:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 1f8:	add	x0, sp, #0x58
 1fc:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 200:	mov	x0, x19
 204:	ldp	x19, x20, [sp, #16]
 208:	ldp	x29, x30, [sp], #144
 20c:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor12ReadBlockEndEv:

0000000000000000 <_ZN4llvm15BitstreamCursor12ReadBlockEndEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x40
  14:	bl	0 <_ZN4llvm15BitstreamCursor12ReadBlockEndEv>
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.eq	2c <_ZN4llvm15BitstreamCursor12ReadBlockEndEv+0x2c>  // b.none
  24:	mov	w0, #0x1                   	// #1
  28:	b	40 <_ZN4llvm15BitstreamCursor12ReadBlockEndEv+0x40>
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN4llvm15BitstreamCursor12ReadBlockEndEv>
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN4llvm15BitstreamCursor12ReadBlockEndEv>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor13popBlockScopeEv:

0000000000000000 <_ZN4llvm15BitstreamCursor13popBlockScopeEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	add	x0, x0, #0x40
  18:	bl	0 <_ZN4llvm15BitstreamCursor13popBlockScopeEv>
  1c:	ldr	w1, [x0]
  20:	ldr	x0, [sp, #40]
  24:	str	w1, [x0, #36]
  28:	ldr	x0, [sp, #40]
  2c:	add	x19, x0, #0x28
  30:	ldr	x0, [sp, #40]
  34:	add	x0, x0, #0x40
  38:	bl	0 <_ZN4llvm15BitstreamCursor13popBlockScopeEv>
  3c:	add	x0, x0, #0x8
  40:	bl	0 <_ZN4llvm15BitstreamCursor13popBlockScopeEv>
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm15BitstreamCursor13popBlockScopeEv>
  50:	ldr	x0, [sp, #40]
  54:	add	x0, x0, #0x40
  58:	bl	0 <_ZN4llvm15BitstreamCursor13popBlockScopeEv>
  5c:	nop
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor9getAbbrevEj:

0000000000000000 <_ZN4llvm15BitstreamCursor9getAbbrevEj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #36]
  14:	ldr	w0, [sp, #36]
  18:	sub	w0, w0, #0x4
  1c:	str	w0, [sp, #60]
  20:	ldr	w19, [sp, #60]
  24:	ldr	x0, [sp, #40]
  28:	add	x0, x0, #0x28
  2c:	bl	0 <_ZN4llvm15BitstreamCursor9getAbbrevEj>
  30:	cmp	x19, x0
  34:	cset	w0, cs  // cs = hs, nlast
  38:	and	w0, w0, #0xff
  3c:	cmp	w0, #0x0
  40:	b.eq	54 <_ZN4llvm15BitstreamCursor9getAbbrevEj+0x54>  // b.none
  44:	mov	w1, #0x1                   	// #1
  48:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor9getAbbrevEj>
  4c:	add	x0, x0, #0x0
  50:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
  54:	ldr	x0, [sp, #40]
  58:	add	x0, x0, #0x28
  5c:	ldr	w1, [sp, #60]
  60:	bl	0 <_ZN4llvm15BitstreamCursor9getAbbrevEj>
  64:	bl	0 <_ZN4llvm15BitstreamCursor9getAbbrevEj>
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #64
  70:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor5BlockD2Ev:

0000000000000000 <_ZN4llvm15BitstreamCursor5BlockD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	bl	0 <_ZN4llvm15BitstreamCursor5BlockD1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EED1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEED2Ev:

0000000000000000 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm18BitstreamBlockInfoC2Ev:

0000000000000000 <_ZN4llvm18BitstreamBlockInfoC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm18BitstreamBlockInfoC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm18BitstreamBlockInfoD2Ev:

0000000000000000 <_ZN4llvm18BitstreamBlockInfoD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm18BitstreamBlockInfoD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm3sys13swapByteOrderImEEvRT_:

0000000000000000 <_ZN4llvm3sys13swapByteOrderImEEvRT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZN4llvm3sys13swapByteOrderImEEvRT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZSt4moveIRmEONSt16remove_referenceIT_E4typeEOS2_:

0000000000000000 <_ZSt4moveIRmEONSt16remove_referenceIT_E4typeEOS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.cc	48 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm+0x48>  // b.lo, b.ul, b.last
  28:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x99                  	// #153
  34:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #16]
  58:	lsl	x0, x0, #4
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_>
  60:	mov	x2, x0
  64:	ldr	x0, [sp, #32]
  68:	ldp	x0, x1, [x0]
  6c:	stp	x0, x1, [x2]
  70:	ldr	x19, [sp, #40]
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_>
  7c:	add	x0, x0, #0x1
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_>
  8c:	nop
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3minImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3minImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3maxImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3maxImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZSt4moveIRjEONSt16remove_referenceIT_E4typeEOS2_:

0000000000000000 <_ZSt4moveIRjEONSt16remove_referenceIT_E4typeEOS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIhE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt4moveIRN4llvm5ErrorEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm5ErrorEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1IS3_vEEPS1_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EOS4_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1EOS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1EOS4_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1EOS4_>
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1EOS4_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1EOS4_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm7support6endian4readImLNS0_10endiannessE1ELm1EEET_PKv:

0000000000000000 <_ZN4llvm7support6endian4readImLNS0_10endiannessE1ELm1EEET_PKv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	w1, #0x1                   	// #1
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm7support6endian4readImLNS0_10endiannessE1ELm1EEET_PKv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.eq	28 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED1Ev+0x28>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED1Ev>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5emptyEv:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5emptyEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5emptyEv>
  14:	str	x0, [sp, #32]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5emptyEv>
  20:	str	x0, [sp, #40]
  24:	add	x1, sp, #0x28
  28:	add	x0, sp, #0x20
  2c:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5emptyEv>
  30:	and	w0, w0, #0xff
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	mov	x1, #0x1                   	// #1
  20:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>
  24:	str	x0, [sp, #32]
  28:	add	x0, sp, #0x20
  2c:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x1, x0, #3
  20:	mov	x0, #0x8ba3                	// #35747
  24:	movk	x0, #0xba2e, lsl #16
  28:	movk	x0, #0xa2e8, lsl #32
  2c:	movk	x0, #0x2e8b, lsl #48
  30:	mul	x0, x1, x0
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEixEm:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x2, [x0]
  14:	ldr	x1, [sp]
  18:	mov	x0, x1
  1c:	lsl	x0, x0, #1
  20:	add	x0, x0, x1
  24:	lsl	x0, x0, #2
  28:	sub	x0, x0, x1
  2c:	lsl	x0, x0, #3
  30:	add	x0, x2, x0
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12emplace_backIJEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12emplace_backIJEEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #8]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #16]
  1c:	cmp	x1, x0
  20:	b.eq	54 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12emplace_backIJEEEvDpOT_+0x54>  // b.none
  24:	ldr	x2, [sp, #24]
  28:	ldr	x0, [sp, #24]
  2c:	ldr	x0, [x0, #8]
  30:	mov	x1, x0
  34:	mov	x0, x2
  38:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12emplace_backIJEEEvDpOT_>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0, #8]
  44:	add	x1, x0, #0x58
  48:	ldr	x0, [sp, #24]
  4c:	str	x1, [x0, #8]
  50:	b	68 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12emplace_backIJEEEvDpOT_+0x68>
  54:	ldr	x0, [sp, #24]
  58:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12emplace_backIJEEEvDpOT_>
  5c:	mov	x1, x0
  60:	ldr	x0, [sp, #24]
  64:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12emplace_backIJEEEvDpOT_>
  68:	nop
  6c:	ldp	x29, x30, [sp], #32
  70:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	mov	x1, #0x1                   	// #1
  20:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>
  24:	str	x0, [sp, #32]
  28:	add	x0, sp, #0x20
  2c:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm8ExpectedImED2Ev:

0000000000000000 <_ZN4llvm8ExpectedImED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8ExpectedImED1Ev>
  14:	ldr	x0, [sp, #24]
  18:	ldrb	w0, [x0, #8]
  1c:	ubfx	x0, x0, #0, #1
  20:	and	w0, w0, #0xff
  24:	eor	w0, w0, #0x1
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	40 <_ZN4llvm8ExpectedImED1Ev+0x40>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN4llvm8ExpectedImED1Ev>
  3c:	b	4c <_ZN4llvm8ExpectedImED1Ev+0x4c>
  40:	ldr	x0, [sp, #24]
  44:	bl	0 <_ZN4llvm8ExpectedImED1Ev>
  48:	bl	0 <_ZN4llvm8ExpectedImED1Ev>
  4c:	nop
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN4llvm8ExpectedImEC2EOS1_:

0000000000000000 <_ZN4llvm8ExpectedImEC1EOS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm8ExpectedImEC1EOS1_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm8ExpectedImEC1EOS1_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm8ExpectedImEcvbEv:

0000000000000000 <_ZN4llvm8ExpectedImEcvbEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #8]
  10:	ubfx	x0, x0, #0, #1
  14:	and	w2, w0, #0xff
  18:	ldr	x1, [sp, #8]
  1c:	ldrb	w0, [x1, #8]
  20:	bfi	w0, w2, #1, #1
  24:	strb	w0, [x1, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldrb	w0, [x0, #8]
  30:	ubfx	x0, x0, #0, #1
  34:	and	w0, w0, #0xff
  38:	eor	w0, w0, #0x1
  3c:	and	w0, w0, #0xff
  40:	add	sp, sp, #0x10
  44:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE9takeErrorEv:

0000000000000000 <_ZN4llvm8ExpectedImE9takeErrorEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	ldrb	w1, [x0, #8]
  20:	and	w1, w1, #0xfffffffd
  24:	strb	w1, [x0, #8]
  28:	ldr	x0, [sp, #56]
  2c:	ldrb	w0, [x0, #8]
  30:	ubfx	x0, x0, #0, #1
  34:	and	w0, w0, #0xff
  38:	mov	w20, #0x0                   	// #0
  3c:	mov	w21, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	78 <_ZN4llvm8ExpectedImE9takeErrorEv+0x78>  // b.none
  48:	ldr	x0, [sp, #56]
  4c:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  50:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  54:	mov	x1, x0
  58:	add	x0, sp, #0x40
  5c:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  60:	mov	w20, #0x1                   	// #1
  64:	add	x0, sp, #0x40
  68:	mov	x1, x0
  6c:	mov	x0, x19
  70:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  74:	b	98 <_ZN4llvm8ExpectedImE9takeErrorEv+0x98>
  78:	add	x0, sp, #0x48
  7c:	mov	x8, x0
  80:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  84:	mov	w21, #0x1                   	// #1
  88:	add	x0, sp, #0x48
  8c:	mov	x1, x0
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  98:	cmp	w21, #0x0
  9c:	b.eq	a8 <_ZN4llvm8ExpectedImE9takeErrorEv+0xa8>  // b.none
  a0:	add	x0, sp, #0x48
  a4:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  a8:	cmp	w20, #0x0
  ac:	b.eq	b8 <_ZN4llvm8ExpectedImE9takeErrorEv+0xb8>  // b.none
  b0:	add	x0, sp, #0x40
  b4:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  b8:	mov	x0, x19
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldr	x21, [sp, #32]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhE4dataEv:

0000000000000000 <_ZNK4llvm8ArrayRefIhE4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt4errcPKcDpRKT_:

0000000000000000 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt4errcPKcDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	w0, [sp, #60]
  14:	str	x1, [sp, #48]
  18:	str	x2, [sp, #40]
  1c:	str	x3, [sp, #32]
  20:	ldr	w0, [sp, #60]
  24:	bl	0 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt4errcPKcDpRKT_>
  28:	mov	x8, x19
  2c:	ldr	x4, [sp, #32]
  30:	ldr	x3, [sp, #40]
  34:	ldr	x2, [sp, #48]
  38:	bl	0 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt4errcPKcDpRKT_>
  3c:	mov	x0, x19
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN4llvm8ExpectedImEC2ImEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_mE5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedImEC1ImEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_mE5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	ldrb	w1, [x0, #8]
  20:	and	w1, w1, #0xfffffffe
  24:	strb	w1, [x0, #8]
  28:	ldr	x0, [sp, #56]
  2c:	ldrb	w1, [x0, #8]
  30:	orr	w1, w1, #0x2
  34:	strb	w1, [x0, #8]
  38:	ldr	x0, [sp, #48]
  3c:	bl	0 <_ZN4llvm8ExpectedImEC1ImEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_mE5valueEvE4typeE>
  40:	ldr	x19, [x0]
  44:	ldr	x0, [sp, #56]
  48:	bl	0 <_ZN4llvm8ExpectedImEC1ImEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_mE5valueEvE4typeE>
  4c:	mov	x1, x0
  50:	mov	x0, #0x8                   	// #8
  54:	bl	0 <_ZN4llvm8ExpectedImEC1ImEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_mE5valueEvE4typeE>
  58:	str	x19, [x0]
  5c:	nop
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #64
  68:	ret

Disassembly of section .text._ZN4llvm8ExpectedImEC2ENS_5ErrorE:

0000000000000000 <_ZN4llvm8ExpectedImEC1ENS_5ErrorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [x0, #8]
  18:	orr	w1, w1, #0x1
  1c:	strb	w1, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	ldrb	w1, [x0, #8]
  28:	orr	w1, w1, #0x2
  2c:	strb	w1, [x0, #8]
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZN4llvm8ExpectedImEC1ENS_5ErrorE>
  38:	and	w0, w0, #0xff
  3c:	cmp	w0, #0x0
  40:	b.ne	64 <_ZN4llvm8ExpectedImEC1ENS_5ErrorE+0x64>  // b.any
  44:	adrp	x0, 0 <_ZN4llvm8ExpectedImEC1ENS_5ErrorE>
  48:	add	x3, x0, #0x0
  4c:	mov	w2, #0x1ce                 	// #462
  50:	adrp	x0, 0 <_ZN4llvm8ExpectedImEC1ENS_5ErrorE>
  54:	add	x1, x0, #0x0
  58:	adrp	x0, 0 <_ZN4llvm8ExpectedImEC1ENS_5ErrorE>
  5c:	add	x0, x0, #0x0
  60:	bl	0 <__assert_fail>
  64:	nop
  68:	ldr	x0, [sp, #24]
  6c:	bl	0 <_ZN4llvm8ExpectedImEC1ENS_5ErrorE>
  70:	mov	x1, x0
  74:	mov	x0, #0x8                   	// #8
  78:	bl	0 <_ZN4llvm8ExpectedImEC1ENS_5ErrorE>
  7c:	mov	x8, x0
  80:	ldr	x0, [sp, #16]
  84:	bl	0 <_ZN4llvm8ExpectedImEC1ENS_5ErrorE>
  88:	nop
  8c:	ldp	x29, x30, [sp], #32
  90:	ret

Disassembly of section .text._ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt4errcPKcDpRKT_:

0000000000000000 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt4errcPKcDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	w0, [sp, #60]
  14:	str	x1, [sp, #48]
  18:	str	x2, [sp, #40]
  1c:	str	x3, [sp, #32]
  20:	ldr	w0, [sp, #60]
  24:	bl	0 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt4errcPKcDpRKT_>
  28:	mov	x8, x19
  2c:	ldr	x4, [sp, #32]
  30:	ldr	x3, [sp, #40]
  34:	ldr	x2, [sp, #48]
  38:	bl	0 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt4errcPKcDpRKT_>
  3c:	mov	x0, x19
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjEC2ImEEONS0_IT_EEPNSt9enable_ifIXsrSt14is_convertibleIS3_jE5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedIjEC1ImEEONS0_IT_EEPNSt9enable_ifIXsrSt14is_convertibleIS3_jE5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZN4llvm8ExpectedIjEC1ImEEONS0_IT_EEPNSt9enable_ifIXsrSt14is_convertibleIS3_jE5valueEvE4typeE>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm8ExpectedIjEC1ImEEONS0_IT_EEPNSt9enable_ifIXsrSt14is_convertibleIS3_jE5valueEvE4typeE>
  28:	nop
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjED2Ev:

0000000000000000 <_ZN4llvm8ExpectedIjED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8ExpectedIjED1Ev>
  14:	ldr	x0, [sp, #24]
  18:	ldrb	w0, [x0, #8]
  1c:	ubfx	x0, x0, #0, #1
  20:	and	w0, w0, #0xff
  24:	eor	w0, w0, #0x1
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	40 <_ZN4llvm8ExpectedIjED1Ev+0x40>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN4llvm8ExpectedIjED1Ev>
  3c:	b	4c <_ZN4llvm8ExpectedIjED1Ev+0x4c>
  40:	ldr	x0, [sp, #24]
  44:	bl	0 <_ZN4llvm8ExpectedIjED1Ev>
  48:	bl	0 <_ZN4llvm8ExpectedIjED1Ev>
  4c:	nop
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjEC2EOS1_:

0000000000000000 <_ZN4llvm8ExpectedIjEC1EOS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm8ExpectedIjEC1EOS1_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm8ExpectedIjEC1EOS1_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjEcvbEv:

0000000000000000 <_ZN4llvm8ExpectedIjEcvbEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #8]
  10:	ubfx	x0, x0, #0, #1
  14:	and	w2, w0, #0xff
  18:	ldr	x1, [sp, #8]
  1c:	ldrb	w0, [x1, #8]
  20:	bfi	w0, w2, #1, #1
  24:	strb	w0, [x1, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldrb	w0, [x0, #8]
  30:	ubfx	x0, x0, #0, #1
  34:	and	w0, w0, #0xff
  38:	eor	w0, w0, #0x1
  3c:	and	w0, w0, #0xff
  40:	add	sp, sp, #0x10
  44:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE3getEv:

0000000000000000 <_ZN4llvm8ExpectedIjE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8ExpectedIjE3getEv>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm8ExpectedIjE3getEv>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjEC2IjEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_jE5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedIjEC1IjEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_jE5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	ldrb	w1, [x0, #8]
  20:	and	w1, w1, #0xfffffffe
  24:	strb	w1, [x0, #8]
  28:	ldr	x0, [sp, #56]
  2c:	ldrb	w1, [x0, #8]
  30:	orr	w1, w1, #0x2
  34:	strb	w1, [x0, #8]
  38:	ldr	x0, [sp, #48]
  3c:	bl	0 <_ZN4llvm8ExpectedIjEC1IjEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_jE5valueEvE4typeE>
  40:	ldr	w19, [x0]
  44:	ldr	x0, [sp, #56]
  48:	bl	0 <_ZN4llvm8ExpectedIjEC1IjEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_jE5valueEvE4typeE>
  4c:	mov	x1, x0
  50:	mov	x0, #0x4                   	// #4
  54:	bl	0 <_ZN4llvm8ExpectedIjEC1IjEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_jE5valueEvE4typeE>
  58:	str	w19, [x0]
  5c:	nop
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #64
  68:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjEaSEOS1_:

0000000000000000 <_ZN4llvm8ExpectedIjEaSEOS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm8ExpectedIjEaSEOS1_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm8ExpectedIjEaSEOS1_>
  24:	ldr	x0, [sp, #24]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE3getEv:

0000000000000000 <_ZN4llvm8ExpectedImE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8ExpectedImE3getEv>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm8ExpectedImE3getEv>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm8ExpectedImEaSEOS1_:

0000000000000000 <_ZN4llvm8ExpectedImEaSEOS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm8ExpectedImEaSEOS1_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm8ExpectedImEaSEOS1_>
  24:	ldr	x0, [sp, #24]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEED2Ev:

0000000000000000 <_ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x3, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [x0, #16]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	sub	x0, x1, x0
  28:	asr	x0, x0, #4
  2c:	mov	x2, x0
  30:	mov	x1, x3
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED1Ev>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED2Ev:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x20, [x0, #8]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED1Ev>
  28:	mov	x2, x0
  2c:	mov	x1, x20
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED1Ev>
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED1Ev>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEEC2IS1_EEOT_PNSt9enable_ifIXsrSt14is_convertibleIS4_S1_E5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1IS1_EEOT_PNSt9enable_ifIXsrSt14is_convertibleIS4_S1_E5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	ldrb	w1, [x0, #8]
  20:	and	w1, w1, #0xfffffffe
  24:	strb	w1, [x0, #8]
  28:	ldr	x0, [sp, #56]
  2c:	ldrb	w1, [x0, #8]
  30:	orr	w1, w1, #0x2
  34:	strb	w1, [x0, #8]
  38:	ldr	x0, [sp, #48]
  3c:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1IS1_EEOT_PNSt9enable_ifIXsrSt14is_convertibleIS4_S1_E5valueEvE4typeE>
  40:	mov	x19, x0
  44:	ldr	x0, [sp, #56]
  48:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1IS1_EEOT_PNSt9enable_ifIXsrSt14is_convertibleIS4_S1_E5valueEvE4typeE>
  4c:	mov	x1, x0
  50:	mov	x0, #0x8                   	// #8
  54:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1IS1_EEOT_PNSt9enable_ifIXsrSt14is_convertibleIS4_S1_E5valueEvE4typeE>
  58:	mov	x1, x0
  5c:	ldr	x0, [x19]
  60:	str	x0, [x1]
  64:	nop
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #64
  70:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEED2Ev:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEED1Ev>
  14:	ldr	x0, [sp, #24]
  18:	ldrb	w0, [x0, #8]
  1c:	ubfx	x0, x0, #0, #1
  20:	and	w0, w0, #0xff
  24:	eor	w0, w0, #0x1
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	40 <_ZN4llvm8ExpectedINS_14BitstreamEntryEED1Ev+0x40>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEED1Ev>
  3c:	b	4c <_ZN4llvm8ExpectedINS_14BitstreamEntryEED1Ev+0x4c>
  40:	ldr	x0, [sp, #24]
  44:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEED1Ev>
  48:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEED1Ev>
  4c:	nop
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEEC2EOS2_:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1EOS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1EOS2_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1EOS2_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE9takeErrorEv:

0000000000000000 <_ZN4llvm8ExpectedIjE9takeErrorEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	ldrb	w1, [x0, #8]
  20:	and	w1, w1, #0xfffffffd
  24:	strb	w1, [x0, #8]
  28:	ldr	x0, [sp, #56]
  2c:	ldrb	w0, [x0, #8]
  30:	ubfx	x0, x0, #0, #1
  34:	and	w0, w0, #0xff
  38:	mov	w20, #0x0                   	// #0
  3c:	mov	w21, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	78 <_ZN4llvm8ExpectedIjE9takeErrorEv+0x78>  // b.none
  48:	ldr	x0, [sp, #56]
  4c:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  50:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  54:	mov	x1, x0
  58:	add	x0, sp, #0x40
  5c:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  60:	mov	w20, #0x1                   	// #1
  64:	add	x0, sp, #0x40
  68:	mov	x1, x0
  6c:	mov	x0, x19
  70:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  74:	b	98 <_ZN4llvm8ExpectedIjE9takeErrorEv+0x98>
  78:	add	x0, sp, #0x48
  7c:	mov	x8, x0
  80:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  84:	mov	w21, #0x1                   	// #1
  88:	add	x0, sp, #0x48
  8c:	mov	x1, x0
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  98:	cmp	w21, #0x0
  9c:	b.eq	a8 <_ZN4llvm8ExpectedIjE9takeErrorEv+0xa8>  // b.none
  a0:	add	x0, sp, #0x48
  a4:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  a8:	cmp	w20, #0x0
  ac:	b.eq	b8 <_ZN4llvm8ExpectedIjE9takeErrorEv+0xb8>  // b.none
  b0:	add	x0, sp, #0x40
  b4:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  b8:	mov	x0, x19
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldr	x21, [sp, #32]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEEC2ENS_5ErrorE:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1ENS_5ErrorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [x0, #8]
  18:	orr	w1, w1, #0x1
  1c:	strb	w1, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	ldrb	w1, [x0, #8]
  28:	orr	w1, w1, #0x2
  2c:	strb	w1, [x0, #8]
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1ENS_5ErrorE>
  38:	and	w0, w0, #0xff
  3c:	cmp	w0, #0x0
  40:	b.ne	64 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1ENS_5ErrorE+0x64>  // b.any
  44:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1ENS_5ErrorE>
  48:	add	x3, x0, #0x0
  4c:	mov	w2, #0x1ce                 	// #462
  50:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1ENS_5ErrorE>
  54:	add	x1, x0, #0x0
  58:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1ENS_5ErrorE>
  5c:	add	x0, x0, #0x0
  60:	bl	0 <__assert_fail>
  64:	nop
  68:	ldr	x0, [sp, #24]
  6c:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1ENS_5ErrorE>
  70:	mov	x1, x0
  74:	mov	x0, #0x8                   	// #8
  78:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1ENS_5ErrorE>
  7c:	mov	x8, x0
  80:	ldr	x0, [sp, #16]
  84:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC1ENS_5ErrorE>
  88:	nop
  8c:	ldp	x29, x30, [sp], #32
  90:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEEcvbEv:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEcvbEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #8]
  10:	ubfx	x0, x0, #0, #1
  14:	and	w2, w0, #0xff
  18:	ldr	x1, [sp, #8]
  1c:	ldrb	w0, [x1, #8]
  20:	bfi	w0, w2, #1, #1
  24:	strb	w0, [x1, #8]
  28:	ldr	x0, [sp, #8]
  2c:	ldrb	w0, [x0, #8]
  30:	ubfx	x0, x0, #0, #1
  34:	and	w0, w0, #0xff
  38:	eor	w0, w0, #0x1
  3c:	and	w0, w0, #0xff
  40:	add	sp, sp, #0x10
  44:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEE3getEv:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE3getEv>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE3getEv>
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm17createStringErrorIJEEENS_5ErrorESt4errcPKcDpRKT_:

0000000000000000 <_ZN4llvm17createStringErrorIJEEENS_5ErrorESt4errcPKcDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	w0, [sp, #44]
  14:	str	x1, [sp, #32]
  18:	ldr	w0, [sp, #44]
  1c:	bl	0 <_ZN4llvm17createStringErrorIJEEENS_5ErrorESt4errcPKcDpRKT_>
  20:	mov	x8, x19
  24:	ldr	x2, [sp, #32]
  28:	bl	0 <_ZN4llvm17createStringErrorESt10error_codePKc>
  2c:	mov	x0, x19
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.ne	48 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv+0x48>  // b.any
  28:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0xa7                  	// #167
  34:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv>
  50:	sub	x0, x0, #0x20
  54:	ldp	x29, x30, [sp], #32
  58:	ret

Disassembly of section .text._ZSt4moveIRSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS4_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS4_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEaSEOS5_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEaSEOS5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x0, [sp, #32]
  20:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEaSEOS5_>
  24:	mov	w2, w19
  28:	mov	x1, x0
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEaSEOS5_>
  34:	ldr	x0, [sp, #40]
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #64
  40:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE8pop_backEv:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE8pop_backEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x19, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE8pop_backEv>
  1c:	sub	x0, x0, #0x1
  20:	mov	x1, x0
  24:	mov	x0, x19
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE8pop_backEv>
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE8pop_backEv>
  34:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE8pop_backEv>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #4
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEixEm:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	lsl	x0, x0, #4
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE3getEv:

0000000000000000 <_ZNKSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE3getEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2EOS5_:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC1EOS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC1EOS5_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2EOS5_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC1EOS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC1EOS5_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor5BlockC2EOS1_:

0000000000000000 <_ZN4llvm15BitstreamCursor5BlockC1EOS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldr	w1, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	w1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	add	x2, x0, #0x8
  28:	ldr	x0, [sp, #16]
  2c:	add	x0, x0, #0x8
  30:	mov	x1, x0
  34:	mov	x0, x2
  38:	bl	0 <_ZN4llvm15BitstreamCursor5BlockC1EOS1_>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  58:	ldr	x0, [sp, #32]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  60:	mov	x19, x0
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  6c:	mov	x1, x0
  70:	mov	x0, #0x20                  	// #32
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  78:	mov	x1, x19
  7c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  80:	ldr	x19, [sp, #40]
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  8c:	add	x0, x0, #0x1
  90:	mov	x1, x0
  94:	mov	x0, x19
  98:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  9c:	nop
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4swapERS5_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4swapERS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #32]
  1c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4swapERS5_>
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4swapERS5_>
  28:	mov	x19, x0
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4swapERS5_>
  34:	mov	x1, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4swapERS5_>
  40:	nop
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE3endEv:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x8
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE3endEv>
  1c:	ldr	x0, [sp, #40]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE5beginEv:

0000000000000000 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	str	x0, [sp, #40]
  18:	add	x1, sp, #0x28
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE5beginEv>
  24:	ldr	x0, [sp, #32]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE3endEv:

0000000000000000 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0, #8]
  14:	str	x0, [sp, #40]
  18:	add	x1, sp, #0x28
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE3endEv>
  24:	ldr	x0, [sp, #32]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEC2IPS4_EERKNS0_IT_NS_11__enable_ifIXsrSt10__are_sameISD_SC_E7__valueES9_E6__typeEEE:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEC1IPS4_EERKNS0_IT_NS_11__enable_ifIXsrSt10__are_sameISD_SC_E7__valueES9_E6__typeEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEC1IPS4_EERKNS0_IT_NS_11__enable_ifIXsrSt10__are_sameISD_SC_E7__valueES9_E6__typeEEE>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>
  24:	str	x0, [sp, #72]
  28:	add	x1, sp, #0x48
  2c:	add	x0, sp, #0x30
  30:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>
  34:	str	x0, [sp, #104]
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>
  40:	str	x0, [sp, #80]
  44:	add	x0, sp, #0x50
  48:	ldr	x1, [sp, #104]
  4c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>
  50:	mov	w4, w19
  54:	ldr	x3, [sp, #32]
  58:	ldr	x2, [sp, #40]
  5c:	mov	x1, x0
  60:	ldr	x0, [sp, #56]
  64:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>
  68:	ldr	x0, [sp, #56]
  6c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>
  70:	str	x0, [sp, #96]
  74:	add	x0, sp, #0x60
  78:	ldr	x1, [sp, #104]
  7c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #112
  88:	ret

Disassembly of section .text._ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt4errcPKcDpRKT_:

0000000000000000 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt4errcPKcDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	w0, [sp, #60]
  14:	str	x1, [sp, #48]
  18:	str	x2, [sp, #40]
  1c:	str	x3, [sp, #32]
  20:	ldr	w0, [sp, #60]
  24:	bl	0 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt4errcPKcDpRKT_>
  28:	mov	x8, x19
  2c:	ldr	x4, [sp, #32]
  30:	ldr	x3, [sp, #40]
  34:	ldr	x2, [sp, #48]
  38:	bl	0 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt4errcPKcDpRKT_>
  3c:	mov	x0, x19
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZSt7forwardIcEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIcEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ExpectedImEC2IcEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_mE5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedImEC1IcEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_mE5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	ldrb	w1, [x0, #8]
  20:	and	w1, w1, #0xfffffffe
  24:	strb	w1, [x0, #8]
  28:	ldr	x0, [sp, #56]
  2c:	ldrb	w1, [x0, #8]
  30:	orr	w1, w1, #0x2
  34:	strb	w1, [x0, #8]
  38:	ldr	x0, [sp, #48]
  3c:	bl	0 <_ZN4llvm8ExpectedImEC1IcEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_mE5valueEvE4typeE>
  40:	ldrb	w0, [x0]
  44:	and	x19, x0, #0xff
  48:	ldr	x0, [sp, #56]
  4c:	bl	0 <_ZN4llvm8ExpectedImEC1IcEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_mE5valueEvE4typeE>
  50:	mov	x1, x0
  54:	mov	x0, #0x8                   	// #8
  58:	bl	0 <_ZN4llvm8ExpectedImEC1IcEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS3_mE5valueEvE4typeE>
  5c:	str	x19, [x0]
  60:	nop
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #64
  6c:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjEC2ENS_5ErrorE:

0000000000000000 <_ZN4llvm8ExpectedIjEC1ENS_5ErrorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [x0, #8]
  18:	orr	w1, w1, #0x1
  1c:	strb	w1, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	ldrb	w1, [x0, #8]
  28:	orr	w1, w1, #0x2
  2c:	strb	w1, [x0, #8]
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZN4llvm8ExpectedIjEC1ENS_5ErrorE>
  38:	and	w0, w0, #0xff
  3c:	cmp	w0, #0x0
  40:	b.ne	64 <_ZN4llvm8ExpectedIjEC1ENS_5ErrorE+0x64>  // b.any
  44:	adrp	x0, 0 <_ZN4llvm8ExpectedIjEC1ENS_5ErrorE>
  48:	add	x3, x0, #0x0
  4c:	mov	w2, #0x1ce                 	// #462
  50:	adrp	x0, 0 <_ZN4llvm8ExpectedIjEC1ENS_5ErrorE>
  54:	add	x1, x0, #0x0
  58:	adrp	x0, 0 <_ZN4llvm8ExpectedIjEC1ENS_5ErrorE>
  5c:	add	x0, x0, #0x0
  60:	bl	0 <__assert_fail>
  64:	nop
  68:	ldr	x0, [sp, #24]
  6c:	bl	0 <_ZN4llvm8ExpectedIjEC1ENS_5ErrorE>
  70:	mov	x1, x0
  74:	mov	x0, #0x8                   	// #8
  78:	bl	0 <_ZN4llvm8ExpectedIjEC1ENS_5ErrorE>
  7c:	mov	x8, x0
  80:	ldr	x0, [sp, #16]
  84:	bl	0 <_ZN4llvm8ExpectedIjEC1ENS_5ErrorE>
  88:	nop
  8c:	ldp	x29, x30, [sp], #32
  90:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjEC2IRjEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS4_jE5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedIjEC1IRjEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS4_jE5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	ldrb	w1, [x0, #8]
  20:	and	w1, w1, #0xfffffffe
  24:	strb	w1, [x0, #8]
  28:	ldr	x0, [sp, #56]
  2c:	ldrb	w1, [x0, #8]
  30:	orr	w1, w1, #0x2
  34:	strb	w1, [x0, #8]
  38:	ldr	x0, [sp, #48]
  3c:	bl	0 <_ZN4llvm8ExpectedIjEC1IRjEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS4_jE5valueEvE4typeE>
  40:	ldr	w19, [x0]
  44:	ldr	x0, [sp, #56]
  48:	bl	0 <_ZN4llvm8ExpectedIjEC1IRjEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS4_jE5valueEvE4typeE>
  4c:	mov	x1, x0
  50:	mov	x0, #0x4                   	// #4
  54:	bl	0 <_ZN4llvm8ExpectedIjEC1IRjEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS4_jE5valueEvE4typeE>
  58:	str	w19, [x0]
  5c:	nop
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #64
  68:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm>
  60:	mov	x1, x0
  64:	ldr	x0, [sp, #32]
  68:	ldr	x0, [x0]
  6c:	str	x0, [x1]
  70:	ldr	x19, [sp, #40]
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm>
  7c:	add	x0, x0, #0x1
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm>
  8c:	nop
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplImE6appendEmRKm:

0000000000000000 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  2c:	sub	x0, x19, x0
  30:	ldr	x1, [sp, #48]
  34:	cmp	x1, x0
  38:	cset	w0, hi  // hi = pmore
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	6c <_ZN4llvm15SmallVectorImplImE6appendEmRKm+0x6c>  // b.none
  48:	ldr	x19, [sp, #56]
  4c:	ldr	x0, [sp, #56]
  50:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  54:	mov	x1, x0
  58:	ldr	x0, [sp, #48]
  5c:	add	x0, x1, x0
  60:	mov	x1, x0
  64:	mov	x0, x19
  68:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  6c:	ldr	x0, [sp, #56]
  70:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  74:	ldr	x2, [sp, #40]
  78:	ldr	x1, [sp, #48]
  7c:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  80:	ldr	x19, [sp, #56]
  84:	ldr	x0, [sp, #56]
  88:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  8c:	mov	x1, x0
  90:	ldr	x0, [sp, #48]
  94:	add	x0, x1, x0
  98:	mov	x1, x0
  9c:	mov	x0, x19
  a0:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  a4:	nop
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #64
  b0:	ret

Disassembly of section .text._ZSt11make_sharedIN4llvm13BitCodeAbbrevEJEESt10shared_ptrIT_EDpOT0_:

0000000000000000 <_ZSt11make_sharedIN4llvm13BitCodeAbbrevEJEESt10shared_ptrIT_EDpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZSt11make_sharedIN4llvm13BitCodeAbbrevEJEESt10shared_ptrIT_EDpOT0_>
  18:	add	x0, sp, #0x28
  1c:	mov	x8, x19
  20:	bl	0 <_ZSt11make_sharedIN4llvm13BitCodeAbbrevEJEESt10shared_ptrIT_EDpOT0_>
  24:	add	x0, sp, #0x28
  28:	bl	0 <_ZSt11make_sharedIN4llvm13BitCodeAbbrevEJEESt10shared_ptrIT_EDpOT0_>
  2c:	mov	x0, x19
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC2EOS2_:

0000000000000000 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC1EOS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC1EOS2_>
  20:	mov	x1, x0
  24:	mov	x0, x19
  28:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC1EOS2_>
  2c:	nop
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNKSt19__shared_ptr_accessIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2ELb0ELb0EEptEv:

0000000000000000 <_ZNKSt19__shared_ptr_accessIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2ELb0ELb0EEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt19__shared_ptr_accessIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2ELb0ELb0EEptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRSt10shared_ptrIN4llvm13BitCodeAbbrevEEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRSt10shared_ptrIN4llvm13BitCodeAbbrevEEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE9push_backEOS3_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE9push_backEOS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE9push_backEOS3_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE9push_backEOS3_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2ENS_5ErrorE:

0000000000000000 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1ENS_5ErrorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [x0, #32]
  18:	orr	w1, w1, #0x1
  1c:	strb	w1, [x0, #32]
  20:	ldr	x0, [sp, #24]
  24:	ldrb	w1, [x0, #32]
  28:	orr	w1, w1, #0x2
  2c:	strb	w1, [x0, #32]
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1ENS_5ErrorE>
  38:	and	w0, w0, #0xff
  3c:	cmp	w0, #0x0
  40:	b.ne	64 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1ENS_5ErrorE+0x64>  // b.any
  44:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1ENS_5ErrorE>
  48:	add	x3, x0, #0x0
  4c:	mov	w2, #0x1ce                 	// #462
  50:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1ENS_5ErrorE>
  54:	add	x1, x0, #0x0
  58:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1ENS_5ErrorE>
  5c:	add	x0, x0, #0x0
  60:	bl	0 <__assert_fail>
  64:	nop
  68:	ldr	x0, [sp, #24]
  6c:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1ENS_5ErrorE>
  70:	mov	x1, x0
  74:	mov	x0, #0x8                   	// #8
  78:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1ENS_5ErrorE>
  7c:	mov	x8, x0
  80:	ldr	x0, [sp, #16]
  84:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1ENS_5ErrorE>
  88:	nop
  8c:	ldp	x29, x30, [sp], #32
  90:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEED2Ev:

0000000000000000 <_ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x3, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [x0, #16]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	sub	x0, x1, x0
  28:	asr	x1, x0, #3
  2c:	mov	x0, #0x8ba3                	// #35747
  30:	movk	x0, #0xba2e, lsl #16
  34:	movk	x0, #0xa2e8, lsl #32
  38:	movk	x0, #0x2e8b, lsl #48
  3c:	mul	x0, x1, x0
  40:	mov	x2, x0
  44:	mov	x1, x3
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED1Ev>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED1Ev>
  58:	nop
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x20, [x0, #8]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED1Ev>
  28:	mov	x2, x0
  2c:	mov	x1, x20
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED1Ev>
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED1Ev>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorImLj64EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorImLj64EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x40                  	// #64
  14:	bl	0 <_ZN4llvm11SmallVectorImLj64EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorImLj64EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorImLj64EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorImLj64EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorImLj64EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorImLj64EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorImLj64EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	ldrb	w1, [x0, #8]
  20:	and	w1, w1, #0xfffffffd
  24:	strb	w1, [x0, #8]
  28:	ldr	x0, [sp, #56]
  2c:	ldrb	w0, [x0, #8]
  30:	ubfx	x0, x0, #0, #1
  34:	and	w0, w0, #0xff
  38:	mov	w20, #0x0                   	// #0
  3c:	mov	w21, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	78 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv+0x78>  // b.none
  48:	ldr	x0, [sp, #56]
  4c:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  50:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  54:	mov	x1, x0
  58:	add	x0, sp, #0x40
  5c:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  60:	mov	w20, #0x1                   	// #1
  64:	add	x0, sp, #0x40
  68:	mov	x1, x0
  6c:	mov	x0, x19
  70:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  74:	b	98 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv+0x98>
  78:	add	x0, sp, #0x48
  7c:	mov	x8, x0
  80:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  84:	mov	w21, #0x1                   	// #1
  88:	add	x0, sp, #0x48
  8c:	mov	x1, x0
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  98:	cmp	w21, #0x0
  9c:	b.eq	a8 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv+0xa8>  // b.none
  a0:	add	x0, sp, #0x48
  a4:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  a8:	cmp	w20, #0x0
  ac:	b.eq	b8 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv+0xb8>  // b.none
  b0:	add	x0, sp, #0x40
  b4:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  b8:	mov	x0, x19
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldr	x21, [sp, #32]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2IRKNS_8NoneTypeEEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS9_S3_E5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1IRKNS_8NoneTypeEEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS9_S3_E5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	ldrb	w1, [x0, #32]
  20:	and	w1, w1, #0xfffffffe
  24:	strb	w1, [x0, #32]
  28:	ldr	x0, [sp, #56]
  2c:	ldrb	w1, [x0, #32]
  30:	orr	w1, w1, #0x2
  34:	strb	w1, [x0, #32]
  38:	ldr	x0, [sp, #48]
  3c:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1IRKNS_8NoneTypeEEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS9_S3_E5valueEvE4typeE>
  40:	ldr	w19, [x0]
  44:	ldr	x0, [sp, #56]
  48:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1IRKNS_8NoneTypeEEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS9_S3_E5valueEvE4typeE>
  4c:	mov	x1, x0
  50:	mov	x0, #0x20                  	// #32
  54:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1IRKNS_8NoneTypeEEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS9_S3_E5valueEvE4typeE>
  58:	mov	w1, w19
  5c:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1IRKNS_8NoneTypeEEEOT_PNSt9enable_ifIXsrSt14is_convertibleIS9_S3_E5valueEvE4typeE>
  60:	nop
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #64
  6c:	ret

Disassembly of section .text._ZSt4moveIRN4llvm18BitstreamBlockInfoEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm18BitstreamBlockInfoEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2IS2_EEOT_PNSt9enable_ifIXsrSt14is_convertibleIS6_S3_E5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1IS2_EEOT_PNSt9enable_ifIXsrSt14is_convertibleIS6_S3_E5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	ldrb	w1, [x0, #32]
  20:	and	w1, w1, #0xfffffffe
  24:	strb	w1, [x0, #32]
  28:	ldr	x0, [sp, #56]
  2c:	ldrb	w1, [x0, #32]
  30:	orr	w1, w1, #0x2
  34:	strb	w1, [x0, #32]
  38:	ldr	x0, [sp, #48]
  3c:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1IS2_EEOT_PNSt9enable_ifIXsrSt14is_convertibleIS6_S3_E5valueEvE4typeE>
  40:	mov	x19, x0
  44:	ldr	x0, [sp, #56]
  48:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1IS2_EEOT_PNSt9enable_ifIXsrSt14is_convertibleIS6_S3_E5valueEvE4typeE>
  4c:	mov	x1, x0
  50:	mov	x0, #0x20                  	// #32
  54:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1IS2_EEOT_PNSt9enable_ifIXsrSt14is_convertibleIS6_S3_E5valueEvE4typeE>
  58:	mov	x1, x19
  5c:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC1IS2_EEOT_PNSt9enable_ifIXsrSt14is_convertibleIS6_S3_E5valueEvE4typeE>
  60:	nop
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #64
  6c:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4backEv:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4backEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4backEv>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	mov	x1, #0x1                   	// #1
  20:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4backEv>
  24:	str	x0, [sp, #32]
  28:	add	x0, sp, #0x20
  2c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4backEv>
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE8pop_backEv:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE8pop_backEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0, #8]
  14:	sub	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0, #8]
  20:	ldr	x2, [sp, #24]
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0, #8]
  2c:	mov	x1, x0
  30:	mov	x0, x2
  34:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE8pop_backEv>
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplImE5clearEv:

0000000000000000 <_ZN4llvm15SmallVectorImplImE5clearEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm15SmallVectorImplImE5clearEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm15SmallVectorImplImE5clearEv>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm15SmallVectorImplImE5clearEv>
  30:	ldr	x0, [sp, #40]
  34:	str	wzr, [x0, #8]
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonImvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonImvEixEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonImvEixEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.cc	48 <_ZN4llvm25SmallVectorTemplateCommonImvEixEm+0x48>  // b.lo, b.ul, b.last
  28:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonImvEixEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x95                  	// #149
  34:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonImvEixEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonImvEixEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonImvEixEm>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #16]
  58:	lsl	x0, x0, #3
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EOS6_:

0000000000000000 <_ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1EOS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldr	w1, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	w1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	add	x2, x0, #0x8
  28:	ldr	x0, [sp, #16]
  2c:	add	x0, x0, #0x8
  30:	mov	x1, x0
  34:	mov	x0, x2
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZSt9make_pairIjRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt4pairINSt17__decay_and_stripIT_E6__typeENS8_IT0_E6__typeEEOS9_OSC_:

0000000000000000 <_ZSt9make_pairIjRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt4pairINSt17__decay_and_stripIT_E6__typeENS8_IT0_E6__typeEEOS9_OSC_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt9make_pairIjRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt4pairINSt17__decay_and_stripIT_E6__typeENS8_IT0_E6__typeEEOS9_OSC_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZSt9make_pairIjRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt4pairINSt17__decay_and_stripIT_E6__typeENS8_IT0_E6__typeEEOS9_OSC_>
  2c:	mov	x2, x0
  30:	mov	x1, x20
  34:	mov	x0, x19
  38:	bl	0 <_ZSt9make_pairIjRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt4pairINSt17__decay_and_stripIT_E6__typeENS8_IT0_E6__typeEEOS9_OSC_>
  3c:	mov	x0, x19
  40:	ldp	x19, x20, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE9push_backEOS7_:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE9push_backEOS7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE9push_backEOS7_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE9push_backEOS7_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE3endEv>
  24:	lsl	x0, x0, #4
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE13destroy_rangeEPS1_S3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE13destroy_rangeEPS1_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x10                  	// #16
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm7support6endian4readImLm1EEET_PKvNS0_10endiannessE:

0000000000000000 <_ZN4llvm7support6endian4readImLm1EEET_PKvNS0_10endiannessE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0]
  18:	str	x0, [sp, #40]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	w1, [sp, #20]
  24:	bl	0 <_ZN4llvm7support6endian4readImLm1EEET_PKvNS0_10endiannessE>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1EPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1EPS1_>
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1EPS1_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #16]
  28:	str	x0, [x1]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm13ErrorInfoBaseEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm13ErrorInfoBaseEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_+0x2c>  // b.none
  1c:	ldr	x1, [x0]
  20:	add	x1, x1, #0x8
  24:	ldr	x1, [x1]
  28:	blr	x1
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm13ErrorInfoBaseEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm13ErrorInfoBaseEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_EEPS1_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1IS3_EEPS1_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1IS3_EEPS1_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1IS3_EEPS1_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv:

0000000000000000 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	mov	w1, #0xffffffff            	// #-1
  18:	bl	0 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv>
  1c:	cmp	w0, #0x1
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	cmp	w0, #0x0
  2c:	b.eq	84 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv+0x84>  // b.none
  30:	ldr	x0, [sp, #24]
  34:	ldr	x0, [x0]
  38:	add	x0, x0, #0x10
  3c:	ldr	x1, [x0]
  40:	ldr	x0, [sp, #24]
  44:	blr	x1
  48:	ldr	x0, [sp, #24]
  4c:	add	x0, x0, #0xc
  50:	mov	w1, #0xffffffff            	// #-1
  54:	bl	0 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv>
  58:	cmp	w0, #0x1
  5c:	cset	w0, eq  // eq = none
  60:	and	w0, w0, #0xff
  64:	cmp	w0, #0x0
  68:	b.eq	84 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv+0x84>  // b.none
  6c:	ldr	x0, [sp, #24]
  70:	ldr	x0, [x0]
  74:	add	x0, x0, #0x18
  78:	ldr	x1, [x0]
  7c:	ldr	x0, [sp, #24]
  80:	blr	x1
  84:	nop
  88:	ldp	x29, x30, [sp], #32
  8c:	ret

Disassembly of section .text._ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2Ev:

0000000000000000 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5beginEv:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	str	x0, [sp, #40]
  18:	add	x1, sp, #0x28
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5beginEv>
  24:	ldr	x0, [sp, #32]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE3endEv:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0, #8]
  14:	str	x0, [sp, #40]
  18:	add	x1, sp, #0x28
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE3endEv>
  24:	ldr	x0, [sp, #32]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxxeqIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_:

0000000000000000 <_ZN9__gnu_cxxeqIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxeqIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxeqIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
  28:	ldr	x0, [x0]
  2c:	cmp	x19, x0
  30:	cset	w0, eq  // eq = none
  34:	and	w0, w0, #0xff
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEmiEl:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEmiEl>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x2, [x0]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x1
  20:	lsl	x0, x0, #1
  24:	add	x0, x0, x1
  28:	lsl	x0, x0, #2
  2c:	sub	x0, x0, x1
  30:	lsl	x0, x0, #3
  34:	neg	x0, x0
  38:	add	x0, x2, x0
  3c:	str	x0, [sp, #40]
  40:	add	x1, sp, #0x28
  44:	add	x0, sp, #0x20
  48:	bl	0 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEmiEl>
  4c:	ldr	x0, [sp, #32]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE9constructIS2_JEEEvRS3_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE9constructIS2_JEEEvRS3_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE9constructIS2_JEEEvRS3_PT_DpOT0_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE3endEv:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x8
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE3endEv>
  1c:	ldr	x0, [sp, #40]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE15_S_use_relocateEv:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE15_S_use_relocateEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE15_S_use_relocateEv>
   c:	and	w0, w0, #0xff
  10:	ldp	x29, x30, [sp], #32
  14:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x10
   4:	strb	w0, [sp, #8]
   8:	mov	w0, #0x1                   	// #1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	adrp	x0, 0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  18:	add	x2, x0, #0x0
  1c:	mov	x1, #0x1                   	// #1
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  28:	str	x0, [sp, #96]
  2c:	ldr	x0, [sp, #40]
  30:	ldr	x0, [x0]
  34:	str	x0, [sp, #88]
  38:	ldr	x0, [sp, #40]
  3c:	ldr	x0, [x0, #8]
  40:	str	x0, [sp, #80]
  44:	ldr	x0, [sp, #40]
  48:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  4c:	str	x0, [sp, #56]
  50:	add	x1, sp, #0x38
  54:	add	x0, sp, #0x20
  58:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  5c:	str	x0, [sp, #72]
  60:	ldr	x0, [sp, #40]
  64:	ldr	x1, [sp, #96]
  68:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  6c:	str	x0, [sp, #64]
  70:	ldr	x0, [sp, #64]
  74:	str	x0, [sp, #104]
  78:	ldr	x2, [sp, #40]
  7c:	ldr	x1, [sp, #72]
  80:	mov	x0, x1
  84:	lsl	x0, x0, #1
  88:	add	x0, x0, x1
  8c:	lsl	x0, x0, #2
  90:	sub	x0, x0, x1
  94:	lsl	x0, x0, #3
  98:	mov	x1, x0
  9c:	ldr	x0, [sp, #64]
  a0:	add	x0, x0, x1
  a4:	mov	x1, x0
  a8:	mov	x0, x2
  ac:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  b0:	str	xzr, [sp, #104]
  b4:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  b8:	and	w0, w0, #0xff
  bc:	cmp	w0, #0x0
  c0:	b.eq	12c <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x12c>  // b.none
  c4:	add	x0, sp, #0x20
  c8:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  cc:	ldr	x19, [x0]
  d0:	ldr	x0, [sp, #40]
  d4:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  d8:	mov	x3, x0
  dc:	ldr	x2, [sp, #64]
  e0:	mov	x1, x19
  e4:	ldr	x0, [sp, #88]
  e8:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  ec:	str	x0, [sp, #104]
  f0:	ldr	x0, [sp, #104]
  f4:	add	x0, x0, #0x58
  f8:	str	x0, [sp, #104]
  fc:	add	x0, sp, #0x20
 100:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 104:	ldr	x19, [x0]
 108:	ldr	x0, [sp, #40]
 10c:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 110:	mov	x3, x0
 114:	ldr	x2, [sp, #104]
 118:	ldr	x1, [sp, #80]
 11c:	mov	x0, x19
 120:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 124:	str	x0, [sp, #104]
 128:	b	190 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x190>
 12c:	add	x0, sp, #0x20
 130:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 134:	ldr	x19, [x0]
 138:	ldr	x0, [sp, #40]
 13c:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 140:	mov	x3, x0
 144:	ldr	x2, [sp, #64]
 148:	mov	x1, x19
 14c:	ldr	x0, [sp, #88]
 150:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 154:	str	x0, [sp, #104]
 158:	ldr	x0, [sp, #104]
 15c:	add	x0, x0, #0x58
 160:	str	x0, [sp, #104]
 164:	add	x0, sp, #0x20
 168:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 16c:	ldr	x19, [x0]
 170:	ldr	x0, [sp, #40]
 174:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 178:	mov	x3, x0
 17c:	ldr	x2, [sp, #104]
 180:	ldr	x1, [sp, #80]
 184:	mov	x0, x19
 188:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 18c:	str	x0, [sp, #104]
 190:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 194:	and	w0, w0, #0xff
 198:	eor	w0, w0, #0x1
 19c:	and	w0, w0, #0xff
 1a0:	cmp	w0, #0x0
 1a4:	b.eq	1c0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x1c0>  // b.none
 1a8:	ldr	x0, [sp, #40]
 1ac:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1b0:	mov	x2, x0
 1b4:	ldr	x1, [sp, #80]
 1b8:	ldr	x0, [sp, #88]
 1bc:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1c0:	ldr	x3, [sp, #40]
 1c4:	ldr	x0, [sp, #40]
 1c8:	ldr	x1, [x0, #16]
 1cc:	ldr	x0, [sp, #88]
 1d0:	sub	x0, x1, x0
 1d4:	asr	x1, x0, #3
 1d8:	mov	x0, #0x8ba3                	// #35747
 1dc:	movk	x0, #0xba2e, lsl #16
 1e0:	movk	x0, #0xa2e8, lsl #32
 1e4:	movk	x0, #0x2e8b, lsl #48
 1e8:	mul	x0, x1, x0
 1ec:	mov	x2, x0
 1f0:	ldr	x1, [sp, #88]
 1f4:	mov	x0, x3
 1f8:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 1fc:	ldr	x0, [sp, #40]
 200:	ldr	x1, [sp, #64]
 204:	str	x1, [x0]
 208:	ldr	x0, [sp, #40]
 20c:	ldr	x1, [sp, #104]
 210:	str	x1, [x0, #8]
 214:	ldr	x1, [sp, #96]
 218:	mov	x0, x1
 21c:	lsl	x0, x0, #1
 220:	add	x0, x0, x1
 224:	lsl	x0, x0, #2
 228:	sub	x0, x0, x1
 22c:	lsl	x0, x0, #3
 230:	mov	x1, x0
 234:	ldr	x0, [sp, #64]
 238:	add	x1, x0, x1
 23c:	ldr	x0, [sp, #40]
 240:	str	x1, [x0, #16]
 244:	nop
 248:	ldr	x19, [sp, #16]
 24c:	ldp	x29, x30, [sp], #112
 250:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEmiEl:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEmiEl>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x2, [x0]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x1
  20:	lsl	x0, x0, #1
  24:	add	x0, x0, x1
  28:	lsl	x0, x0, #2
  2c:	sub	x0, x0, x1
  30:	lsl	x0, x0, #3
  34:	neg	x0, x0
  38:	add	x0, x2, x0
  3c:	str	x0, [sp, #40]
  40:	add	x1, sp, #0x28
  44:	add	x0, sp, #0x20
  48:	bl	0 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEmiEl>
  4c:	ldr	x0, [sp, #32]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE15assertIsCheckedEv:

0000000000000000 <_ZN4llvm8ExpectedImE15assertIsCheckedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	ubfx	x0, x0, #1, #1
  18:	and	w0, w0, #0xff
  1c:	and	x0, x0, #0xff
  20:	cmp	x0, #0x0
  24:	b.eq	30 <_ZN4llvm8ExpectedImE15assertIsCheckedEv+0x30>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm8ExpectedImE15assertIsCheckedEv>
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE10getStorageEv:

0000000000000000 <_ZN4llvm8ExpectedImE10getStorageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	ubfx	x0, x0, #0, #1
  18:	and	w0, w0, #0xff
  1c:	eor	w0, w0, #0x1
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.ne	4c <_ZN4llvm8ExpectedImE10getStorageEv+0x4c>  // b.any
  2c:	adrp	x0, 0 <_ZN4llvm8ExpectedImE10getStorageEv>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0x272                 	// #626
  38:	adrp	x0, 0 <_ZN4llvm8ExpectedImE10getStorageEv>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZN4llvm8ExpectedImE10getStorageEv>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #24]
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE15getErrorStorageEv:

0000000000000000 <_ZN4llvm8ExpectedImE15getErrorStorageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	ubfx	x0, x0, #0, #1
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	44 <_ZN4llvm8ExpectedImE15getErrorStorageEv+0x44>  // b.any
  24:	adrp	x0, 0 <_ZN4llvm8ExpectedImE15getErrorStorageEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x27c                 	// #636
  30:	adrp	x0, 0 <_ZN4llvm8ExpectedImE15getErrorStorageEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm8ExpectedImE15getErrorStorageEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #24]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZSt4moveIRN4llvm8ExpectedImEEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm8ExpectedImEEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE:

0000000000000000 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	ldrb	w0, [x0, #8]
  1c:	ubfx	x0, x0, #0, #1
  20:	and	w2, w0, #0xff
  24:	ldr	x1, [sp, #40]
  28:	ldrb	w0, [x1, #8]
  2c:	bfxil	w0, w2, #0, #1
  30:	strb	w0, [x1, #8]
  34:	ldr	x0, [sp, #40]
  38:	ldrb	w1, [x0, #8]
  3c:	orr	w1, w1, #0x2
  40:	strb	w1, [x0, #8]
  44:	ldr	x0, [sp, #32]
  48:	ldrb	w1, [x0, #8]
  4c:	and	w1, w1, #0xfffffffd
  50:	strb	w1, [x0, #8]
  54:	ldr	x0, [sp, #40]
  58:	ldrb	w0, [x0, #8]
  5c:	ubfx	x0, x0, #0, #1
  60:	and	w0, w0, #0xff
  64:	eor	w0, w0, #0x1
  68:	and	w0, w0, #0xff
  6c:	cmp	w0, #0x0
  70:	b.eq	a0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE+0xa0>  // b.none
  74:	ldr	x0, [sp, #32]
  78:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  7c:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  80:	ldr	x19, [x0]
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  8c:	mov	x1, x0
  90:	mov	x0, #0x8                   	// #8
  94:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  98:	str	x19, [x0]
  9c:	b	cc <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE+0xcc>
  a0:	ldr	x0, [sp, #32]
  a4:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  a8:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  ac:	mov	x19, x0
  b0:	ldr	x0, [sp, #40]
  b4:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  b8:	mov	x1, x0
  bc:	mov	x0, #0x8                   	// #8
  c0:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  c4:	mov	x1, x19
  c8:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  cc:	nop
  d0:	ldr	x19, [sp, #16]
  d4:	ldp	x29, x30, [sp], #48
  d8:	ret

Disassembly of section .text._ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt10error_codePKcDpRKT_:

0000000000000000 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt10error_codePKcDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	stp	x0, x1, [sp, #64]
  14:	str	x2, [sp, #56]
  18:	str	x3, [sp, #48]
  1c:	str	x4, [sp, #40]
  20:	add	x0, sp, #0x80
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  28:	add	x1, sp, #0x80
  2c:	add	x0, sp, #0x50
  30:	bl	0 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt10error_codePKcDpRKT_>
  34:	add	x0, sp, #0xa0
  38:	mov	x8, x0
  3c:	ldr	x2, [sp, #40]
  40:	ldr	x1, [sp, #48]
  44:	ldr	x0, [sp, #56]
  48:	bl	0 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt10error_codePKcDpRKT_>
  4c:	add	x1, sp, #0xa0
  50:	add	x0, sp, #0x50
  54:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
  58:	add	x0, sp, #0x50
  5c:	bl	0 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt10error_codePKcDpRKT_>
  60:	mov	x2, x0
  64:	add	x0, sp, #0x40
  68:	mov	x8, x19
  6c:	mov	x1, x0
  70:	mov	x0, x2
  74:	bl	0 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt10error_codePKcDpRKT_>
  78:	add	x0, sp, #0x50
  7c:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  80:	add	x0, sp, #0x80
  84:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  88:	nop
  8c:	mov	x0, x19
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #192
  98:	ret

Disassembly of section .text._ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt10error_codePKcDpRKT_:

0000000000000000 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt10error_codePKcDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	stp	x0, x1, [sp, #64]
  14:	str	x2, [sp, #56]
  18:	str	x3, [sp, #48]
  1c:	str	x4, [sp, #40]
  20:	add	x0, sp, #0x88
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  28:	add	x1, sp, #0x88
  2c:	add	x0, sp, #0x58
  30:	bl	0 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt10error_codePKcDpRKT_>
  34:	add	x0, sp, #0xa8
  38:	mov	x8, x0
  3c:	ldr	x2, [sp, #40]
  40:	ldr	x1, [sp, #48]
  44:	ldr	x0, [sp, #56]
  48:	bl	0 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt10error_codePKcDpRKT_>
  4c:	add	x1, sp, #0xa8
  50:	add	x0, sp, #0x58
  54:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
  58:	add	x0, sp, #0x58
  5c:	bl	0 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt10error_codePKcDpRKT_>
  60:	mov	x2, x0
  64:	add	x0, sp, #0x40
  68:	mov	x8, x19
  6c:	mov	x1, x0
  70:	mov	x0, x2
  74:	bl	0 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt10error_codePKcDpRKT_>
  78:	add	x0, sp, #0x58
  7c:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  80:	add	x0, sp, #0x88
  84:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  88:	nop
  8c:	mov	x0, x19
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #192
  98:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE:

0000000000000000 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	ldrb	w0, [x0, #8]
  1c:	ubfx	x0, x0, #0, #1
  20:	and	w2, w0, #0xff
  24:	ldr	x1, [sp, #40]
  28:	ldrb	w0, [x1, #8]
  2c:	bfxil	w0, w2, #0, #1
  30:	strb	w0, [x1, #8]
  34:	ldr	x0, [sp, #40]
  38:	ldrb	w1, [x0, #8]
  3c:	orr	w1, w1, #0x2
  40:	strb	w1, [x0, #8]
  44:	ldr	x0, [sp, #32]
  48:	ldrb	w1, [x0, #8]
  4c:	and	w1, w1, #0xfffffffd
  50:	strb	w1, [x0, #8]
  54:	ldr	x0, [sp, #40]
  58:	ldrb	w0, [x0, #8]
  5c:	ubfx	x0, x0, #0, #1
  60:	and	w0, w0, #0xff
  64:	eor	w0, w0, #0x1
  68:	and	w0, w0, #0xff
  6c:	cmp	w0, #0x0
  70:	b.eq	a4 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE+0xa4>  // b.none
  74:	ldr	x0, [sp, #32]
  78:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  7c:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  80:	ldr	x0, [x0]
  84:	mov	w19, w0
  88:	ldr	x0, [sp, #40]
  8c:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  90:	mov	x1, x0
  94:	mov	x0, #0x4                   	// #4
  98:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  9c:	str	w19, [x0]
  a0:	b	d0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE+0xd0>
  a4:	ldr	x0, [sp, #32]
  a8:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  ac:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  b0:	mov	x19, x0
  b4:	ldr	x0, [sp, #40]
  b8:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  bc:	mov	x1, x0
  c0:	mov	x0, #0x8                   	// #8
  c4:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  c8:	mov	x1, x19
  cc:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  d0:	nop
  d4:	ldr	x19, [sp, #16]
  d8:	ldp	x29, x30, [sp], #48
  dc:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE15assertIsCheckedEv:

0000000000000000 <_ZN4llvm8ExpectedIjE15assertIsCheckedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	ubfx	x0, x0, #1, #1
  18:	and	w0, w0, #0xff
  1c:	and	x0, x0, #0xff
  20:	cmp	x0, #0x0
  24:	b.eq	30 <_ZN4llvm8ExpectedIjE15assertIsCheckedEv+0x30>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm8ExpectedIjE15assertIsCheckedEv>
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE10getStorageEv:

0000000000000000 <_ZN4llvm8ExpectedIjE10getStorageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	ubfx	x0, x0, #0, #1
  18:	and	w0, w0, #0xff
  1c:	eor	w0, w0, #0x1
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.ne	4c <_ZN4llvm8ExpectedIjE10getStorageEv+0x4c>  // b.any
  2c:	adrp	x0, 0 <_ZN4llvm8ExpectedIjE10getStorageEv>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0x272                 	// #626
  38:	adrp	x0, 0 <_ZN4llvm8ExpectedIjE10getStorageEv>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZN4llvm8ExpectedIjE10getStorageEv>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #24]
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE15getErrorStorageEv:

0000000000000000 <_ZN4llvm8ExpectedIjE15getErrorStorageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	ubfx	x0, x0, #0, #1
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	44 <_ZN4llvm8ExpectedIjE15getErrorStorageEv+0x44>  // b.any
  24:	adrp	x0, 0 <_ZN4llvm8ExpectedIjE15getErrorStorageEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x27c                 	// #636
  30:	adrp	x0, 0 <_ZN4llvm8ExpectedIjE15getErrorStorageEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm8ExpectedIjE15getErrorStorageEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #24]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZSt4moveIRN4llvm8ExpectedIjEEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm8ExpectedIjEEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE:

0000000000000000 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	ldrb	w0, [x0, #8]
  1c:	ubfx	x0, x0, #0, #1
  20:	and	w2, w0, #0xff
  24:	ldr	x1, [sp, #40]
  28:	ldrb	w0, [x1, #8]
  2c:	bfxil	w0, w2, #0, #1
  30:	strb	w0, [x1, #8]
  34:	ldr	x0, [sp, #40]
  38:	ldrb	w1, [x0, #8]
  3c:	orr	w1, w1, #0x2
  40:	strb	w1, [x0, #8]
  44:	ldr	x0, [sp, #32]
  48:	ldrb	w1, [x0, #8]
  4c:	and	w1, w1, #0xfffffffd
  50:	strb	w1, [x0, #8]
  54:	ldr	x0, [sp, #40]
  58:	ldrb	w0, [x0, #8]
  5c:	ubfx	x0, x0, #0, #1
  60:	and	w0, w0, #0xff
  64:	eor	w0, w0, #0x1
  68:	and	w0, w0, #0xff
  6c:	cmp	w0, #0x0
  70:	b.eq	a0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE+0xa0>  // b.none
  74:	ldr	x0, [sp, #32]
  78:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  7c:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  80:	ldr	w19, [x0]
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  8c:	mov	x1, x0
  90:	mov	x0, #0x4                   	// #4
  94:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  98:	str	w19, [x0]
  9c:	b	cc <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE+0xcc>
  a0:	ldr	x0, [sp, #32]
  a4:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  a8:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  ac:	mov	x19, x0
  b0:	ldr	x0, [sp, #40]
  b4:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  b8:	mov	x1, x0
  bc:	mov	x0, #0x8                   	// #8
  c0:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  c4:	mov	x1, x19
  c8:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  cc:	nop
  d0:	ldr	x19, [sp, #16]
  d4:	ldp	x29, x30, [sp], #48
  d8:	ret

Disassembly of section .text._ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE:

0000000000000000 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE>
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.ne	64 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE+0x64>  // b.any
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE>
  3c:	ldr	x0, [sp, #32]
  40:	bl	0 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE>
  44:	mov	x19, x0
  48:	ldr	x0, [sp, #40]
  4c:	mov	x1, x0
  50:	mov	x0, #0x10                  	// #16
  54:	bl	0 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE>
  58:	mov	x1, x19
  5c:	bl	0 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE>
  60:	b	68 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE+0x68>
  64:	nop
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE:

0000000000000000 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE>
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.ne	64 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE+0x64>  // b.any
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE>
  3c:	ldr	x0, [sp, #32]
  40:	bl	0 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE>
  44:	mov	x19, x0
  48:	ldr	x0, [sp, #40]
  4c:	mov	x1, x0
  50:	mov	x0, #0x10                  	// #16
  54:	bl	0 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE>
  58:	mov	x1, x19
  5c:	bl	0 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE>
  60:	b	68 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE+0x68>
  64:	nop
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2Ev:

0000000000000000 <_ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_dataC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	xzr, [x0, #16]
  20:	nop
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13_M_deallocateEPS3_m:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13_M_deallocateEPS3_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13_M_deallocateEPS3_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13_M_deallocateEPS3_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES3_EvT_S5_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES3_EvT_S5_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES3_EvT_S5_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE3endEv>
  24:	lsl	x0, x0, #5
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE13destroy_rangeEPS2_S4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #24]
  14:	ldr	x0, [sp, #16]
  18:	cmp	x1, x0
  1c:	b.eq	38 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE13destroy_rangeEPS2_S4_+0x38>  // b.none
  20:	ldr	x0, [sp, #16]
  24:	sub	x0, x0, #0x20
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE13destroy_rangeEPS2_S4_>
  34:	b	10 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE13destroy_rangeEPS2_S4_+0x10>
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	ubfx	x0, x0, #0, #1
  18:	and	w0, w0, #0xff
  1c:	eor	w0, w0, #0x1
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.ne	4c <_ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv+0x4c>  // b.any
  2c:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0x272                 	// #626
  38:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #24]
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZSt7forwardIN4llvm14BitstreamEntryEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm14BitstreamEntryEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEE15assertIsCheckedEv:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15assertIsCheckedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	ubfx	x0, x0, #1, #1
  18:	and	w0, w0, #0xff
  1c:	and	x0, x0, #0xff
  20:	cmp	x0, #0x0
  24:	b.eq	30 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15assertIsCheckedEv+0x30>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15assertIsCheckedEv>
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	ubfx	x0, x0, #0, #1
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	44 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv+0x44>  // b.any
  24:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x27c                 	// #636
  30:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #24]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZSt4moveIRN4llvm8ExpectedINS0_14BitstreamEntryEEEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRN4llvm8ExpectedINS0_14BitstreamEntryEEEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	ldrb	w0, [x0, #8]
  1c:	ubfx	x0, x0, #0, #1
  20:	and	w2, w0, #0xff
  24:	ldr	x1, [sp, #40]
  28:	ldrb	w0, [x1, #8]
  2c:	bfxil	w0, w2, #0, #1
  30:	strb	w0, [x1, #8]
  34:	ldr	x0, [sp, #40]
  38:	ldrb	w1, [x0, #8]
  3c:	orr	w1, w1, #0x2
  40:	strb	w1, [x0, #8]
  44:	ldr	x0, [sp, #32]
  48:	ldrb	w1, [x0, #8]
  4c:	and	w1, w1, #0xfffffffd
  50:	strb	w1, [x0, #8]
  54:	ldr	x0, [sp, #40]
  58:	ldrb	w0, [x0, #8]
  5c:	ubfx	x0, x0, #0, #1
  60:	and	w0, w0, #0xff
  64:	eor	w0, w0, #0x1
  68:	and	w0, w0, #0xff
  6c:	cmp	w0, #0x0
  70:	b.eq	a8 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE+0xa8>  // b.none
  74:	ldr	x0, [sp, #32]
  78:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  7c:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  80:	mov	x19, x0
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  8c:	mov	x1, x0
  90:	mov	x0, #0x8                   	// #8
  94:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  98:	mov	x1, x0
  9c:	ldr	x0, [x19]
  a0:	str	x0, [x1]
  a4:	b	d4 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE+0xd4>
  a8:	ldr	x0, [sp, #32]
  ac:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  b0:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  b4:	mov	x19, x0
  b8:	ldr	x0, [sp, #40]
  bc:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  c0:	mov	x1, x0
  c4:	mov	x0, #0x8                   	// #8
  c8:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  cc:	mov	x1, x19
  d0:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  d4:	nop
  d8:	ldr	x19, [sp, #16]
  dc:	ldp	x29, x30, [sp], #48
  e0:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	strb	w2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	add	x1, sp, #0x58
  20:	mov	x8, x1
  24:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  28:	add	x1, sp, #0x58
  2c:	add	x0, sp, #0x40
  30:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  34:	add	x0, sp, #0x58
  38:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x1, [sp, #48]
  44:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  48:	ldr	x1, [sp, #48]
  4c:	add	x0, sp, #0x40
  50:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  54:	ldr	x0, [sp, #56]
  58:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  5c:	mov	x19, x0
  60:	ldr	x0, [sp, #48]
  64:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  68:	mov	x1, x0
  6c:	mov	x0, x19
  70:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  74:	add	x0, sp, #0x40
  78:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  7c:	nop
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #96
  88:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x1, [sp, #32]
  18:	mov	x0, #0xffffffff            	// #4294967295
  1c:	cmp	x1, x0
  20:	b.ls	34 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm+0x34>  // b.plast
  24:	mov	w1, #0x1                   	// #1
  28:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  2c:	add	x0, x0, #0x0
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  3c:	add	x0, x0, #0x2
  40:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  44:	str	x0, [sp, #56]
  48:	add	x1, sp, #0x20
  4c:	add	x0, sp, #0x38
  50:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  54:	mov	x2, x0
  58:	mov	x0, #0xffffffff            	// #4294967295
  5c:	str	x0, [sp, #64]
  60:	add	x0, sp, #0x40
  64:	mov	x1, x0
  68:	mov	x0, x2
  6c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  70:	ldr	x0, [x0]
  74:	str	x0, [sp, #56]
  78:	ldr	x0, [sp, #56]
  7c:	lsl	x0, x0, #5
  80:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  84:	str	x0, [sp, #72]
  88:	ldr	x0, [sp, #40]
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  90:	mov	x19, x0
  94:	ldr	x0, [sp, #40]
  98:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  9c:	ldr	x2, [sp, #72]
  a0:	mov	x1, x0
  a4:	mov	x0, x19
  a8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  ac:	ldr	x0, [sp, #40]
  b0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  b4:	mov	x19, x0
  b8:	ldr	x0, [sp, #40]
  bc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  c0:	mov	x1, x0
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  cc:	ldr	x0, [sp, #40]
  d0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  d4:	and	w0, w0, #0xff
  d8:	eor	w0, w0, #0x1
  dc:	and	w0, w0, #0xff
  e0:	cmp	w0, #0x0
  e4:	b.eq	f4 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm+0xf4>  // b.none
  e8:	ldr	x0, [sp, #40]
  ec:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  f0:	bl	0 <free>
  f4:	ldr	x0, [sp, #40]
  f8:	ldr	x1, [sp, #72]
  fc:	str	x1, [x0]
 100:	ldr	x0, [sp, #56]
 104:	mov	w1, w0
 108:	ldr	x0, [sp, #40]
 10c:	str	w1, [x0, #12]
 110:	nop
 114:	ldr	x19, [sp, #16]
 118:	ldp	x29, x30, [sp], #80
 11c:	ret

Disassembly of section .text._ZSt4moveIRN4llvm15BitstreamCursor5BlockEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm15BitstreamCursor5BlockEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2EOS6_:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC1EOS6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC1EOS6_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC1EOS6_>
  28:	ldr	x19, [sp, #40]
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC1EOS6_>
  34:	mov	x1, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC1EOS6_>
  40:	nop
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>
  18:	add	x0, sp, #0x28
  1c:	ldr	x1, [sp, #24]
  20:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>
  30:	add	x0, sp, #0x28
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>
  40:	nop
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN9__gnu_cxx14__alloc_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEES4_E10_S_on_swapERS5_S7_:

0000000000000000 <_ZN9__gnu_cxx14__alloc_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEES4_E10_S_on_swapERS5_S7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN9__gnu_cxx14__alloc_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEES4_E10_S_on_swapERS5_S7_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEC1ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEC2ERKS6_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEC1ERKS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6cbeginEv:

0000000000000000 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6cbeginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	str	x0, [sp, #40]
  18:	add	x1, sp, #0x28
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6cbeginEv>
  24:	ldr	x0, [sp, #32]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSD_SG_:

0000000000000000 <_ZN9__gnu_cxxmiIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSD_SG_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSD_SG_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSD_SG_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	asr	x0, x0, #4
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE5beginEv:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE5beginEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEplEl:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEplEl>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0]
  18:	ldr	x0, [sp, #16]
  1c:	lsl	x0, x0, #4
  20:	add	x0, x1, x0
  24:	str	x0, [sp, #40]
  28:	add	x1, sp, #0x28
  2c:	add	x0, sp, #0x20
  30:	bl	0 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEplEl>
  34:	ldr	x0, [sp, #32]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE18_M_insert_dispatchIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St12__false_type:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE18_M_insert_dispatchIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St12__false_type>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #72]
  10:	str	x1, [sp, #64]
  14:	str	x2, [sp, #56]
  18:	str	x3, [sp, #48]
  1c:	strb	w4, [sp, #40]
  20:	add	x0, sp, #0x38
  24:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE18_M_insert_dispatchIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St12__false_type>
  28:	mov	w4, w19
  2c:	ldr	x3, [sp, #48]
  30:	ldr	x2, [sp, #56]
  34:	ldr	x1, [sp, #64]
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE18_M_insert_dispatchIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St12__false_type>
  40:	nop
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #96
  4c:	ret

Disassembly of section .text._ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt10error_codePKcDpRKT_:

0000000000000000 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt10error_codePKcDpRKT_>:
   0:	stp	x29, x30, [sp, #-192]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	stp	x0, x1, [sp, #64]
  14:	str	x2, [sp, #56]
  18:	str	x3, [sp, #48]
  1c:	str	x4, [sp, #40]
  20:	add	x0, sp, #0x80
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  28:	add	x1, sp, #0x80
  2c:	add	x0, sp, #0x50
  30:	bl	0 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt10error_codePKcDpRKT_>
  34:	add	x0, sp, #0xa0
  38:	mov	x8, x0
  3c:	ldr	x2, [sp, #40]
  40:	ldr	x1, [sp, #48]
  44:	ldr	x0, [sp, #56]
  48:	bl	0 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt10error_codePKcDpRKT_>
  4c:	add	x1, sp, #0xa0
  50:	add	x0, sp, #0x50
  54:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
  58:	add	x0, sp, #0x50
  5c:	bl	0 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt10error_codePKcDpRKT_>
  60:	mov	x2, x0
  64:	add	x0, sp, #0x40
  68:	mov	x8, x19
  6c:	mov	x1, x0
  70:	mov	x0, x2
  74:	bl	0 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt10error_codePKcDpRKT_>
  78:	add	x0, sp, #0x50
  7c:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  80:	add	x0, sp, #0x80
  84:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  88:	nop
  8c:	mov	x0, x19
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #192
  98:	ret

Disassembly of section .text._ZSt7forwardIRjEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRjEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseImLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x8                   	// #8
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonImvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonImvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonImvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonImvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZSt20uninitialized_fill_nIPmmmET_S1_T0_RKT1_:

0000000000000000 <_ZSt20uninitialized_fill_nIPmmmET_S1_T0_RKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt20uninitialized_fill_nIPmmmET_S1_T0_RKT1_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNSaIN4llvm13BitCodeAbbrevEEC2Ev:

0000000000000000 <_ZNSaIN4llvm13BitCodeAbbrevEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaIN4llvm13BitCodeAbbrevEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSaIN4llvm13BitCodeAbbrevEED2Ev:

0000000000000000 <_ZNSaIN4llvm13BitCodeAbbrevEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaIN4llvm13BitCodeAbbrevEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt15allocate_sharedIN4llvm13BitCodeAbbrevESaIS1_EJEESt10shared_ptrIT_ERKT0_DpOT1_:

0000000000000000 <_ZSt15allocate_sharedIN4llvm13BitCodeAbbrevESaIS1_EJEESt10shared_ptrIT_ERKT0_DpOT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	mov	x1, x0
  1c:	mov	x0, x19
  20:	bl	0 <_ZSt15allocate_sharedIN4llvm13BitCodeAbbrevESaIS1_EJEESt10shared_ptrIT_ERKT0_DpOT1_>
  24:	mov	x0, x19
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC2EOS4_:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC1EOS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldr	x1, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	add	x0, x0, #0x8
  28:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC1EOS4_>
  2c:	ldr	x0, [sp, #24]
  30:	add	x2, x0, #0x8
  34:	ldr	x0, [sp, #16]
  38:	add	x0, x0, #0x8
  3c:	mov	x1, x0
  40:	mov	x0, x2
  44:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC1EOS4_>
  48:	ldr	x0, [sp, #16]
  4c:	str	xzr, [x0]
  50:	nop
  54:	ldp	x29, x30, [sp], #32
  58:	ret

Disassembly of section .text._ZNKSt19__shared_ptr_accessIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2ELb0ELb0EE6_M_getEv:

0000000000000000 <_ZNKSt19__shared_ptr_accessIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2ELb0ELb0EE6_M_getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt19__shared_ptr_accessIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2ELb0ELb0EE6_M_getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [x0, #8]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x0, [x0, #16]
  24:	cmp	x1, x0
  28:	b.eq	68 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_+0x68>  // b.none
  2c:	ldr	x19, [sp, #40]
  30:	ldr	x0, [sp, #40]
  34:	ldr	x20, [x0, #8]
  38:	ldr	x0, [sp, #32]
  3c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_>
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_>
  50:	ldr	x0, [sp, #40]
  54:	ldr	x0, [x0, #8]
  58:	add	x1, x0, #0x10
  5c:	ldr	x0, [sp, #40]
  60:	str	x1, [x0, #8]
  64:	b	8c <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_+0x8c>
  68:	ldr	x0, [sp, #40]
  6c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_>
  70:	mov	x19, x0
  74:	ldr	x0, [sp, #32]
  78:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_>
  7c:	mov	x2, x0
  80:	mov	x1, x19
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_>
  8c:	nop
  90:	ldp	x19, x20, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv:

0000000000000000 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #32]
  14:	ubfx	x0, x0, #0, #1
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	44 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv+0x44>  // b.any
  24:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x27c                 	// #636
  30:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #24]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv:

0000000000000000 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #32]
  14:	ubfx	x0, x0, #0, #1
  18:	and	w0, w0, #0xff
  1c:	eor	w0, w0, #0x1
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.ne	4c <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv+0x4c>  // b.any
  2c:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv>
  30:	add	x3, x0, #0x0
  34:	mov	w2, #0x272                 	// #626
  38:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv>
  3c:	add	x1, x0, #0x0
  40:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv>
  44:	add	x0, x0, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x0, [sp, #24]
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEEC2Ev:

0000000000000000 <_ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_Vector_impl_dataC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	xzr, [x0, #16]
  20:	nop
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE13_M_deallocateEPS2_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE13_M_deallocateEPS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE13_M_deallocateEPS2_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE13_M_deallocateEPS2_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm18BitstreamBlockInfo9BlockInfoES2_EvT_S4_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPN4llvm18BitstreamBlockInfo9BlockInfoES2_EvT_S4_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPN4llvm18BitstreamBlockInfo9BlockInfoES2_EvT_S4_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplImEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplImEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplImEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplImED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplImED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplImED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplImED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplImED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonImvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonImvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseImLb1EE13destroy_rangeEPmS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE13destroy_rangeEPmS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIRKN4llvm8NoneTypeEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRKN4llvm8NoneTypeEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_18BitstreamBlockInfoEEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalINS_18BitstreamBlockInfoEEC1ENS_8NoneTypeE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm8OptionalINS_18BitstreamBlockInfoEEC1ENS_8NoneTypeE>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZSt7forwardIN4llvm18BitstreamBlockInfoEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm18BitstreamBlockInfoEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_18BitstreamBlockInfoEEC2EOS1_:

0000000000000000 <_ZN4llvm8OptionalINS_18BitstreamBlockInfoEEC1EOS1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZN4llvm8OptionalINS_18BitstreamBlockInfoEEC1EOS1_>
  20:	mov	x2, x0
  24:	mov	w1, w20
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm8OptionalINS_18BitstreamBlockInfoEEC1EOS1_>
  30:	nop
  34:	ldp	x19, x20, [sp, #16]
  38:	ldp	x29, x30, [sp], #64
  3c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEmiEl:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEmiEl>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0]
  18:	ldr	x0, [sp, #16]
  1c:	lsl	x0, x0, #4
  20:	neg	x0, x0
  24:	add	x0, x1, x0
  28:	str	x0, [sp, #40]
  2c:	add	x1, sp, #0x28
  30:	add	x0, sp, #0x20
  34:	bl	0 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEmiEl>
  38:	ldr	x0, [sp, #32]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE7destroyIS3_EEvRS4_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE7destroyIS3_EEvRS4_PT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE7destroyIS3_EEvRS4_PT_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE:

0000000000000000 <_ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IjRS5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1IjRS5_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #48]
  1c:	bl	0 <_ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1IjRS5_Lb1EEEOT_OT0_>
  20:	ldr	w1, [x0]
  24:	ldr	x0, [sp, #56]
  28:	str	w1, [x0]
  2c:	ldr	x0, [sp, #56]
  30:	add	x19, x0, #0x8
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1IjRS5_Lb1EEEOT_OT0_>
  3c:	mov	x1, x0
  40:	mov	x0, x19
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  48:	nop
  4c:	ldr	x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #64
  54:	ret

Disassembly of section .text._ZSt4moveIRSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [x0, #8]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x0, [x0, #16]
  24:	cmp	x1, x0
  28:	b.eq	68 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0x68>  // b.none
  2c:	ldr	x19, [sp, #40]
  30:	ldr	x0, [sp, #40]
  34:	ldr	x20, [x0, #8]
  38:	ldr	x0, [sp, #32]
  3c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_>
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_>
  50:	ldr	x0, [sp, #40]
  54:	ldr	x0, [x0, #8]
  58:	add	x1, x0, #0x28
  5c:	ldr	x0, [sp, #40]
  60:	str	x1, [x0, #8]
  64:	b	8c <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0x8c>
  68:	ldr	x0, [sp, #40]
  6c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_>
  70:	mov	x19, x0
  74:	ldr	x0, [sp, #32]
  78:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_>
  7c:	mov	x2, x0
  80:	mov	x1, x19
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_>
  8c:	nop
  90:	ldp	x19, x20, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm7support6endian9byte_swapImEET_S3_NS0_10endiannessE:

0000000000000000 <_ZN4llvm7support6endian9byte_swapImEET_S3_NS0_10endiannessE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w0, [sp, #20]
  14:	cmp	w0, #0x2
  18:	b.eq	38 <_ZN4llvm7support6endian9byte_swapImEET_S3_NS0_10endiannessE+0x38>  // b.none
  1c:	bl	0 <_ZN4llvm7support6endian9byte_swapImEET_S3_NS0_10endiannessE>
  20:	mov	w1, w0
  24:	ldr	w0, [sp, #20]
  28:	cmp	w0, w1
  2c:	b.eq	38 <_ZN4llvm7support6endian9byte_swapImEET_S3_NS0_10endiannessE+0x38>  // b.none
  30:	mov	w0, #0x1                   	// #1
  34:	b	3c <_ZN4llvm7support6endian9byte_swapImEET_S3_NS0_10endiannessE+0x3c>
  38:	mov	w0, #0x0                   	// #0
  3c:	cmp	w0, #0x0
  40:	b.eq	4c <_ZN4llvm7support6endian9byte_swapImEET_S3_NS0_10endiannessE+0x4c>  // b.none
  44:	add	x0, sp, #0x18
  48:	bl	0 <_ZN4llvm7support6endian9byte_swapImEET_S3_NS0_10endiannessE>
  4c:	ldr	x0, [sp, #24]
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_S4_Lb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv:

0000000000000000 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	cmp	x0, #0x0
  14:	b.eq	30 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv+0x30>  // b.none
  18:	ldr	x0, [sp, #24]
  1c:	ldr	x0, [x0]
  20:	add	x0, x0, #0x8
  24:	ldr	x1, [x0]
  28:	ldr	x0, [sp, #24]
  2c:	blr	x1
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EE7_M_swapERS2_:

0000000000000000 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EE7_M_swapERS2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x0, [x0]
  14:	str	x0, [sp, #24]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [x0]
  20:	ldr	x0, [sp]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #8]
  2c:	ldr	x1, [sp, #24]
  30:	str	x1, [x0]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEC1ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2Ev:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm18BitstreamBlockInfo9BlockInfoC2Ev:

0000000000000000 <_ZN4llvm18BitstreamBlockInfo9BlockInfoC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	str	wzr, [x0]
  14:	ldr	x0, [sp, #24]
  18:	add	x0, x0, #0x8
  1c:	bl	0 <_ZN4llvm18BitstreamBlockInfo9BlockInfoC1Ev>
  20:	ldr	x0, [sp, #24]
  24:	add	x0, x0, #0x20
  28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  2c:	ldr	x0, [sp, #24]
  30:	add	x0, x0, #0x40
  34:	bl	0 <_ZN4llvm18BitstreamBlockInfo9BlockInfoC1Ev>
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JEEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	mov	x1, x0
  18:	mov	x0, #0x58                  	// #88
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JEEEvPT_DpOT0_>
  20:	stp	xzr, xzr, [x0]
  24:	stp	xzr, xzr, [x0, #16]
  28:	stp	xzr, xzr, [x0, #32]
  2c:	stp	xzr, xzr, [x0, #48]
  30:	stp	xzr, xzr, [x0, #64]
  34:	str	xzr, [x0, #80]
  38:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JEEEvPT_DpOT0_>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEC1ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  2c:	sub	x1, x19, x0
  30:	ldr	x0, [sp, #48]
  34:	cmp	x1, x0
  38:	cset	w0, cc  // cc = lo, ul, last
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc+0x50>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	ldr	x0, [sp, #56]
  54:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  58:	mov	x19, x0
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  64:	str	x0, [sp, #64]
  68:	add	x1, sp, #0x30
  6c:	add	x0, sp, #0x40
  70:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  74:	ldr	x0, [x0]
  78:	add	x0, x19, x0
  7c:	str	x0, [sp, #72]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  88:	mov	x1, x0
  8c:	ldr	x0, [sp, #72]
  90:	cmp	x0, x1
  94:	b.cc	b0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc+0xb0>  // b.lo, b.ul, b.last
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #72]
  a8:	cmp	x0, x1
  ac:	b.ls	bc <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc+0xbc>  // b.plast
  b0:	ldr	x0, [sp, #56]
  b4:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  b8:	b	c0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc+0xc0>
  bc:	ldr	x0, [sp, #72]
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5beginEv:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5beginEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_:

0000000000000000 <_ZN9__gnu_cxxmiIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	asr	x1, x0, #3
  34:	mov	x0, #0x8ba3                	// #35747
  38:	movk	x0, #0xba2e, lsl #16
  3c:	movk	x0, #0xa2e8, lsl #32
  40:	movk	x0, #0x2e8b, lsl #48
  44:	mul	x0, x1, x0
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x3, [sp, #16]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE7destroyIS2_EEvRS3_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE7destroyIS2_EEvRS3_PT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE7destroyIS2_EEvRS3_PT_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	mov	x2, x0
  18:	adrp	x0, 0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  1c:	add	x1, x0, #0x0
  20:	mov	x0, x2
  24:	bl	0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  28:	ldr	x0, [sp, #40]
  2c:	ldrb	w0, [x0, #8]
  30:	ubfx	x0, x0, #0, #1
  34:	and	w0, w0, #0xff
  38:	cmp	w0, #0x0
  3c:	b.eq	88 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv+0x88>  // b.none
  40:	bl	0 <_ZN4llvm4dbgsEv>
  44:	mov	x2, x0
  48:	adrp	x0, 0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  4c:	add	x1, x0, #0x0
  50:	mov	x0, x2
  54:	bl	0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  60:	bl	0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  64:	mov	x19, x0
  68:	ldr	x0, [x19]
  6c:	add	x0, x0, #0x10
  70:	ldr	x20, [x0]
  74:	bl	0 <_ZN4llvm4dbgsEv>
  78:	mov	x1, x0
  7c:	mov	x0, x19
  80:	blr	x20
  84:	b	a0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv+0xa0>
  88:	bl	0 <_ZN4llvm4dbgsEv>
  8c:	mov	x2, x0
  90:	adrp	x0, 0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  94:	add	x1, x0, #0x0
  98:	mov	x0, x2
  9c:	bl	0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  a0:	bl	0 <abort>

Disassembly of section .text._ZN4llvm6formatIJmmEEENS_13format_objectIJDpT_EEEPKcDpRKS2_:

0000000000000000 <_ZN4llvm6formatIJmmEEENS_13format_objectIJDpT_EEEPKcDpRKS2_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #56]
  14:	str	x1, [sp, #48]
  18:	str	x2, [sp, #40]
  1c:	ldr	x3, [sp, #40]
  20:	ldr	x2, [sp, #48]
  24:	ldr	x1, [sp, #56]
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm6formatIJmmEEENS_13format_objectIJDpT_EEEPKcDpRKS2_>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #64
  3c:	ret

Disassembly of section .text._ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_:

0000000000000000 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>
  2c:	mov	x1, x0
  30:	add	x0, sp, #0x38
  34:	mov	x8, x0
  38:	mov	x0, x20
  3c:	bl	0 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>
  40:	add	x1, sp, #0x38
  44:	add	x0, sp, #0x30
  48:	bl	0 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>
  4c:	add	x0, sp, #0x30
  50:	mov	x1, x0
  54:	mov	x0, x19
  58:	bl	0 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>
  5c:	add	x0, sp, #0x30
  60:	bl	0 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>
  64:	add	x0, sp, #0x38
  68:	bl	0 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>
  6c:	mov	x0, x19
  70:	ldp	x19, x20, [sp, #16]
  74:	ldp	x29, x30, [sp], #64
  78:	ret

Disassembly of section .text._ZN4llvm6formatIJjjEEENS_13format_objectIJDpT_EEEPKcDpRKS2_:

0000000000000000 <_ZN4llvm6formatIJjjEEENS_13format_objectIJDpT_EEEPKcDpRKS2_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #56]
  14:	str	x1, [sp, #48]
  18:	str	x2, [sp, #40]
  1c:	ldr	x3, [sp, #40]
  20:	ldr	x2, [sp, #48]
  24:	ldr	x1, [sp, #56]
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm6formatIJjjEEENS_13format_objectIJDpT_EEEPKcDpRKS2_>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #64
  3c:	ret

Disassembly of section .text._ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	mov	x2, x0
  18:	adrp	x0, 0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  1c:	add	x1, x0, #0x0
  20:	mov	x0, x2
  24:	bl	0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  28:	ldr	x0, [sp, #40]
  2c:	ldrb	w0, [x0, #8]
  30:	ubfx	x0, x0, #0, #1
  34:	and	w0, w0, #0xff
  38:	cmp	w0, #0x0
  3c:	b.eq	88 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv+0x88>  // b.none
  40:	bl	0 <_ZN4llvm4dbgsEv>
  44:	mov	x2, x0
  48:	adrp	x0, 0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  4c:	add	x1, x0, #0x0
  50:	mov	x0, x2
  54:	bl	0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  60:	bl	0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  64:	mov	x19, x0
  68:	ldr	x0, [x19]
  6c:	add	x0, x0, #0x10
  70:	ldr	x20, [x0]
  74:	bl	0 <_ZN4llvm4dbgsEv>
  78:	mov	x1, x0
  7c:	mov	x0, x19
  80:	blr	x20
  84:	b	a0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv+0xa0>
  88:	bl	0 <_ZN4llvm4dbgsEv>
  8c:	mov	x2, x0
  90:	adrp	x0, 0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  94:	add	x1, x0, #0x0
  98:	mov	x0, x2
  9c:	bl	0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  a0:	bl	0 <abort>

Disassembly of section .text._ZN4llvm8ExpectedIjE21compareThisIfSameTypeIS1_EEbRKT_S5_:

0000000000000000 <_ZN4llvm8ExpectedIjE21compareThisIfSameTypeIS1_EEbRKT_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x1, [sp, #8]
  10:	ldr	x0, [sp]
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE21compareThisIfSameTypeIS1_EEbRKT_S5_:

0000000000000000 <_ZN4llvm8ExpectedImE21compareThisIfSameTypeIS1_EEbRKT_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x1, [sp, #8]
  10:	ldr	x0, [sp]
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE10deallocateERS4_PS3_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE10deallocateERS4_PS3_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE10deallocateERS4_PS3_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt8_DestroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEvT_S5_:

0000000000000000 <_ZSt8_DestroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEvT_S5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEvT_S5_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	mov	x2, x0
  18:	adrp	x0, 0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  1c:	add	x1, x0, #0x0
  20:	mov	x0, x2
  24:	bl	0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  28:	ldr	x0, [sp, #40]
  2c:	ldrb	w0, [x0, #8]
  30:	ubfx	x0, x0, #0, #1
  34:	and	w0, w0, #0xff
  38:	cmp	w0, #0x0
  3c:	b.eq	88 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv+0x88>  // b.none
  40:	bl	0 <_ZN4llvm4dbgsEv>
  44:	mov	x2, x0
  48:	adrp	x0, 0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  4c:	add	x1, x0, #0x0
  50:	mov	x0, x2
  54:	bl	0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  60:	bl	0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  64:	mov	x19, x0
  68:	ldr	x0, [x19]
  6c:	add	x0, x0, #0x10
  70:	ldr	x20, [x0]
  74:	bl	0 <_ZN4llvm4dbgsEv>
  78:	mov	x1, x0
  7c:	mov	x0, x19
  80:	blr	x20
  84:	b	a0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv+0xa0>
  88:	bl	0 <_ZN4llvm4dbgsEv>
  8c:	mov	x2, x0
  90:	adrp	x0, 0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  94:	add	x1, x0, #0x0
  98:	mov	x0, x2
  9c:	bl	0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  a0:	bl	0 <abort>

Disassembly of section .text._ZSt4moveIRN4llvm14BitstreamEntryEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm14BitstreamEntryEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13get_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13get_allocatorEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNKSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13get_allocatorEv>
  1c:	mov	x1, x0
  20:	mov	x0, x19
  24:	bl	0 <_ZNKSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13get_allocatorEv>
  28:	mov	x0, x19
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2ERKS4_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC1ERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC1ERKS4_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt15__alloc_on_moveISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_:

0000000000000000 <_ZSt15__alloc_on_moveISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt15__alloc_on_moveISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZSt4moveIRNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS4_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS4_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2ERKS3_:

0000000000000000 <_ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC1ERKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC1ERKS3_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_dataC2EOS6_:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_dataC1EOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp]
  20:	ldr	x1, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	str	x1, [x0, #8]
  2c:	ldr	x0, [sp]
  30:	ldr	x1, [x0, #16]
  34:	ldr	x0, [sp, #8]
  38:	str	x1, [x0, #16]
  3c:	ldr	x0, [sp]
  40:	str	xzr, [x0, #16]
  44:	ldr	x0, [sp]
  48:	ldr	x1, [x0, #16]
  4c:	ldr	x0, [sp]
  50:	str	x1, [x0, #8]
  54:	ldr	x0, [sp]
  58:	ldr	x1, [x0, #8]
  5c:	ldr	x0, [sp]
  60:	str	x1, [x0]
  64:	nop
  68:	add	sp, sp, #0x10
  6c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_copy_dataERKS6_:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_copy_dataERKS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp]
  20:	ldr	x1, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	str	x1, [x0, #8]
  2c:	ldr	x0, [sp]
  30:	ldr	x1, [x0, #16]
  34:	ldr	x0, [sp, #8]
  38:	str	x1, [x0, #16]
  3c:	nop
  40:	add	sp, sp, #0x10
  44:	ret

Disassembly of section .text._ZSt15__alloc_on_swapISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_:

0000000000000000 <_ZSt15__alloc_on_swapISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt15__alloc_on_swapISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__iterator_categoryIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E17iterator_categoryERKSD_:

0000000000000000 <_ZSt19__iterator_categoryIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E17iterator_categoryERKSD_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-160]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #88]
  14:	str	x1, [sp, #80]
  18:	str	x2, [sp, #72]
  1c:	str	x3, [sp, #64]
  20:	strb	w4, [sp, #56]
  24:	add	x1, sp, #0x40
  28:	add	x0, sp, #0x48
  2c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
  30:	and	w0, w0, #0xff
  34:	cmp	w0, #0x0
  38:	b.eq	350 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag+0x350>  // b.none
  3c:	ldr	x1, [sp, #64]
  40:	ldr	x0, [sp, #72]
  44:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
  48:	str	x0, [sp, #152]
  4c:	ldr	x0, [sp, #88]
  50:	ldr	x1, [x0, #16]
  54:	ldr	x0, [sp, #88]
  58:	ldr	x0, [x0, #8]
  5c:	sub	x0, x1, x0
  60:	asr	x0, x0, #4
  64:	mov	x1, x0
  68:	ldr	x0, [sp, #152]
  6c:	cmp	x0, x1
  70:	b.hi	20c <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag+0x20c>  // b.pmore
  74:	ldr	x0, [sp, #88]
  78:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
  7c:	str	x0, [sp, #104]
  80:	add	x1, sp, #0x50
  84:	add	x0, sp, #0x68
  88:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
  8c:	str	x0, [sp, #120]
  90:	ldr	x0, [sp, #88]
  94:	ldr	x0, [x0, #8]
  98:	str	x0, [sp, #112]
  9c:	ldr	x1, [sp, #120]
  a0:	ldr	x0, [sp, #152]
  a4:	cmp	x1, x0
  a8:	b.ls	150 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag+0x150>  // b.plast
  ac:	ldr	x0, [sp, #88]
  b0:	ldr	x1, [x0, #8]
  b4:	ldr	x0, [sp, #152]
  b8:	lsl	x0, x0, #4
  bc:	neg	x0, x0
  c0:	add	x19, x1, x0
  c4:	ldr	x0, [sp, #88]
  c8:	ldr	x20, [x0, #8]
  cc:	ldr	x0, [sp, #88]
  d0:	ldr	x21, [x0, #8]
  d4:	ldr	x0, [sp, #88]
  d8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
  dc:	mov	x3, x0
  e0:	mov	x2, x21
  e4:	mov	x1, x20
  e8:	mov	x0, x19
  ec:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
  f0:	ldr	x0, [sp, #88]
  f4:	ldr	x1, [x0, #8]
  f8:	ldr	x0, [sp, #152]
  fc:	lsl	x0, x0, #4
 100:	add	x1, x1, x0
 104:	ldr	x0, [sp, #88]
 108:	str	x1, [x0, #8]
 10c:	add	x0, sp, #0x50
 110:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 114:	ldr	x3, [x0]
 118:	ldr	x0, [sp, #152]
 11c:	lsl	x0, x0, #4
 120:	neg	x0, x0
 124:	ldr	x1, [sp, #112]
 128:	add	x0, x1, x0
 12c:	ldr	x2, [sp, #112]
 130:	mov	x1, x0
 134:	mov	x0, x3
 138:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 13c:	ldr	x2, [sp, #80]
 140:	ldr	x1, [sp, #64]
 144:	ldr	x0, [sp, #72]
 148:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 14c:	b	350 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag+0x350>
 150:	ldr	x0, [sp, #72]
 154:	str	x0, [sp, #96]
 158:	add	x0, sp, #0x60
 15c:	ldr	x1, [sp, #120]
 160:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 164:	ldr	x0, [sp, #88]
 168:	ldr	x19, [x0, #8]
 16c:	ldr	x0, [sp, #88]
 170:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 174:	mov	x3, x0
 178:	mov	x2, x19
 17c:	ldr	x1, [sp, #64]
 180:	ldr	x0, [sp, #96]
 184:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 188:	ldr	x0, [sp, #88]
 18c:	ldr	x1, [x0, #8]
 190:	ldr	x2, [sp, #152]
 194:	ldr	x0, [sp, #120]
 198:	sub	x0, x2, x0
 19c:	lsl	x0, x0, #4
 1a0:	add	x1, x1, x0
 1a4:	ldr	x0, [sp, #88]
 1a8:	str	x1, [x0, #8]
 1ac:	add	x0, sp, #0x50
 1b0:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 1b4:	ldr	x19, [x0]
 1b8:	ldr	x0, [sp, #88]
 1bc:	ldr	x20, [x0, #8]
 1c0:	ldr	x0, [sp, #88]
 1c4:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 1c8:	mov	x3, x0
 1cc:	mov	x2, x20
 1d0:	ldr	x1, [sp, #112]
 1d4:	mov	x0, x19
 1d8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 1dc:	ldr	x0, [sp, #88]
 1e0:	ldr	x1, [x0, #8]
 1e4:	ldr	x0, [sp, #120]
 1e8:	lsl	x0, x0, #4
 1ec:	add	x1, x1, x0
 1f0:	ldr	x0, [sp, #88]
 1f4:	str	x1, [x0, #8]
 1f8:	ldr	x2, [sp, #80]
 1fc:	ldr	x1, [sp, #96]
 200:	ldr	x0, [sp, #72]
 204:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 208:	b	350 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag+0x350>
 20c:	adrp	x0, 0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 210:	add	x2, x0, #0x0
 214:	ldr	x1, [sp, #152]
 218:	ldr	x0, [sp, #88]
 21c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 220:	str	x0, [sp, #144]
 224:	ldr	x0, [sp, #88]
 228:	ldr	x1, [sp, #144]
 22c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 230:	str	x0, [sp, #136]
 234:	ldr	x0, [sp, #136]
 238:	str	x0, [sp, #128]
 23c:	ldr	x0, [sp, #88]
 240:	ldr	x19, [x0]
 244:	add	x0, sp, #0x50
 248:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 24c:	ldr	x20, [x0]
 250:	ldr	x0, [sp, #88]
 254:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 258:	mov	x3, x0
 25c:	ldr	x2, [sp, #136]
 260:	mov	x1, x20
 264:	mov	x0, x19
 268:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 26c:	str	x0, [sp, #128]
 270:	ldr	x0, [sp, #88]
 274:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 278:	mov	x3, x0
 27c:	ldr	x2, [sp, #128]
 280:	ldr	x1, [sp, #64]
 284:	ldr	x0, [sp, #72]
 288:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 28c:	str	x0, [sp, #128]
 290:	add	x0, sp, #0x50
 294:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 298:	ldr	x19, [x0]
 29c:	ldr	x0, [sp, #88]
 2a0:	ldr	x20, [x0, #8]
 2a4:	ldr	x0, [sp, #88]
 2a8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 2ac:	mov	x3, x0
 2b0:	ldr	x2, [sp, #128]
 2b4:	mov	x1, x20
 2b8:	mov	x0, x19
 2bc:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 2c0:	str	x0, [sp, #128]
 2c4:	ldr	x0, [sp, #88]
 2c8:	ldr	x19, [x0]
 2cc:	ldr	x0, [sp, #88]
 2d0:	ldr	x20, [x0, #8]
 2d4:	ldr	x0, [sp, #88]
 2d8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 2dc:	mov	x2, x0
 2e0:	mov	x1, x20
 2e4:	mov	x0, x19
 2e8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 2ec:	ldr	x3, [sp, #88]
 2f0:	ldr	x0, [sp, #88]
 2f4:	ldr	x4, [x0]
 2f8:	ldr	x0, [sp, #88]
 2fc:	ldr	x1, [x0, #16]
 300:	ldr	x0, [sp, #88]
 304:	ldr	x0, [x0]
 308:	sub	x0, x1, x0
 30c:	asr	x0, x0, #4
 310:	mov	x2, x0
 314:	mov	x1, x4
 318:	mov	x0, x3
 31c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 320:	ldr	x0, [sp, #88]
 324:	ldr	x1, [sp, #136]
 328:	str	x1, [x0]
 32c:	ldr	x0, [sp, #88]
 330:	ldr	x1, [sp, #128]
 334:	str	x1, [x0, #8]
 338:	ldr	x0, [sp, #144]
 33c:	lsl	x0, x0, #4
 340:	ldr	x1, [sp, #136]
 344:	add	x1, x1, x0
 348:	ldr	x0, [sp, #88]
 34c:	str	x1, [x0, #16]
 350:	nop
 354:	ldp	x19, x20, [sp, #16]
 358:	ldr	x21, [sp, #32]
 35c:	ldp	x29, x30, [sp], #160
 360:	ret

Disassembly of section .text._ZN4llvm6formatIJmjEEENS_13format_objectIJDpT_EEEPKcDpRKS2_:

0000000000000000 <_ZN4llvm6formatIJmjEEENS_13format_objectIJDpT_EEEPKcDpRKS2_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #56]
  14:	str	x1, [sp, #48]
  18:	str	x2, [sp, #40]
  1c:	ldr	x3, [sp, #40]
  20:	ldr	x2, [sp, #48]
  24:	ldr	x1, [sp, #56]
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm6formatIJmjEEENS_13format_objectIJDpT_EEEPKcDpRKS2_>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #64
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonImvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonImvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonImvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZNSt22__uninitialized_fill_nILb1EE15__uninit_fill_nIPmmmEET_S3_T0_RKT1_:

0000000000000000 <_ZNSt22__uninitialized_fill_nILb1EE15__uninit_fill_nIPmmmEET_S3_T0_RKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt22__uninitialized_fill_nILb1EE15__uninit_fill_nIPmmmEET_S3_T0_RKT1_>
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC2ISaIS1_EJEEESt20_Sp_alloc_shared_tagIT_EDpOT0_:

0000000000000000 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC1ISaIS1_EJEEESt20_Sp_alloc_shared_tagIT_EDpOT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC1ISaIS1_EJEEESt20_Sp_alloc_shared_tagIT_EDpOT0_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt7forwardISt10shared_ptrIN4llvm13BitCodeAbbrevEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt10shared_ptrIN4llvm13BitCodeAbbrevEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_S_use_relocateEv:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_S_use_relocateEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_S_use_relocateEv>
   c:	and	w0, w0, #0xff
  10:	ldp	x29, x30, [sp], #32
  14:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x10
   4:	strb	w0, [sp, #8]
   8:	mov	w0, #0x1                   	// #1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	adrp	x0, 0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  1c:	add	x2, x0, #0x0
  20:	mov	x1, #0x1                   	// #1
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  2c:	str	x0, [sp, #112]
  30:	ldr	x0, [sp, #56]
  34:	ldr	x0, [x0]
  38:	str	x0, [sp, #104]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x0, [x0, #8]
  44:	str	x0, [sp, #96]
  48:	ldr	x0, [sp, #56]
  4c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  50:	str	x0, [sp, #72]
  54:	add	x1, sp, #0x48
  58:	add	x0, sp, #0x30
  5c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  60:	str	x0, [sp, #88]
  64:	ldr	x0, [sp, #56]
  68:	ldr	x1, [sp, #112]
  6c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  70:	str	x0, [sp, #80]
  74:	ldr	x0, [sp, #80]
  78:	str	x0, [sp, #120]
  7c:	ldr	x19, [sp, #56]
  80:	ldr	x0, [sp, #88]
  84:	lsl	x0, x0, #4
  88:	ldr	x1, [sp, #80]
  8c:	add	x20, x1, x0
  90:	ldr	x0, [sp, #40]
  94:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  98:	mov	x2, x0
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  a8:	str	xzr, [sp, #120]
  ac:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.eq	124 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x124>  // b.none
  bc:	add	x0, sp, #0x30
  c0:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  c4:	ldr	x19, [x0]
  c8:	ldr	x0, [sp, #56]
  cc:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  d0:	mov	x3, x0
  d4:	ldr	x2, [sp, #80]
  d8:	mov	x1, x19
  dc:	ldr	x0, [sp, #104]
  e0:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  e4:	str	x0, [sp, #120]
  e8:	ldr	x0, [sp, #120]
  ec:	add	x0, x0, #0x10
  f0:	str	x0, [sp, #120]
  f4:	add	x0, sp, #0x30
  f8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  fc:	ldr	x19, [x0]
 100:	ldr	x0, [sp, #56]
 104:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 108:	mov	x3, x0
 10c:	ldr	x2, [sp, #120]
 110:	ldr	x1, [sp, #96]
 114:	mov	x0, x19
 118:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 11c:	str	x0, [sp, #120]
 120:	b	188 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x188>
 124:	add	x0, sp, #0x30
 128:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 12c:	ldr	x19, [x0]
 130:	ldr	x0, [sp, #56]
 134:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 138:	mov	x3, x0
 13c:	ldr	x2, [sp, #80]
 140:	mov	x1, x19
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 14c:	str	x0, [sp, #120]
 150:	ldr	x0, [sp, #120]
 154:	add	x0, x0, #0x10
 158:	str	x0, [sp, #120]
 15c:	add	x0, sp, #0x30
 160:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 164:	ldr	x19, [x0]
 168:	ldr	x0, [sp, #56]
 16c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 170:	mov	x3, x0
 174:	ldr	x2, [sp, #120]
 178:	ldr	x1, [sp, #96]
 17c:	mov	x0, x19
 180:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 184:	str	x0, [sp, #120]
 188:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 18c:	and	w0, w0, #0xff
 190:	eor	w0, w0, #0x1
 194:	and	w0, w0, #0xff
 198:	cmp	w0, #0x0
 19c:	b.eq	1b8 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x1b8>  // b.none
 1a0:	ldr	x0, [sp, #56]
 1a4:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 1a8:	mov	x2, x0
 1ac:	ldr	x1, [sp, #96]
 1b0:	ldr	x0, [sp, #104]
 1b4:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 1b8:	ldr	x3, [sp, #56]
 1bc:	ldr	x0, [sp, #56]
 1c0:	ldr	x1, [x0, #16]
 1c4:	ldr	x0, [sp, #104]
 1c8:	sub	x0, x1, x0
 1cc:	asr	x0, x0, #4
 1d0:	mov	x2, x0
 1d4:	ldr	x1, [sp, #104]
 1d8:	mov	x0, x3
 1dc:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 1e0:	ldr	x0, [sp, #56]
 1e4:	ldr	x1, [sp, #80]
 1e8:	str	x1, [x0]
 1ec:	ldr	x0, [sp, #56]
 1f0:	ldr	x1, [sp, #120]
 1f4:	str	x1, [x0, #8]
 1f8:	ldr	x0, [sp, #112]
 1fc:	lsl	x0, x0, #4
 200:	ldr	x1, [sp, #80]
 204:	add	x1, x1, x0
 208:	ldr	x0, [sp, #56]
 20c:	str	x1, [x0, #16]
 210:	nop
 214:	ldp	x19, x20, [sp, #16]
 218:	ldp	x29, x30, [sp], #128
 21c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE10deallocateERS3_PS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE10deallocateERS3_PS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE10deallocateERS3_PS2_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEvT_S4_:

0000000000000000 <_ZSt8_DestroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEvT_S4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEvT_S4_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseImLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseImLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonImvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonImvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonImvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_18BitstreamBlockInfoELb0EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_18BitstreamBlockInfoELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	strb	wzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	strb	wzr, [x0, #24]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2EOS4_:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC1EOS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC1EOS4_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2EOS4_:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC1EOS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC1EOS4_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm18BitstreamBlockInfoC2EOS0_:

0000000000000000 <_ZN4llvm18BitstreamBlockInfoC1EOS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm18BitstreamBlockInfoC1EOS0_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_18BitstreamBlockInfoELb0EEC2IJS2_EEENS0_10in_place_tEDpOT_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_18BitstreamBlockInfoELb0EEC1IJS2_EEENS0_10in_place_tEDpOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	strb	w1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_18BitstreamBlockInfoELb0EEC1IJS2_EEENS0_10in_place_tEDpOT_>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_18BitstreamBlockInfoELb0EEC1IJS2_EEENS0_10in_place_tEDpOT_>
  30:	ldr	x0, [sp, #56]
  34:	mov	w1, #0x1                   	// #1
  38:	strb	w1, [x0, #24]
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE7destroyIS4_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE7destroyIS4_EEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE7destroyIS4_EEvPT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZSt7forwardISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEOT_RNSt16remove_referenceIS8_E4typeE:

0000000000000000 <_ZSt7forwardISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEOT_RNSt16remove_referenceIS8_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS7_JS7_EEEvRS8_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS7_JS7_EEEvRS8_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS7_JS7_EEEvRS8_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS7_JS7_EEEvRS8_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE3endEv:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x8
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE3endEv>
  1c:	ldr	x0, [sp, #40]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE15_S_use_relocateEv:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE15_S_use_relocateEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE15_S_use_relocateEv>
   c:	and	w0, w0, #0xff
  10:	ldp	x29, x30, [sp], #32
  14:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x10
   4:	strb	w0, [sp, #8]
   8:	mov	w0, #0x1                   	// #1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	adrp	x0, 0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  1c:	add	x2, x0, #0x0
  20:	mov	x1, #0x1                   	// #1
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  2c:	str	x0, [sp, #112]
  30:	ldr	x0, [sp, #56]
  34:	ldr	x0, [x0]
  38:	str	x0, [sp, #104]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x0, [x0, #8]
  44:	str	x0, [sp, #96]
  48:	ldr	x0, [sp, #56]
  4c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  50:	str	x0, [sp, #72]
  54:	add	x1, sp, #0x48
  58:	add	x0, sp, #0x30
  5c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  60:	str	x0, [sp, #88]
  64:	ldr	x0, [sp, #56]
  68:	ldr	x1, [sp, #112]
  6c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  70:	str	x0, [sp, #80]
  74:	ldr	x0, [sp, #80]
  78:	str	x0, [sp, #120]
  7c:	ldr	x19, [sp, #56]
  80:	ldr	x1, [sp, #88]
  84:	mov	x0, x1
  88:	lsl	x0, x0, #2
  8c:	add	x0, x0, x1
  90:	lsl	x0, x0, #3
  94:	mov	x1, x0
  98:	ldr	x0, [sp, #80]
  9c:	add	x20, x0, x1
  a0:	ldr	x0, [sp, #40]
  a4:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  a8:	mov	x2, x0
  ac:	mov	x1, x20
  b0:	mov	x0, x19
  b4:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  b8:	str	xzr, [sp, #120]
  bc:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  c0:	and	w0, w0, #0xff
  c4:	cmp	w0, #0x0
  c8:	b.eq	134 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x134>  // b.none
  cc:	add	x0, sp, #0x30
  d0:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  d4:	ldr	x19, [x0]
  d8:	ldr	x0, [sp, #56]
  dc:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  e0:	mov	x3, x0
  e4:	ldr	x2, [sp, #80]
  e8:	mov	x1, x19
  ec:	ldr	x0, [sp, #104]
  f0:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  f4:	str	x0, [sp, #120]
  f8:	ldr	x0, [sp, #120]
  fc:	add	x0, x0, #0x28
 100:	str	x0, [sp, #120]
 104:	add	x0, sp, #0x30
 108:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 10c:	ldr	x19, [x0]
 110:	ldr	x0, [sp, #56]
 114:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 118:	mov	x3, x0
 11c:	ldr	x2, [sp, #120]
 120:	ldr	x1, [sp, #96]
 124:	mov	x0, x19
 128:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 12c:	str	x0, [sp, #120]
 130:	b	198 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x198>
 134:	add	x0, sp, #0x30
 138:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 13c:	ldr	x19, [x0]
 140:	ldr	x0, [sp, #56]
 144:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 148:	mov	x3, x0
 14c:	ldr	x2, [sp, #80]
 150:	mov	x1, x19
 154:	ldr	x0, [sp, #104]
 158:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 15c:	str	x0, [sp, #120]
 160:	ldr	x0, [sp, #120]
 164:	add	x0, x0, #0x28
 168:	str	x0, [sp, #120]
 16c:	add	x0, sp, #0x30
 170:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 174:	ldr	x19, [x0]
 178:	ldr	x0, [sp, #56]
 17c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 180:	mov	x3, x0
 184:	ldr	x2, [sp, #120]
 188:	ldr	x1, [sp, #96]
 18c:	mov	x0, x19
 190:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 194:	str	x0, [sp, #120]
 198:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 19c:	and	w0, w0, #0xff
 1a0:	eor	w0, w0, #0x1
 1a4:	and	w0, w0, #0xff
 1a8:	cmp	w0, #0x0
 1ac:	b.eq	1c8 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x1c8>  // b.none
 1b0:	ldr	x0, [sp, #56]
 1b4:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 1b8:	mov	x2, x0
 1bc:	ldr	x1, [sp, #96]
 1c0:	ldr	x0, [sp, #104]
 1c4:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 1c8:	ldr	x3, [sp, #56]
 1cc:	ldr	x0, [sp, #56]
 1d0:	ldr	x1, [x0, #16]
 1d4:	ldr	x0, [sp, #104]
 1d8:	sub	x0, x1, x0
 1dc:	asr	x1, x0, #3
 1e0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
 1e4:	movk	x0, #0xcccd
 1e8:	mul	x0, x1, x0
 1ec:	mov	x2, x0
 1f0:	ldr	x1, [sp, #104]
 1f4:	mov	x0, x3
 1f8:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 1fc:	ldr	x0, [sp, #56]
 200:	ldr	x1, [sp, #80]
 204:	str	x1, [x0]
 208:	ldr	x0, [sp, #56]
 20c:	ldr	x1, [sp, #120]
 210:	str	x1, [x0, #8]
 214:	ldr	x1, [sp, #112]
 218:	mov	x0, x1
 21c:	lsl	x0, x0, #2
 220:	add	x0, x0, x1
 224:	lsl	x0, x0, #3
 228:	mov	x1, x0
 22c:	ldr	x0, [sp, #80]
 230:	add	x1, x0, x1
 234:	ldr	x0, [sp, #56]
 238:	str	x1, [x0, #16]
 23c:	nop
 240:	ldp	x19, x20, [sp, #16]
 244:	ldp	x29, x30, [sp], #128
 248:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm13ErrorInfoBaseEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm13ErrorInfoBaseEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_JS4_EvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	adrp	x0, 0 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EED1Ev>
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x10
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EED0Ev:

0000000000000000 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EED0Ev>
  14:	mov	x1, #0x10                  	// #16
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZdlPvm>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev:

0000000000000000 <_ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x3, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [x0, #16]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	sub	x0, x1, x0
  28:	asr	x1, x0, #3
  2c:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  30:	movk	x0, #0xcccd
  34:	mul	x0, x1, x0
  38:	mov	x2, x0
  3c:	mov	x1, x3
  40:	ldr	x0, [sp, #24]
  44:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED1Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED1Ev>
  50:	nop
  54:	ldp	x29, x30, [sp], #32
  58:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED2Ev:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x20, [x0, #8]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED1Ev>
  28:	mov	x2, x0
  2c:	mov	x1, x20
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED1Ev>
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED1Ev>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE8max_sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE8max_sizeEv>
  14:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE8max_sizeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE8allocateERS3_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE8allocateERS3_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE8allocateERS3_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE14_S_do_relocateEPS2_S5_S5_RS3_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE14_S_do_relocateEPS2_S5_S5_RS3_St17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #24]
  1c:	ldr	x3, [sp, #32]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE14_S_do_relocateEPS2_S5_S5_RS3_St17integral_constantIbLb1EE>
  30:	ldp	x29, x30, [sp], #64
  34:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorIN4llvm18BitstreamBlockInfo9BlockInfoESt13move_iteratorIPS2_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorIN4llvm18BitstreamBlockInfo9BlockInfoESt13move_iteratorIPS2_EET0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorIN4llvm18BitstreamBlockInfo9BlockInfoESt13move_iteratorIPS2_EET0_PT_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES4_S3_ET0_T_S7_S6_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES4_S3_ET0_T_S7_S6_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES4_S3_ET0_T_S7_S6_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm18BitstreamBlockInfo9BlockInfoD2Ev:

0000000000000000 <_ZN4llvm18BitstreamBlockInfo9BlockInfoD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x40
  14:	bl	0 <_ZN4llvm18BitstreamBlockInfo9BlockInfoD1Ev>
  18:	ldr	x0, [sp, #24]
  1c:	add	x0, x0, #0x20
  20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  24:	ldr	x0, [sp, #24]
  28:	add	x0, x0, #0x8
  2c:	bl	0 <_ZN4llvm18BitstreamBlockInfo9BlockInfoD1Ev>
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE7destroyIS3_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE7destroyIS3_EEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE7destroyIS3_EEvPT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNK4llvm8ExpectedImE15getErrorStorageEv:

0000000000000000 <_ZNK4llvm8ExpectedImE15getErrorStorageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	ubfx	x0, x0, #0, #1
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	44 <_ZNK4llvm8ExpectedImE15getErrorStorageEv+0x44>  // b.any
  24:	adrp	x0, 0 <_ZNK4llvm8ExpectedImE15getErrorStorageEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x281                 	// #641
  30:	adrp	x0, 0 <_ZNK4llvm8ExpectedImE15getErrorStorageEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZNK4llvm8ExpectedImE15getErrorStorageEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #24]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm13format_objectIJmmEEC2EPKcRKmS5_:

0000000000000000 <_ZN4llvm13format_objectIJmmEEC1EPKcRKmS5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZN4llvm13format_objectIJmmEEC1EPKcRKmS5_>
  24:	adrp	x0, 0 <_ZN4llvm13format_objectIJmmEEC1EPKcRKmS5_>
  28:	ldr	x0, [x0]
  2c:	add	x1, x0, #0x10
  30:	ldr	x0, [sp, #40]
  34:	str	x1, [x0]
  38:	ldr	x0, [sp, #40]
  3c:	add	x0, x0, #0x10
  40:	ldr	x2, [sp, #16]
  44:	ldr	x1, [sp, #24]
  48:	bl	0 <_ZN4llvm13format_objectIJmmEEC1EPKcRKmS5_>
  4c:	add	x0, sp, #0x38
  50:	bl	0 <_ZN4llvm13format_objectIJmmEEC1EPKcRKmS5_>
  54:	nop
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZSt7forwardIRSt10error_codeEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIRSt10error_codeEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt11make_uniqueIN4llvm11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEENSt9_MakeUniqIT_E15__single_objectEDpOT0_:

0000000000000000 <_ZSt11make_uniqueIN4llvm11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #56]
  18:	str	x1, [sp, #48]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt11make_uniqueIN4llvm11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x48
  2c:	bl	0 <_ZSt11make_uniqueIN4llvm11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  30:	add	x21, sp, #0x48
  34:	ldr	x0, [sp, #48]
  38:	bl	0 <_ZSt11make_uniqueIN4llvm11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  3c:	ldp	x0, x1, [x0]
  40:	stp	x0, x1, [sp, #96]
  44:	mov	x0, #0x40                  	// #64
  48:	bl	0 <_Znwm>
  4c:	mov	x20, x0
  50:	ldp	x2, x3, [sp, #96]
  54:	mov	x1, x21
  58:	mov	x0, x20
  5c:	bl	0 <_ZN4llvm11StringErrorC1ERKNS_5TwineESt10error_code>
  60:	mov	x1, x20
  64:	mov	x0, x19
  68:	bl	0 <_ZSt11make_uniqueIN4llvm11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  6c:	mov	x0, x19
  70:	ldp	x19, x20, [sp, #16]
  74:	ldr	x21, [sp, #32]
  78:	ldp	x29, x30, [sp], #112
  7c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2INS0_11StringErrorES2_IS6_EvEEOS_IT_T0_E:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1INS0_11StringErrorES2_IS6_EvEEOS_IT_T0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1INS0_11StringErrorES2_IS6_EvEEOS_IT_T0_E>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1INS0_11StringErrorES2_IS6_EvEEOS_IT_T0_E>
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1INS0_11StringErrorES2_IS6_EvEEOS_IT_T0_E>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1INS0_11StringErrorES2_IS6_EvEEOS_IT_T0_E>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm13format_objectIJjjEEC2EPKcRKjS5_:

0000000000000000 <_ZN4llvm13format_objectIJjjEEC1EPKcRKjS5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZN4llvm13format_objectIJjjEEC1EPKcRKjS5_>
  24:	adrp	x0, 0 <_ZN4llvm13format_objectIJjjEEC1EPKcRKjS5_>
  28:	ldr	x0, [x0]
  2c:	add	x1, x0, #0x10
  30:	ldr	x0, [sp, #40]
  34:	str	x1, [x0]
  38:	ldr	x0, [sp, #40]
  3c:	add	x0, x0, #0x10
  40:	ldr	x2, [sp, #16]
  44:	ldr	x1, [sp, #24]
  48:	bl	0 <_ZN4llvm13format_objectIJjjEEC1EPKcRKjS5_>
  4c:	add	x0, sp, #0x38
  50:	bl	0 <_ZN4llvm13format_objectIJjjEEC1EPKcRKjS5_>
  54:	nop
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZNK4llvm8ExpectedIjE15getErrorStorageEv:

0000000000000000 <_ZNK4llvm8ExpectedIjE15getErrorStorageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	ubfx	x0, x0, #0, #1
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	44 <_ZNK4llvm8ExpectedIjE15getErrorStorageEv+0x44>  // b.any
  24:	adrp	x0, 0 <_ZNK4llvm8ExpectedIjE15getErrorStorageEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x281                 	// #641
  30:	adrp	x0, 0 <_ZNK4llvm8ExpectedIjE15getErrorStorageEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZNK4llvm8ExpectedIjE15getErrorStorageEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #24]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE10deallocateEPS4_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE10deallocateEPS4_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvT_S7_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #24]
  14:	ldr	x0, [sp, #16]
  18:	cmp	x1, x0
  1c:	b.eq	3c <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvT_S7_+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvT_S7_>
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvT_S7_>
  2c:	ldr	x0, [sp, #24]
  30:	add	x0, x0, #0x10
  34:	str	x0, [sp, #24]
  38:	b	10 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvT_S7_+0x10>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv:

0000000000000000 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldrb	w0, [x0, #8]
  14:	ubfx	x0, x0, #0, #1
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	44 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv+0x44>  // b.any
  24:	adrp	x0, 0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x281                 	// #641
  30:	adrp	x0, 0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	ldr	x0, [sp, #24]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2ERKS4_:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC1ERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC1ERKS4_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt18__do_alloc_on_moveISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_St17integral_constantIbLb1EE:

0000000000000000 <_ZSt18__do_alloc_on_moveISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_St17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt18__do_alloc_on_moveISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_St17integral_constantIbLb1EE>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPN4llvm15BitstreamCursor5BlockEESt13move_iteratorIT_ES5_:

0000000000000000 <_ZSt18make_move_iteratorIPN4llvm15BitstreamCursor5BlockEESt13move_iteratorIT_ES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt18make_move_iteratorIPN4llvm15BitstreamCursor5BlockEESt13move_iteratorIT_ES5_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES4_ET0_T_S7_S6_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES4_ET0_T_S7_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES4_ET0_T_S7_S6_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC1ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt18__do_alloc_on_swapISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_St17integral_constantIbLb0EE:

0000000000000000 <_ZSt18__do_alloc_on_swapISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_St17integral_constantIbLb0EE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #8]
  10:	nop
  14:	add	sp, sp, #0x20
  18:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESF_:

0000000000000000 <_ZN9__gnu_cxxneIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESF_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxneIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESF_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxneIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESF_>
  28:	ldr	x0, [x0]
  2c:	cmp	x19, x0
  30:	cset	w0, ne  // ne = any
  34:	and	w0, w0, #0xff
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E15difference_typeESD_SD_:

0000000000000000 <_ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E15difference_typeESD_SD_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E15difference_typeESD_SD_>
  1c:	mov	w2, w19
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E15difference_typeESD_SD_>
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #64
  34:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_:

0000000000000000 <_ZN9__gnu_cxxmiIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	asr	x0, x0, #4
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt22__uninitialized_move_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_:

0000000000000000 <_ZSt22__uninitialized_move_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt22__uninitialized_move_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt22__uninitialized_move_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt22__uninitialized_move_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZSt13move_backwardIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET0_T_S6_S5_:

0000000000000000 <_ZSt13move_backwardIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET0_T_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt13move_backwardIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET0_T_S6_S5_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt13move_backwardIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET0_T_S6_S5_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt13move_backwardIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET0_T_S6_S5_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET0_T_SF_SE_:

0000000000000000 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET0_T_SF_SE_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET0_T_SF_SE_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET0_T_SF_SE_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET0_T_SF_SE_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt7advanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEmEvRT_T0_:

0000000000000000 <_ZSt7advanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEmEvRT_T0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZSt7advanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEmEvRT_T0_>
  24:	mov	w2, w19
  28:	ldr	x1, [sp, #56]
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZSt7advanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEmEvRT_T0_>
  34:	nop
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #64
  40:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEPS5_S5_ET0_T_SE_SD_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEPS5_S5_ET0_T_SE_SD_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEPS5_S5_ET0_T_SE_SD_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  2c:	sub	x1, x19, x0
  30:	ldr	x0, [sp, #48]
  34:	cmp	x1, x0
  38:	cset	w0, cc  // cc = lo, ul, last
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc+0x50>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	ldr	x0, [sp, #56]
  54:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  58:	mov	x19, x0
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  64:	str	x0, [sp, #64]
  68:	add	x1, sp, #0x30
  6c:	add	x0, sp, #0x40
  70:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  74:	ldr	x0, [x0]
  78:	add	x0, x19, x0
  7c:	str	x0, [sp, #72]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  88:	mov	x1, x0
  8c:	ldr	x0, [sp, #72]
  90:	cmp	x0, x1
  94:	b.cc	b0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc+0xb0>  // b.lo, b.ul, b.last
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #72]
  a8:	cmp	x0, x1
  ac:	b.ls	bc <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc+0xbc>  // b.plast
  b0:	ldr	x0, [sp, #56]
  b4:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  b8:	b	c0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc+0xc0>
  bc:	ldr	x0, [sp, #72]
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZN4llvm13format_objectIJmjEEC2EPKcRKmRKj:

0000000000000000 <_ZN4llvm13format_objectIJmjEEC1EPKcRKmRKj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZN4llvm13format_objectIJmjEEC1EPKcRKmRKj>
  24:	adrp	x0, 0 <_ZN4llvm13format_objectIJmjEEC1EPKcRKmRKj>
  28:	ldr	x0, [x0]
  2c:	add	x1, x0, #0x10
  30:	ldr	x0, [sp, #40]
  34:	str	x1, [x0]
  38:	ldr	x0, [sp, #40]
  3c:	add	x0, x0, #0x10
  40:	ldr	x2, [sp, #16]
  44:	ldr	x1, [sp, #24]
  48:	bl	0 <_ZN4llvm13format_objectIJmjEEC1EPKcRKmRKj>
  4c:	add	x0, sp, #0x38
  50:	bl	0 <_ZN4llvm13format_objectIJmjEEC1EPKcRKmRKj>
  54:	nop
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonImvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonImvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt6fill_nIPmmmET_S1_T0_RKT1_:

0000000000000000 <_ZSt6fill_nIPmmmET_S1_T0_RKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSt6fill_nIPmmmET_S1_T0_RKT1_>
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	bl	0 <_ZSt6fill_nIPmmmET_S1_T0_RKT1_>
  28:	mov	x1, x0
  2c:	add	x0, sp, #0x28
  30:	bl	0 <_ZSt6fill_nIPmmmET_S1_T0_RKT1_>
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC2ISaIS1_EJEEESt20_Sp_alloc_shared_tagIT_EDpOT0_:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC1ISaIS1_EJEEESt20_Sp_alloc_shared_tagIT_EDpOT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	add	x0, x0, #0x8
  20:	ldr	x1, [sp, #24]
  24:	ldr	x2, [sp, #16]
  28:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC1ISaIS1_EJEEESt20_Sp_alloc_shared_tagIT_EDpOT0_>
  2c:	ldr	x0, [sp, #24]
  30:	ldr	x0, [x0]
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC1ISaIS1_EJEEESt20_Sp_alloc_shared_tagIT_EDpOT0_>
  40:	nop
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE9constructIS4_JS4_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE9constructIS4_JS4_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE9constructIS4_JS4_EEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x10                  	// #16
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE9constructIS4_JS4_EEEvPT_DpOT0_>
  34:	mov	x1, x19
  38:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE9constructIS4_JS4_EEEvPT_DpOT0_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x3, [sp, #16]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE10deallocateEPS3_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE10deallocateEPS3_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEEvT_S6_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEEvT_S6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #24]
  14:	ldr	x0, [sp, #16]
  18:	cmp	x1, x0
  1c:	b.eq	3c <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEEvT_S6_+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEEvT_S6_>
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEEvT_S6_>
  2c:	ldr	x0, [sp, #24]
  30:	add	x0, x0, #0x58
  34:	str	x0, [sp, #24]
  38:	b	10 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEEvT_S6_+0x10>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonImvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonImvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonImvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonImvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC2EOS5_:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC1EOS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC1EOS5_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC1EOS5_>
  28:	ldr	x19, [sp, #40]
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC1EOS5_>
  34:	mov	x1, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC1EOS5_>
  40:	nop
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS8_JS8_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS8_JS8_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS8_JS8_EEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x28                  	// #40
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS8_JS8_EEEvPT_DpOT0_>
  34:	mov	x1, x19
  38:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS8_JS8_EEEvPT_DpOT0_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEEC2ERKS9_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEEC1ERKS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  2c:	sub	x1, x19, x0
  30:	ldr	x0, [sp, #48]
  34:	cmp	x1, x0
  38:	cset	w0, cc  // cc = lo, ul, last
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc+0x50>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	ldr	x0, [sp, #56]
  54:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  58:	mov	x19, x0
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  64:	str	x0, [sp, #64]
  68:	add	x1, sp, #0x30
  6c:	add	x0, sp, #0x40
  70:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  74:	ldr	x0, [x0]
  78:	add	x0, x19, x0
  7c:	str	x0, [sp, #72]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  88:	mov	x1, x0
  8c:	ldr	x0, [sp, #72]
  90:	cmp	x0, x1
  94:	b.cc	b0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc+0xb0>  // b.lo, b.ul, b.last
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #72]
  a8:	cmp	x0, x1
  ac:	b.ls	bc <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc+0xbc>  // b.plast
  b0:	ldr	x0, [sp, #56]
  b4:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  b8:	b	c0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc+0xc0>
  bc:	ldr	x0, [sp, #72]
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE5beginEv:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE5beginEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSG_SJ_:

0000000000000000 <_ZN9__gnu_cxxmiIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSG_SJ_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSG_SJ_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSG_SJ_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	asr	x1, x0, #3
  34:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  38:	movk	x0, #0xcccd
  3c:	mul	x0, x1, x0
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_S_relocateEPS7_SA_SA_RS8_:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_S_relocateEPS7_SA_SA_RS8_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x3, [sp, #16]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_S_relocateEPS7_SA_SA_RS8_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS7_EEvRS8_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS7_EEvRS8_PT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS7_EEvRS8_PT_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt8_DestroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_EvT_S9_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_EvT_S9_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_EvT_S9_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE13_M_deallocateEPS7_m:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE13_M_deallocateEPS7_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE13_M_deallocateEPS7_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE13_M_deallocateEPS7_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS3_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC1IS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC1IS3_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC1IS3_EEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC2IRS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC1IRS2_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC1IRS2_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev:

0000000000000000 <_ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_Vector_impl_dataC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	xzr, [x0, #16]
  20:	nop
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_S_max_sizeERKS3_:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_S_max_sizeERKS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0x745d                	// #29789
  10:	movk	x0, #0x45d1, lsl #16
  14:	movk	x0, #0x5d17, lsl #32
  18:	movk	x0, #0x174, lsl #48
  1c:	str	x0, [sp, #40]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_S_max_sizeERKS3_>
  28:	str	x0, [sp, #32]
  2c:	add	x1, sp, #0x20
  30:	add	x0, sp, #0x28
  34:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_S_max_sizeERKS3_>
  38:	ldr	x0, [x0]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x1, [sp, #32]
  40:	mov	x0, x1
  44:	lsl	x0, x0, #1
  48:	add	x0, x0, x1
  4c:	lsl	x0, x0, #2
  50:	sub	x0, x0, x1
  54:	lsl	x0, x0, #3
  58:	bl	0 <_Znwm>
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZSt12__relocate_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_:

0000000000000000 <_ZSt12__relocate_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt12__relocate_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt12__relocate_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZSt12__relocate_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  3c:	ldr	x3, [sp, #32]
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZSt12__relocate_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEEC2ES3_:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEEC1ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES4_ET0_T_S7_S6_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES4_ET0_T_S7_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES4_ET0_T_S7_S6_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNSt5tupleIJmmEEC2IvLb1EEERKmS3_:

0000000000000000 <_ZNSt5tupleIJmmEEC1IvLb1EEERKmS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZNSt5tupleIJmmEEC1IvLb1EEERKmS3_>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm26validate_format_parametersIJmmEEC2Ev:

0000000000000000 <_ZN4llvm26validate_format_parametersIJmmEEC1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	bl	0 <_ZN4llvm26validate_format_parametersIJmmEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #48
  1c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EEC1IS3_vEEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EEC1IS3_vEEPS1_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm11StringErrorEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm11StringErrorEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm11StringErrorEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm11StringErrorEEclEPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNKSt14default_deleteIN4llvm11StringErrorEEclEPS1_+0x2c>  // b.none
  1c:	ldr	x1, [x0]
  20:	add	x1, x1, #0x8
  24:	ldr	x1, [x1]
  28:	blr	x1
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm11StringErrorEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm11StringErrorEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS2_INS0_11StringErrorEEEEPS1_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1IS2_INS0_11StringErrorEEEEPS1_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1IS2_INS0_11StringErrorEEEEPS1_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC1IS2_INS0_11StringErrorEEEEPS1_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt5tupleIJjjEEC2IvLb1EEERKjS3_:

0000000000000000 <_ZNSt5tupleIJjjEEC1IvLb1EEERKjS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZNSt5tupleIJjjEEC1IvLb1EEERKjS3_>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm26validate_format_parametersIJjjEEC2Ev:

0000000000000000 <_ZN4llvm26validate_format_parametersIJjjEEC1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	bl	0 <_ZN4llvm26validate_format_parametersIJjjEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #48
  1c:	ret

Disassembly of section .text._ZSt11__addressofISt10shared_ptrIN4llvm13BitCodeAbbrevEEEPT_RS4_:

0000000000000000 <_ZSt11__addressofISt10shared_ptrIN4llvm13BitCodeAbbrevEEEPT_RS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyISt10shared_ptrIN4llvm13BitCodeAbbrevEEEvPT_:

0000000000000000 <_ZSt8_DestroyISt10shared_ptrIN4llvm13BitCodeAbbrevEEEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt8_DestroyISt10shared_ptrIN4llvm13BitCodeAbbrevEEEvPT_>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2ERKS4_:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC1ERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC1ERKS4_>
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC1ERKS4_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZSt4moveIRSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEONSt16remove_referenceIT_E4typeEOS7_:

0000000000000000 <_ZSt4moveIRSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEONSt16remove_referenceIT_E4typeEOS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEEC2ES3_:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEEC1ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x20
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZSt10__distanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E15difference_typeESD_SD_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E15difference_typeESD_SD_St26random_access_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #24]
  14:	add	x1, sp, #0x28
  18:	add	x0, sp, #0x20
  1c:	bl	0 <_ZSt10__distanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E15difference_typeESD_SD_St26random_access_iterator_tag>
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEESt13move_iteratorIT_ES6_:

0000000000000000 <_ZSt18make_move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEESt13move_iteratorIT_ES6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt18make_move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEESt13move_iteratorIT_ES6_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES5_S4_ET0_T_S8_S7_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES5_S4_ET0_T_S8_S7_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES5_S4_ET0_T_S8_S7_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt12__miter_baseIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEET_S5_:

0000000000000000 <_ZSt12__miter_baseIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEET_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt23__copy_move_backward_a2ILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_:

0000000000000000 <_ZSt23__copy_move_backward_a2ILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>
  48:	mov	x1, x0
  4c:	add	x0, sp, #0x28
  50:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEET_SC_:

0000000000000000 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEET_SC_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET1_T0_SF_SE_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET1_T0_SF_SE_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET1_T0_SF_SE_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET1_T0_SF_SE_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET1_T0_SF_SE_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET1_T0_SF_SE_>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #40]
  50:	bl	0 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET1_T0_SF_SE_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZSt9__advanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEElEvRT_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__advanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEElEvRT_T0_St26random_access_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt9__advanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEElEvRT_T0_St26random_access_iterator_tag>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEPS5_ET0_T_SE_SD_:

0000000000000000 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEPS5_ET0_T_SE_SD_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEPS5_ET0_T_SE_SD_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE8max_sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE8max_sizeEv>
  14:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE8max_sizeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE8allocateERS4_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE8allocateERS4_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE8allocateERS4_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorISt10shared_ptrIN4llvm13BitCodeAbbrevEESt13move_iteratorIPS3_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorISt10shared_ptrIN4llvm13BitCodeAbbrevEESt13move_iteratorIPS3_EET0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorISt10shared_ptrIN4llvm13BitCodeAbbrevEESt13move_iteratorIPS3_EET0_PT_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZNSt5tupleIJmjEEC2IvLb1EEERKmRKj:

0000000000000000 <_ZNSt5tupleIJmjEEC1IvLb1EEERKmRKj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZNSt5tupleIJmjEEC1IvLb1EEERKmRKj>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm26validate_format_parametersIJmjEEC2Ev:

0000000000000000 <_ZN4llvm26validate_format_parametersIJmjEEC1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	bl	0 <_ZN4llvm26validate_format_parametersIJmjEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #48
  1c:	ret

Disassembly of section .text._ZSt12__niter_baseIPmET_S1_:

0000000000000000 <_ZSt12__niter_baseIPmET_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt10__fill_n_aIPmmmEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT1_E7__valueET_E6__typeES6_T0_RKS4_:

0000000000000000 <_ZSt10__fill_n_aIPmmmEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT1_E7__valueET_E6__typeES6_T0_RKS4_>:
   0:	sub	sp, sp, #0x30
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	str	x0, [sp, #32]
  1c:	ldr	x0, [sp, #16]
  20:	str	x0, [sp, #40]
  24:	ldr	x0, [sp, #40]
  28:	cmp	x0, #0x0
  2c:	b.eq	58 <_ZSt10__fill_n_aIPmmmEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT1_E7__valueET_E6__typeES6_T0_RKS4_+0x58>  // b.none
  30:	ldr	x0, [sp, #24]
  34:	ldr	x1, [sp, #32]
  38:	str	x1, [x0]
  3c:	ldr	x0, [sp, #40]
  40:	sub	x0, x0, #0x1
  44:	str	x0, [sp, #40]
  48:	ldr	x0, [sp, #24]
  4c:	add	x0, x0, #0x8
  50:	str	x0, [sp, #24]
  54:	b	24 <_ZSt10__fill_n_aIPmmmEN9__gnu_cxx11__enable_ifIXsrSt11__is_scalarIT1_E7__valueET_E6__typeES6_T0_RKS4_+0x24>
  58:	ldr	x0, [sp, #24]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZSt12__niter_wrapIPmET_RKS1_S1_:

0000000000000000 <_ZSt12__niter_wrapIPmET_RKS1_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_:

0000000000000000 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x1, [sp, #40]
  1c:	add	x0, sp, #0x50
  20:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  24:	add	x0, sp, #0x50
  28:	add	x1, sp, #0x40
  2c:	mov	x8, x1
  30:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  34:	add	x0, sp, #0x40
  38:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  3c:	str	x0, [sp, #104]
  40:	ldr	x1, [sp, #40]
  44:	add	x0, sp, #0x58
  48:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  4c:	add	x20, sp, #0x58
  50:	ldr	x0, [sp, #104]
  54:	mov	x1, x0
  58:	mov	x0, #0x220                 	// #544
  5c:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  60:	mov	x19, x0
  64:	mov	x1, x20
  68:	mov	x0, x19
  6c:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  70:	str	x19, [sp, #96]
  74:	add	x0, sp, #0x58
  78:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  7c:	add	x0, sp, #0x40
  80:	mov	x1, #0x0                   	// #0
  84:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  88:	ldr	x0, [sp, #56]
  8c:	ldr	x1, [sp, #96]
  90:	str	x1, [x0]
  94:	ldr	x0, [sp, #96]
  98:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  9c:	mov	x1, x0
  a0:	ldr	x0, [sp, #48]
  a4:	str	x1, [x0]
  a8:	add	x0, sp, #0x40
  ac:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  b0:	add	x0, sp, #0x50
  b4:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  b8:	nop
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldp	x29, x30, [sp], #112
  c4:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE31_M_enable_shared_from_this_withIS1_S1_EENSt9enable_ifIXntsrNS4_15__has_esft_baseIT0_vEE5valueEvE4typeEPT_:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE31_M_enable_shared_from_this_withIS1_S1_EENSt9enable_ifIXntsrNS4_15__has_esft_baseIT0_vEE5valueEvE4typeEPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #24]
  1c:	ldr	x3, [sp, #32]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>
  30:	ldp	x29, x30, [sp], #64
  34:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm18BitstreamBlockInfo9BlockInfoEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIN4llvm18BitstreamBlockInfo9BlockInfoEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIN4llvm18BitstreamBlockInfo9BlockInfoEEvPT_:

0000000000000000 <_ZSt8_DestroyIN4llvm18BitstreamBlockInfo9BlockInfoEEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt8_DestroyIN4llvm18BitstreamBlockInfo9BlockInfoEEvPT_>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt4moveIRNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS3_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS3_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEEC2ERKS2_:

0000000000000000 <_ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEEC1ERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEEC1ERKS2_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_Vector_impl_dataC2EOS5_:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_Vector_impl_dataC1EOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp]
  20:	ldr	x1, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	str	x1, [x0, #8]
  2c:	ldr	x0, [sp]
  30:	ldr	x1, [x0, #16]
  34:	ldr	x0, [sp, #8]
  38:	str	x1, [x0, #16]
  3c:	ldr	x0, [sp]
  40:	str	xzr, [x0, #16]
  44:	ldr	x0, [sp]
  48:	ldr	x1, [x0, #16]
  4c:	ldr	x0, [sp]
  50:	str	x1, [x0, #8]
  54:	ldr	x0, [sp]
  58:	ldr	x1, [x0, #8]
  5c:	ldr	x0, [sp]
  60:	str	x1, [x0]
  64:	nop
  68:	add	sp, sp, #0x10
  6c:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE8max_sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE8max_sizeEv>
  14:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE8max_sizeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x1, x0, #3
  20:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  24:	movk	x0, #0xcccd
  28:	mul	x0, x1, x0
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8allocateERS8_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8allocateERS8_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8allocateERS8_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE14_S_do_relocateEPS7_SA_SA_RS8_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE14_S_do_relocateEPS7_SA_SA_RS8_St17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #24]
  1c:	ldr	x3, [sp, #32]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE14_S_do_relocateEPS7_SA_SA_RS8_St17integral_constantIbLb1EE>
  30:	ldp	x29, x30, [sp], #64
  34:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt13move_iteratorIPS7_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt13move_iteratorIPS7_EET0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt13move_iteratorIPS7_EET0_PT_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES9_S8_ET0_T_SC_SB_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES9_S8_ET0_T_SC_SB_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES9_S8_ET0_T_SC_SB_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS8_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS8_EEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS8_EEvPT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZSt8_DestroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_:

0000000000000000 <_ZSt8_DestroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERKS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEE7_M_headERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEE7_M_headERS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC1IS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC1IS3_EEOT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE8max_sizeERKS3_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE8max_sizeERKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE8max_sizeERKS3_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x745d                	// #29789
   c:	movk	x0, #0x45d1, lsl #16
  10:	movk	x0, #0x5d17, lsl #32
  14:	movk	x0, #0x174, lsl #48
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm18BitstreamBlockInfo9BlockInfoEET_S4_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm18BitstreamBlockInfo9BlockInfoEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	str	x0, [sp, #72]
  24:	ldr	x1, [sp, #56]
  28:	ldr	x0, [sp, #48]
  2c:	cmp	x1, x0
  30:	b.eq	74 <_ZSt14__relocate_a_1IPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_+0x74>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZSt14__relocate_a_1IPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZSt14__relocate_a_1IPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  48:	ldr	x2, [sp, #32]
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZSt14__relocate_a_1IPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  58:	ldr	x0, [sp, #56]
  5c:	add	x0, x0, #0x58
  60:	str	x0, [sp, #56]
  64:	ldr	x0, [sp, #72]
  68:	add	x0, x0, #0x58
  6c:	str	x0, [sp, #72]
  70:	b	24 <_ZSt14__relocate_a_1IPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_+0x24>
  74:	ldr	x0, [sp, #72]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #80
  80:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES6_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES6_EET0_T_S9_S8_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES6_EET0_T_S9_S8_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES6_EET0_T_S9_S8_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES6_EET0_T_S9_S8_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES6_EET0_T_S9_S8_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES6_EET0_T_S9_S8_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES6_EET0_T_S9_S8_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x58
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEES6_EET0_T_S9_S8_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJmmEEC2ERKmS2_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJmmEEC1ERKmS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #24]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJmmEEC1ERKmS2_>
  20:	ldr	x0, [sp, #40]
  24:	add	x0, x0, #0x8
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt11_Tuple_implILm0EJmmEEC1ERKmS2_>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm26validate_format_parametersIJmEEC2Ev:

0000000000000000 <_ZN4llvm26validate_format_parametersIJmEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EEC1EPS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EEC1EPS1_>
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EEC1EPS1_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #16]
  28:	str	x0, [x1]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S3_INS0_11StringErrorEELb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_S3_INS0_11StringErrorEELb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_S3_INS0_11StringErrorEELb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_S3_INS0_11StringErrorEELb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_S3_INS0_11StringErrorEELb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJjjEEC2ERKjS2_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJjjEEC1ERKjS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #24]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJjjEEC1ERKjS2_>
  20:	ldr	x0, [sp, #40]
  24:	add	x0, x0, #0x4
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt11_Tuple_implILm0EJjjEEC1ERKjS2_>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm26validate_format_parametersIJjEEC2Ev:

0000000000000000 <_ZN4llvm26validate_format_parametersIJjEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZStneIPN4llvm15BitstreamCursor5BlockEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZStneIPN4llvm15BitstreamCursor5BlockEEbRKSt13move_iteratorIT_ES8_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPN4llvm15BitstreamCursor5BlockEEbRKSt13move_iteratorIT_ES8_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x20
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm15BitstreamCursor5BlockEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIN4llvm15BitstreamCursor5BlockEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10_ConstructIN4llvm15BitstreamCursor5BlockEJS2_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN4llvm15BitstreamCursor5BlockEJS2_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructIN4llvm15BitstreamCursor5BlockEJS2_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x20                  	// #32
  2c:	bl	0 <_ZSt10_ConstructIN4llvm15BitstreamCursor5BlockEJS2_EEvPT_DpOT0_>
  30:	mov	x1, x19
  34:	bl	0 <_ZSt10_ConstructIN4llvm15BitstreamCursor5BlockEJS2_EEvPT_DpOT0_>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2ES4_:

0000000000000000 <_ZNSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEC1ES4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES5_ET0_T_S8_S7_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES5_ET0_T_S8_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES5_ET0_T_S8_S7_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt12__niter_baseIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEET_S5_:

0000000000000000 <_ZSt12__niter_baseIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEET_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt22__copy_move_backward_aILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_:

0000000000000000 <_ZSt22__copy_move_backward_aILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	strb	wzr, [sp, #63]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__copy_move_backward_aILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>
  28:	ldp	x29, x30, [sp], #64
  2c:	ret

Disassembly of section .text._ZSt12__niter_wrapIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEET_RKS5_S5_:

0000000000000000 <_ZSt12__niter_wrapIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEET_RKS5_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt12__niter_baseIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS3_SaIS3_EEET_N9__gnu_cxx17__normal_iteratorIS9_T0_EE:

0000000000000000 <_ZSt12__niter_baseIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS3_SaIS3_EEET_N9__gnu_cxx17__normal_iteratorIS9_T0_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZSt12__niter_baseIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS3_SaIS3_EEET_N9__gnu_cxx17__normal_iteratorIS9_T0_EE>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt12__niter_baseIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS3_SaIS3_EEET_N9__gnu_cxx17__normal_iteratorIS8_T0_EE:

0000000000000000 <_ZSt12__niter_baseIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS3_SaIS3_EEET_N9__gnu_cxx17__normal_iteratorIS8_T0_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x18
  10:	bl	0 <_ZSt12__niter_baseIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS3_SaIS3_EEET_N9__gnu_cxx17__normal_iteratorIS8_T0_EE>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS3_ET1_T0_S8_S7_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS3_ET1_T0_S8_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	strb	wzr, [sp, #63]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt13__copy_move_aILb0EPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS3_ET1_T0_S8_S7_>
  28:	ldp	x29, x30, [sp], #64
  2c:	ret

Disassembly of section .text._ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEES6_ET_SB_T0_:

0000000000000000 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEES6_ET_SB_T0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEES6_ET_SB_T0_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	sub	x0, x0, x1
  24:	asr	x0, x0, #4
  28:	mov	x1, x0
  2c:	add	x0, sp, #0x18
  30:	bl	0 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEES6_ET_SB_T0_>
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x10
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEpLEl:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEpLEl>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	lsl	x0, x0, #4
  1c:	add	x1, x1, x0
  20:	ldr	x0, [sp, #8]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #8]
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x10
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_S_max_sizeERKS4_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_S_max_sizeERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_S_max_sizeERKS4_>
  1c:	str	x0, [sp, #32]
  20:	add	x1, sp, #0x20
  24:	add	x0, sp, #0x28
  28:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_S_max_sizeERKS4_>
  2c:	ldr	x0, [x0]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x0, [sp, #32]
  40:	lsl	x0, x0, #4
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJmjEEC2ERKmRKj:

0000000000000000 <_ZNSt11_Tuple_implILm0EJmjEEC1ERKmRKj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #24]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJmjEEC1ERKmRKj>
  20:	ldr	x0, [sp, #40]
  24:	add	x0, x0, #0x8
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt11_Tuple_implILm0EJmjEEC1ERKmRKj>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEEC2IS1_EERKSaIT_E:

0000000000000000 <_ZNSaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEEC1IS1_EERKSaIT_E>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEEC1IS1_EERKSaIT_E>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEED2Ev:

0000000000000000 <_ZNSaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt18__allocate_guardedISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEESt15__allocated_ptrIT_ERS9_:

0000000000000000 <_ZSt18__allocate_guardedISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEESt15__allocated_ptrIT_ERS9_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	mov	x1, #0x1                   	// #1
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt18__allocate_guardedISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEESt15__allocated_ptrIT_ERS9_>
  20:	mov	x2, x0
  24:	ldr	x1, [sp, #40]
  28:	mov	x0, x19
  2c:	bl	0 <_ZSt18__allocate_guardedISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEESt15__allocated_ptrIT_ERS9_>
  30:	mov	x0, x19
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEED2Ev:

0000000000000000 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0, #8]
  14:	cmp	x0, #0x0
  18:	b.eq	3c <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEED1Ev+0x3c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x3, [x0]
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0, #8]
  2c:	mov	x2, #0x1                   	// #1
  30:	mov	x1, x0
  34:	mov	x0, x3
  38:	bl	0 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEED1Ev>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE3getEv:

0000000000000000 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0, #8]
  14:	bl	0 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE3getEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSaIN4llvm13BitCodeAbbrevEEC2ERKS1_:

0000000000000000 <_ZNSaIN4llvm13BitCodeAbbrevEEC1ERKS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSaIN4llvm13BitCodeAbbrevEEC1ERKS1_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EED2Ev:

0000000000000000 <_ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_ImplD2Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_ImplD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_ImplD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC2IJEEES2_DpOT_:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC1IJEEES2_DpOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC1IJEEES2_DpOT_>
  1c:	adrp	x0, 0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC1IJEEES2_DpOT_>
  20:	ldr	x0, [x0]
  24:	add	x1, x0, #0x10
  28:	ldr	x0, [sp, #40]
  2c:	str	x1, [x0]
  30:	ldr	x0, [sp, #40]
  34:	add	x19, x0, #0x10
  38:	add	x0, sp, #0x38
  3c:	ldr	x1, [sp, #32]
  40:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC1IJEEES2_DpOT_>
  44:	add	x0, sp, #0x38
  48:	mov	x1, x0
  4c:	mov	x0, x19
  50:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC1IJEEES2_DpOT_>
  54:	add	x0, sp, #0x38
  58:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC1IJEEES2_DpOT_>
  5c:	ldr	x0, [sp, #40]
  60:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC1IJEEES2_DpOT_>
  64:	mov	x1, x0
  68:	ldr	x0, [sp, #32]
  6c:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC1IJEEES2_DpOT_>
  70:	nop
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	ret

Disassembly of section .text._ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEEaSEDn:

0000000000000000 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEEaSEDn>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	str	xzr, [x0, #8]
  14:	ldr	x0, [sp, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE6_M_ptrEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x10
  14:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt12__relocate_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_:

0000000000000000 <_ZSt12__relocate_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt12__relocate_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt12__relocate_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZSt12__relocate_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  3c:	ldr	x3, [sp, #32]
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZSt12__relocate_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEEC1ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_S_max_sizeERKS8_:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_S_max_sizeERKS8_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  10:	movk	x0, #0x333, lsl #48
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_S_max_sizeERKS8_>
  20:	str	x0, [sp, #32]
  24:	add	x1, sp, #0x20
  28:	add	x0, sp, #0x28
  2c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_S_max_sizeERKS8_>
  30:	ldr	x0, [x0]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNKSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x1, [sp, #32]
  40:	mov	x0, x1
  44:	lsl	x0, x0, #2
  48:	add	x0, x0, x1
  4c:	lsl	x0, x0, #3
  50:	bl	0 <_Znwm>
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZSt12__relocate_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_:

0000000000000000 <_ZSt12__relocate_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt12__relocate_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt12__relocate_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZSt12__relocate_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  3c:	ldr	x3, [sp, #32]
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZSt12__relocate_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2ES8_:

0000000000000000 <_ZNSt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1ES8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES9_ET0_T_SC_SB_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES9_ET0_T_SC_SB_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEES9_ET0_T_SC_SB_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEvT_SB_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEvT_SB_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #24]
  14:	ldr	x0, [sp, #16]
  18:	cmp	x1, x0
  1c:	b.eq	3c <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEvT_SB_+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEvT_SB_>
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEvT_SB_>
  2c:	ldr	x0, [sp, #24]
  30:	add	x0, x0, #0x28
  34:	str	x0, [sp, #24]
  38:	b	10 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEvT_SB_+0x10>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EEC2Ev:

0000000000000000 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	adrp	x0, 0 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EEC1Ev>
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x10
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	mov	w1, #0x1                   	// #1
  24:	str	w1, [x0, #8]
  28:	ldr	x0, [sp, #8]
  2c:	mov	w1, #0x1                   	// #1
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x10
  3c:	ret

Disassembly of section .text._ZSt19__relocate_object_aIN4llvm18BitstreamBlockInfo9BlockInfoES2_SaIS2_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aIN4llvm18BitstreamBlockInfo9BlockInfoES2_SaIS2_EEvPT_PT0_RT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt19__relocate_object_aIN4llvm18BitstreamBlockInfo9BlockInfoES2_SaIS2_EEvPT_PT0_RT1_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #40]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZSt19__relocate_object_aIN4llvm18BitstreamBlockInfo9BlockInfoES2_SaIS2_EEvPT_PT0_RT1_>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZSt19__relocate_object_aIN4llvm18BitstreamBlockInfo9BlockInfoES2_SaIS2_EEvPT_PT0_RT1_>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZSt19__relocate_object_aIN4llvm18BitstreamBlockInfo9BlockInfoES2_SaIS2_EEvPT_PT0_RT1_>
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZStneIPN4llvm18BitstreamBlockInfo9BlockInfoEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZStneIPN4llvm18BitstreamBlockInfo9BlockInfoEEbRKSt13move_iteratorIT_ES8_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPN4llvm18BitstreamBlockInfo9BlockInfoEEbRKSt13move_iteratorIT_ES8_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x58
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2EOS9_:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC1EOS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC1EOS9_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2EOS9_:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC1EOS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC1EOS9_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm18BitstreamBlockInfo9BlockInfoC2EOS1_:

0000000000000000 <_ZN4llvm18BitstreamBlockInfo9BlockInfoC1EOS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldr	w1, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	w1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	add	x2, x0, #0x8
  28:	ldr	x0, [sp, #16]
  2c:	add	x0, x0, #0x8
  30:	mov	x1, x0
  34:	mov	x0, x2
  38:	bl	0 <_ZN4llvm18BitstreamBlockInfo9BlockInfoC1EOS1_>
  3c:	ldr	x0, [sp, #24]
  40:	add	x2, x0, #0x20
  44:	ldr	x0, [sp, #16]
  48:	add	x0, x0, #0x20
  4c:	mov	x1, x0
  50:	mov	x0, x2
  54:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  58:	ldr	x0, [sp, #24]
  5c:	add	x2, x0, #0x40
  60:	ldr	x0, [sp, #16]
  64:	add	x0, x0, #0x40
  68:	mov	x1, x0
  6c:	mov	x0, x2
  70:	bl	0 <_ZN4llvm18BitstreamBlockInfo9BlockInfoC1EOS1_>
  74:	nop
  78:	ldp	x29, x30, [sp], #32
  7c:	ret

Disassembly of section .text._ZSt10_ConstructIN4llvm18BitstreamBlockInfo9BlockInfoEJS2_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN4llvm18BitstreamBlockInfo9BlockInfoEJS2_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructIN4llvm18BitstreamBlockInfo9BlockInfoEJS2_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x58                  	// #88
  2c:	bl	0 <_ZSt10_ConstructIN4llvm18BitstreamBlockInfo9BlockInfoEJS2_EEvPT_DpOT0_>
  30:	mov	x1, x19
  34:	bl	0 <_ZSt10_ConstructIN4llvm18BitstreamBlockInfo9BlockInfoEJS2_EEvPT_DpOT0_>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJmEEC2ERKm:

0000000000000000 <_ZNSt11_Tuple_implILm1EJmEEC1ERKm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt11_Tuple_implILm1EJmEEC1ERKm>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EmLb0EEC2ERKm:

0000000000000000 <_ZNSt10_Head_baseILm0EmLb0EEC1ERKm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm11StringErrorESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm11StringErrorESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPN4llvm11StringErrorESt14default_deleteIS1_EEEC1IS2_S4_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm11StringErrorEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm11StringErrorEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm11StringErrorEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm11StringErrorESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm11StringErrorESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPN4llvm11StringErrorESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS3_INS0_11StringErrorEEEvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_JS3_INS0_11StringErrorEEEvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_JS3_INS0_11StringErrorEEEvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_JS3_INS0_11StringErrorEEEvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_JS3_INS0_11StringErrorEEEvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC1IRS2_JS3_INS0_11StringErrorEEEvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJjEEC2ERKj:

0000000000000000 <_ZNSt11_Tuple_implILm1EJjEEC1ERKj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt11_Tuple_implILm1EJjEEC1ERKj>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EjLb0EEC2ERKj:

0000000000000000 <_ZNSt10_Head_baseILm0EjLb0EEC1ERKj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	w1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	w1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSteqIPN4llvm15BitstreamCursor5BlockEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZSteqIPN4llvm15BitstreamCursor5BlockEEbRKSt13move_iteratorIT_ES8_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPN4llvm15BitstreamCursor5BlockEEbRKSt13move_iteratorIT_ES8_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPN4llvm15BitstreamCursor5BlockEEbRKSt13move_iteratorIT_ES8_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm15BitstreamCursor5BlockEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm15BitstreamCursor5BlockEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x10
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES7_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES7_EET0_T_S9_S8_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	asr	x0, x0, #4
  24:	str	x0, [sp, #56]
  28:	ldr	x0, [sp, #56]
  2c:	cmp	x0, #0x0
  30:	b.le	70 <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES7_EET0_T_S9_S8_+0x70>
  34:	ldr	x0, [sp, #24]
  38:	sub	x0, x0, #0x10
  3c:	str	x0, [sp, #24]
  40:	ldr	x0, [sp, #32]
  44:	sub	x0, x0, #0x10
  48:	str	x0, [sp, #32]
  4c:	ldr	x0, [sp, #32]
  50:	bl	0 <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES7_EET0_T_S9_S8_>
  54:	mov	x1, x0
  58:	ldr	x0, [sp, #24]
  5c:	bl	0 <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES7_EET0_T_S9_S8_>
  60:	ldr	x0, [sp, #56]
  64:	sub	x0, x0, #0x1
  68:	str	x0, [sp, #56]
  6c:	b	28 <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES7_EET0_T_S9_S8_+0x28>
  70:	ldr	x0, [sp, #24]
  74:	ldp	x29, x30, [sp], #64
  78:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSERKS4_:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldr	x1, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	add	x2, x0, #0x8
  28:	ldr	x0, [sp, #16]
  2c:	add	x0, x0, #0x8
  30:	mov	x1, x0
  34:	mov	x0, x2
  38:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSERKS4_>
  3c:	ldr	x0, [sp, #24]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEaSERKS2_:

0000000000000000 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEaSERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEaSERKS2_>
  1c:	ldr	x0, [sp, #24]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS6_EET0_T_SB_SA_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS6_EET0_T_SB_SA_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	asr	x0, x0, #4
  24:	str	x0, [sp, #56]
  28:	ldr	x0, [sp, #56]
  2c:	cmp	x0, #0x0
  30:	b.le	68 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS6_EET0_T_SB_SA_+0x68>
  34:	ldr	x1, [sp, #40]
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS6_EET0_T_SB_SA_>
  40:	ldr	x0, [sp, #40]
  44:	add	x0, x0, #0x10
  48:	str	x0, [sp, #40]
  4c:	ldr	x0, [sp, #24]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #24]
  58:	ldr	x0, [sp, #56]
  5c:	sub	x0, x0, #0x1
  60:	str	x0, [sp, #56]
  64:	b	28 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS6_EET0_T_SB_SA_+0x28>
  68:	ldr	x0, [sp, #24]
  6c:	ldp	x29, x30, [sp], #64
  70:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC2ERKS4_:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC1ERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldr	x1, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	add	x2, x0, #0x8
  28:	ldr	x0, [sp, #16]
  2c:	add	x0, x0, #0x8
  30:	mov	x1, x0
  34:	mov	x0, x2
  38:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC1ERKS4_>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC2ERKS2_:

0000000000000000 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC1ERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC1ERKS2_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJRKS3_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJRKS3_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJRKS3_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x10                  	// #16
  2c:	bl	0 <_ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJRKS3_EEvPT_DpOT0_>
  30:	mov	x1, x19
  34:	bl	0 <_ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJRKS3_EEvPT_DpOT0_>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE8max_sizeERKS4_:

0000000000000000 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE8max_sizeERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE8max_sizeERKS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE8allocateERS7_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE8allocateERS7_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE8allocateERS7_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEEC2ERS7_PS6_:

0000000000000000 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEEC1ERS7_PS6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEEC1ERS7_PS6_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #40]
  2c:	ldr	x1, [sp, #24]
  30:	str	x1, [x0, #8]
  34:	nop
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE10deallocateERS7_PS6_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE10deallocateERS7_PS6_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE10deallocateERS7_PS6_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt12__to_addressISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEPT_S8_:

0000000000000000 <_ZSt12__to_addressISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEPT_S8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEEC2ERKS3_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEEC1ERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_ImplC2ES2_:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_ImplC1ES2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_ImplC1ES2_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13BitCodeAbbrevEEE9constructIS1_JEEEvRS2_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13BitCodeAbbrevEEE9constructIS1_JEEEvRS2_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13BitCodeAbbrevEEE9constructIS1_JEEEvRS2_PT_DpOT0_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_bufferIN4llvm13BitCodeAbbrevEE6_M_ptrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_bufferIN4llvm13BitCodeAbbrevEE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN9__gnu_cxx16__aligned_bufferIN4llvm13BitCodeAbbrevEE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	str	x0, [sp, #72]
  24:	ldr	x1, [sp, #56]
  28:	ldr	x0, [sp, #48]
  2c:	cmp	x1, x0
  30:	b.eq	74 <_ZSt14__relocate_a_1IPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_+0x74>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZSt14__relocate_a_1IPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZSt14__relocate_a_1IPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  48:	ldr	x2, [sp, #32]
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZSt14__relocate_a_1IPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  58:	ldr	x0, [sp, #56]
  5c:	add	x0, x0, #0x10
  60:	str	x0, [sp, #56]
  64:	ldr	x0, [sp, #72]
  68:	add	x0, x0, #0x10
  6c:	str	x0, [sp, #72]
  70:	b	24 <_ZSt14__relocate_a_1IPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_+0x24>
  74:	ldr	x0, [sp, #72]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #80
  80:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8max_sizeERKS8_:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8max_sizeERKS8_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8max_sizeERKS8_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x3333333333333333    	// #3689348814741910323
   c:	movk	x0, #0x333, lsl #48
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt12__niter_baseIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET_S9_:

0000000000000000 <_ZSt12__niter_baseIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET_S9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	str	x0, [sp, #72]
  24:	ldr	x1, [sp, #56]
  28:	ldr	x0, [sp, #48]
  2c:	cmp	x1, x0
  30:	b.eq	74 <_ZSt14__relocate_a_1IPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_+0x74>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZSt14__relocate_a_1IPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZSt14__relocate_a_1IPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  48:	ldr	x2, [sp, #32]
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZSt14__relocate_a_1IPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  58:	ldr	x0, [sp, #56]
  5c:	add	x0, x0, #0x28
  60:	str	x0, [sp, #56]
  64:	ldr	x0, [sp, #72]
  68:	add	x0, x0, #0x28
  6c:	str	x0, [sp, #72]
  70:	b	24 <_ZSt14__relocate_a_1IPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_+0x24>
  74:	ldr	x0, [sp, #72]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #80
  80:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESB_EET0_T_SE_SD_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESB_EET0_T_SE_SD_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESB_EET0_T_SE_SD_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESB_EET0_T_SE_SD_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESB_EET0_T_SE_SD_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESB_EET0_T_SE_SD_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESB_EET0_T_SE_SD_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESB_EET0_T_SE_SD_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x28
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESB_EET0_T_SE_SD_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZSt11__addressofISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEPT_RS8_:

0000000000000000 <_ZSt11__addressofISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEPT_RS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvPT_:

0000000000000000 <_ZSt8_DestroyISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt8_DestroyISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvPT_>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt4moveIRN4llvm18BitstreamBlockInfo9BlockInfoEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm18BitstreamBlockInfo9BlockInfoEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZSteqIPN4llvm18BitstreamBlockInfo9BlockInfoEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZSteqIPN4llvm18BitstreamBlockInfo9BlockInfoEEbRKSt13move_iteratorIT_ES8_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPN4llvm18BitstreamBlockInfo9BlockInfoEEbRKSt13move_iteratorIT_ES8_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPN4llvm18BitstreamBlockInfo9BlockInfoEEbRKSt13move_iteratorIT_ES8_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm18BitstreamBlockInfo9BlockInfoEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm18BitstreamBlockInfo9BlockInfoEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC2EOSA_:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC1EOSA_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC1EOSA_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC1EOSA_>
  28:	ldr	x19, [sp, #40]
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC1EOSA_>
  34:	mov	x1, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC1EOSA_>
  40:	nop
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EmLb0EEC2ERKm:

0000000000000000 <_ZNSt10_Head_baseILm1EmLb0EEC1ERKm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm11StringErrorEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm11StringErrorEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm11StringErrorEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS0_INS1_11StringErrorEEEEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC1IS0_INS1_11StringErrorEEEEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC1IS0_INS1_11StringErrorEEEEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC1IS0_INS1_11StringErrorEEEEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EjLb0EEC2ERKj:

0000000000000000 <_ZNSt10_Head_baseILm1EjLb0EEC1ERKj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	w1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	w1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZStneIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEbRKSt13move_iteratorIT_ES9_:

0000000000000000 <_ZStneIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEbRKSt13move_iteratorIT_ES9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEbRKSt13move_iteratorIT_ES9_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x10
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJS3_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJS3_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJS3_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x10                  	// #16
  2c:	bl	0 <_ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJS3_EEvPT_DpOT0_>
  30:	mov	x1, x19
  34:	bl	0 <_ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJS3_EEvPT_DpOT0_>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEaSEOS2_:

0000000000000000 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEaSEOS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEaSEOS2_>
  20:	mov	x1, x0
  24:	mov	x0, x19
  28:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEaSEOS2_>
  2c:	ldr	x0, [sp, #40]
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEaSERKS2_:

0000000000000000 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEaSERKS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldr	x0, [x0]
  18:	str	x0, [sp, #40]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	ldr	x1, [sp, #40]
  28:	cmp	x1, x0
  2c:	b.eq	6c <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEaSERKS2_+0x6c>  // b.none
  30:	ldr	x0, [sp, #40]
  34:	cmp	x0, #0x0
  38:	b.eq	44 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEaSERKS2_+0x44>  // b.none
  3c:	ldr	x0, [sp, #40]
  40:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEaSERKS2_>
  44:	ldr	x0, [sp, #24]
  48:	ldr	x0, [x0]
  4c:	cmp	x0, #0x0
  50:	b.eq	60 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEaSERKS2_+0x60>  // b.none
  54:	ldr	x0, [sp, #24]
  58:	ldr	x0, [x0]
  5c:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEaSERKS2_>
  60:	ldr	x0, [sp, #24]
  64:	ldr	x1, [sp, #40]
  68:	str	x1, [x0]
  6c:	ldr	x0, [sp, #24]
  70:	ldp	x29, x30, [sp], #48
  74:	ret

Disassembly of section .text._ZSt7forwardIRKSt10shared_ptrIN4llvm13BitCodeAbbrevEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardIRKSt10shared_ptrIN4llvm13BitCodeAbbrevEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2ERKS2_:

0000000000000000 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1ERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	ldr	x1, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	ldr	x0, [x0]
  28:	cmp	x0, #0x0
  2c:	b.eq	3c <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1ERKS2_+0x3c>  // b.none
  30:	ldr	x0, [sp, #24]
  34:	ldr	x0, [x0]
  38:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC1ERKS2_>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x1, [sp, #32]
  40:	mov	x0, x1
  44:	lsl	x0, x0, #4
  48:	add	x0, x0, x1
  4c:	lsl	x0, x0, #5
  50:	bl	0 <_Znwm>
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZSt11__addressofISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEEPT_RS8_:

0000000000000000 <_ZSt11__addressofISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEEPT_RS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE10deallocateEPS6_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EEC2ERKS2_:

0000000000000000 <_ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EEC1ERKS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EEC1ERKS2_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm13BitCodeAbbrevC2Ev:

0000000000000000 <_ZN4llvm13BitCodeAbbrevC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13BitCodeAbbrevC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEE9constructIS2_JEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEE9constructIS2_JEEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	mov	x1, x0
  1c:	mov	x0, #0x210                 	// #528
  20:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEE9constructIS2_JEEEvPT_DpOT0_>
  24:	mov	x19, x0
  28:	mov	x3, x19
  2c:	mov	x0, #0x210                 	// #528
  30:	mov	x2, x0
  34:	mov	w1, #0x0                   	// #0
  38:	mov	x0, x3
  3c:	bl	0 <memset>
  40:	mov	x0, x19
  44:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEE9constructIS2_JEEEvPT_DpOT0_>
  48:	nop
  4c:	ldr	x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_bufferIN4llvm13BitCodeAbbrevEE7_M_addrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_bufferIN4llvm13BitCodeAbbrevEE7_M_addrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aISt10shared_ptrIN4llvm13BitCodeAbbrevEES3_SaIS3_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aISt10shared_ptrIN4llvm13BitCodeAbbrevEES3_SaIS3_EEvPT_PT0_RT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt19__relocate_object_aISt10shared_ptrIN4llvm13BitCodeAbbrevEES3_SaIS3_EEvPT_PT0_RT1_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #40]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZSt19__relocate_object_aISt10shared_ptrIN4llvm13BitCodeAbbrevEES3_SaIS3_EEvPT_PT0_RT1_>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZSt19__relocate_object_aISt10shared_ptrIN4llvm13BitCodeAbbrevEES3_SaIS3_EEvPT_PT0_RT1_>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZSt19__relocate_object_aISt10shared_ptrIN4llvm13BitCodeAbbrevEES3_SaIS3_EEvPT_PT0_RT1_>
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZSt19__relocate_object_aISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_SaIS7_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_SaIS7_EEvPT_PT0_RT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt19__relocate_object_aISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_SaIS7_EEvPT_PT0_RT1_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #40]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZSt19__relocate_object_aISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_SaIS7_EEvPT_PT0_RT1_>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZSt19__relocate_object_aISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_SaIS7_EEvPT_PT0_RT1_>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZSt19__relocate_object_aISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_SaIS7_EEvPT_PT0_RT1_>
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZStneIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKSt13move_iteratorIT_ESD_:

0000000000000000 <_ZStneIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKSt13move_iteratorIT_ESD_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKSt13move_iteratorIT_ESD_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x28
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10_ConstructISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEJS7_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEJS7_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEJS7_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x28                  	// #40
  2c:	bl	0 <_ZSt10_ConstructISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEJS7_EEvPT_DpOT0_>
  30:	mov	x1, x19
  34:	bl	0 <_ZSt10_ConstructISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEJS7_EEvPT_DpOT0_>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JS3_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JS3_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JS3_EEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x58                  	// #88
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JS3_EEEvPT_DpOT0_>
  34:	mov	x1, x19
  38:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JS3_EEEvPT_DpOT0_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt4moveIRNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS8_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOSE_:

0000000000000000 <_ZSt4moveIRNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS8_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOSE_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2ERKS7_:

0000000000000000 <_ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1ERKS7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1ERKS7_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_Vector_impl_dataC2EOSA_:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_Vector_impl_dataC1EOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp]
  20:	ldr	x1, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	str	x1, [x0, #8]
  2c:	ldr	x0, [sp]
  30:	ldr	x1, [x0, #16]
  34:	ldr	x0, [sp, #8]
  38:	str	x1, [x0, #16]
  3c:	ldr	x0, [sp]
  40:	str	xzr, [x0, #16]
  44:	ldr	x0, [sp]
  48:	ldr	x1, [x0, #16]
  4c:	ldr	x0, [sp]
  50:	str	x1, [x0, #8]
  54:	ldr	x0, [sp]
  58:	ldr	x1, [x0, #8]
  5c:	ldr	x0, [sp]
  60:	str	x1, [x0]
  64:	nop
  68:	add	sp, sp, #0x10
  6c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm11StringErrorEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm11StringErrorEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm11StringErrorEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm11StringErrorELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm11StringErrorELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm11StringErrorELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm11StringErrorELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm11StringErrorEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm11StringErrorEEEE7_M_headERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm11StringErrorEEEE7_M_headERS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm11StringErrorEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm11StringErrorEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm11StringErrorEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS0_INS1_11StringErrorEEEEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC1IS0_INS1_11StringErrorEEEEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC1IS0_INS1_11StringErrorEEEEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC1IS0_INS1_11StringErrorEEEEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZSteqIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEbRKSt13move_iteratorIT_ES9_:

0000000000000000 <_ZSteqIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEbRKSt13move_iteratorIT_ES9_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEbRKSt13move_iteratorIT_ES9_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEbRKSt13move_iteratorIT_ES9_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSEOS4_:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSEOS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSEOS4_>
  18:	mov	x1, x0
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSEOS4_>
  24:	add	x0, sp, #0x20
  28:	ldr	x1, [sp, #24]
  2c:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSEOS4_>
  30:	add	x0, sp, #0x20
  34:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSEOS4_>
  38:	ldr	x0, [sp, #24]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE15_M_add_ref_copyEv:

0000000000000000 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE15_M_add_ref_copyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	mov	w1, #0x1                   	// #1
  18:	bl	0 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE15_M_add_ref_copyEv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x3c3c3c3c3c3c3c3c    	// #4340410370284600380
   c:	movk	x0, #0x3c, lsl #48
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x20                  	// #32
  14:	bl	0 <_ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZSteqIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKSt13move_iteratorIT_ESD_:

0000000000000000 <_ZSteqIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKSt13move_iteratorIT_ESD_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKSt13move_iteratorIT_ESD_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKSt13move_iteratorIT_ESD_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2ERKS9_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1ERKS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm11StringErrorEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm11StringErrorEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm11StringErrorEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm11StringErrorEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEE7_M_headERKS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt14default_deleteIN4llvm13ErrorInfoBaseEEC2INS0_11StringErrorEvEERKS_IT_E:

0000000000000000 <_ZNSt14default_deleteIN4llvm13ErrorInfoBaseEEC1INS0_11StringErrorEvEERKS_IT_E>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt4moveIRSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE4swapERS4_:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE4swapERS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE4swapERS4_>
  1c:	ldr	x0, [sp, #24]
  20:	add	x2, x0, #0x8
  24:	ldr	x0, [sp, #16]
  28:	add	x0, x0, #0x8
  2c:	mov	x1, x0
  30:	mov	x0, x2
  34:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE4swapERS4_>
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm11StringErrorELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm11StringErrorELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm13BitCodeAbbrevEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm13BitCodeAbbrevEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4swapIPN4llvm13BitCodeAbbrevEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_:

0000000000000000 <_ZSt4swapIPN4llvm13BitCodeAbbrevEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZSt4swapIPN4llvm13BitCodeAbbrevEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_>
  18:	ldr	x0, [x0]
  1c:	str	x0, [sp, #40]
  20:	ldr	x0, [sp, #16]
  24:	bl	0 <_ZSt4swapIPN4llvm13BitCodeAbbrevEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_>
  28:	ldr	x1, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	str	x1, [x0]
  34:	add	x0, sp, #0x28
  38:	bl	0 <_ZSt4swapIPN4llvm13BitCodeAbbrevEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SH_>
  3c:	ldr	x1, [x0]
  40:	ldr	x0, [sp, #16]
  44:	str	x1, [x0]
  48:	nop
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED1Ev>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	add	x0, x0, #0x10
  28:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED1Ev>
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED1Ev>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED0Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED0Ev>
  14:	mov	x1, #0x220                 	// #544
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZdlPvm>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	add	x0, x0, #0x10
  18:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>
  28:	mov	x1, x0
  2c:	mov	x0, x19
  30:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>
  34:	nop
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x10
  14:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>
  18:	mov	x1, x0
  1c:	add	x0, sp, #0x38
  20:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>
  24:	add	x1, sp, #0x38
  28:	add	x0, sp, #0x28
  2c:	ldr	x2, [sp, #24]
  30:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>
  3c:	add	x0, sp, #0x28
  40:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>
  4c:	nop
  50:	ldp	x29, x30, [sp], #64
  54:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>
  18:	str	x0, [sp, #40]
  1c:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #16]
  28:	cmp	x0, x1
  2c:	b.eq	44 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x44>  // b.none
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNSt19_Sp_make_shared_tag5_S_eqERKSt9type_info>
  38:	and	w0, w0, #0xff
  3c:	cmp	w0, #0x0
  40:	b.eq	4c <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x4c>  // b.none
  44:	mov	w0, #0x1                   	// #1
  48:	b	50 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x50>
  4c:	mov	w0, #0x0                   	// #0
  50:	cmp	w0, #0x0
  54:	b.eq	60 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x60>  // b.none
  58:	ldr	x0, [sp, #40]
  5c:	b	64 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x64>
  60:	mov	x0, #0x0                   	// #0
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJmjEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJmjEE7snprintEPcj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	ldr	w2, [sp, #28]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm13format_objectIJmjEE7snprintEPcj>
  24:	ldp	x29, x30, [sp], #64
  28:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJjjEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJjjEE7snprintEPcj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	ldr	w2, [sp, #28]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm13format_objectIJjjEE7snprintEPcj>
  24:	ldp	x29, x30, [sp], #64
  28:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJmmEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJmmEE7snprintEPcj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	ldr	w2, [sp, #28]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm13format_objectIJmmEE7snprintEPcj>
  24:	ldp	x29, x30, [sp], #64
  28:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_Impl8_M_allocEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_Impl8_M_allocEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_Impl8_M_allocEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13BitCodeAbbrevEEE7destroyIS1_EEvRS2_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13BitCodeAbbrevEEE7destroyIS1_EEvRS2_PT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13BitCodeAbbrevEEE7destroyIS1_EEvRS2_PT_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJmjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE:

0000000000000000 <_ZNK4llvm13format_objectIJmjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #72]
  14:	str	x1, [sp, #64]
  18:	str	w2, [sp, #60]
  1c:	strb	w3, [sp, #56]
  20:	ldr	w19, [sp, #60]
  24:	ldr	x0, [sp, #72]
  28:	ldr	x20, [x0, #8]
  2c:	ldr	x0, [sp, #72]
  30:	add	x0, x0, #0x10
  34:	bl	0 <_ZNK4llvm13format_objectIJmjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>
  38:	ldr	x21, [x0]
  3c:	ldr	x0, [sp, #72]
  40:	add	x0, x0, #0x10
  44:	bl	0 <_ZNK4llvm13format_objectIJmjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>
  48:	ldr	w0, [x0]
  4c:	mov	w4, w0
  50:	mov	x3, x21
  54:	mov	x2, x20
  58:	mov	x1, x19
  5c:	ldr	x0, [sp, #64]
  60:	bl	0 <snprintf>
  64:	ldp	x19, x20, [sp, #16]
  68:	ldr	x21, [sp, #32]
  6c:	ldp	x29, x30, [sp], #80
  70:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJjjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE:

0000000000000000 <_ZNK4llvm13format_objectIJjjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #72]
  14:	str	x1, [sp, #64]
  18:	str	w2, [sp, #60]
  1c:	strb	w3, [sp, #56]
  20:	ldr	w19, [sp, #60]
  24:	ldr	x0, [sp, #72]
  28:	ldr	x20, [x0, #8]
  2c:	ldr	x0, [sp, #72]
  30:	add	x0, x0, #0x10
  34:	bl	0 <_ZNK4llvm13format_objectIJjjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>
  38:	ldr	w21, [x0]
  3c:	ldr	x0, [sp, #72]
  40:	add	x0, x0, #0x10
  44:	bl	0 <_ZNK4llvm13format_objectIJjjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>
  48:	ldr	w0, [x0]
  4c:	mov	w4, w0
  50:	mov	w3, w21
  54:	mov	x2, x20
  58:	mov	x1, x19
  5c:	ldr	x0, [sp, #64]
  60:	bl	0 <snprintf>
  64:	ldp	x19, x20, [sp, #16]
  68:	ldr	x21, [sp, #32]
  6c:	ldp	x29, x30, [sp], #80
  70:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJmmEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE:

0000000000000000 <_ZNK4llvm13format_objectIJmmEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #72]
  14:	str	x1, [sp, #64]
  18:	str	w2, [sp, #60]
  1c:	strb	w3, [sp, #56]
  20:	ldr	w19, [sp, #60]
  24:	ldr	x0, [sp, #72]
  28:	ldr	x20, [x0, #8]
  2c:	ldr	x0, [sp, #72]
  30:	add	x0, x0, #0x10
  34:	bl	0 <_ZNK4llvm13format_objectIJmmEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>
  38:	ldr	x21, [x0]
  3c:	ldr	x0, [sp, #72]
  40:	add	x0, x0, #0x10
  44:	bl	0 <_ZNK4llvm13format_objectIJmmEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>
  48:	ldr	x0, [x0]
  4c:	mov	x4, x0
  50:	mov	x3, x21
  54:	mov	x2, x20
  58:	mov	x1, x19
  5c:	ldr	x0, [sp, #64]
  60:	bl	0 <snprintf>
  64:	ldp	x19, x20, [sp, #16]
  68:	ldr	x21, [sp, #32]
  6c:	ldp	x29, x30, [sp], #80
  70:	ret

Disassembly of section .text._ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EE6_S_getERS3_:

0000000000000000 <_ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EE6_S_getERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13BitCodeAbbrevD2Ev:

0000000000000000 <_ZN4llvm13BitCodeAbbrevD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm13BitCodeAbbrevD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEE7destroyIS2_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEE7destroyIS2_EEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEE7destroyIS2_EEvPT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZSt3getILm0EJmjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_:

0000000000000000 <_ZSt3getILm0EJmjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJmjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJmjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_:

0000000000000000 <_ZSt3getILm1EJmjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJmjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJjjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_:

0000000000000000 <_ZSt3getILm0EJjjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJjjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJjjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_:

0000000000000000 <_ZSt3getILm1EJjjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJjjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm0EJmmEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_:

0000000000000000 <_ZSt3getILm0EJmmEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJmmEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJmmEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_:

0000000000000000 <_ZSt3getILm1EJmmEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJmmEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EmJjEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EmJjEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EmJjEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1EjJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1EjJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1EjJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EjJjEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EjJjEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EjJjEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm0EmJmEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EmJmEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EmJmEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1EmJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1EmJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1EmJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJmjEE7_M_headERKS0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJmjEE7_M_headERKS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJmjEE7_M_headERKS0_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJjEE7_M_headERKS0_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJjEE7_M_headERKS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJjEE7_M_headERKS0_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJjjEE7_M_headERKS0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJjjEE7_M_headERKS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x4
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJjjEE7_M_headERKS0_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJmmEE7_M_headERKS0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJmmEE7_M_headERKS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJmmEE7_M_headERKS0_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJmEE7_M_headERKS0_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJmEE7_M_headERKS0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJmEE7_M_headERKS0_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EmLb0EE7_M_headERKS0_:

0000000000000000 <_ZNSt10_Head_baseILm0EmLb0EE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EjLb0EE7_M_headERKS0_:

0000000000000000 <_ZNSt10_Head_baseILm1EjLb0EE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EjLb0EE7_M_headERKS0_:

0000000000000000 <_ZNSt10_Head_baseILm0EjLb0EE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EmLb0EE7_M_headERKS0_:

0000000000000000 <_ZNSt10_Head_baseILm1EmLb0EE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret
