09:08


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.edf " "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist" "-pVQ100" "-y/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.edf...
Parsing constraint file: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf...
Warning: pin i_Clk doesn't exist in the design netlist.ignoring the set_io command on line 9 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin i_UART_RX doesn't exist in the design netlist.ignoring the set_io command on line 36 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_UART_TX doesn't exist in the design netlist.ignoring the set_io command on line 37 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf
parse file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Constraints.pcf error. But they are ignored
start to read sdc/scf file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.scf
sdc_reader OK /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/Switches_And_LEDs.scf
Stored edif netlist at /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs...

write Timing Constraint to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: Switches_To_LEDs

EDF Parser run-time: 0 (sec)
running edif parseredif parser succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs" --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer" --device-file "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib" --effort_level std --out-sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer/Switches_To_LEDs_pl.sdc"
starting placerrunning placerExecuting : /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs --outdir /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer --device-file /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib --effort_level std --out-sdc-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer/Switches_To_LEDs_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev
Package              - VQ100
Design database      - /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs
SDC file             - /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer
Timing library       - /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs/BFPGA_DESIGN_ep
I2065: Reading device file : /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	0/1280
    PLBs                        :	0/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	8/72
    PLLs                        :	0/0


W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2054: Placement of design completed successfully

I2076: Placer run-time: 0.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs" --package VQ100 --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer/Switches_To_LEDs_pl.sdc" --dst_sdc_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer/Switches_To_LEDs_pk.sdc" --devicename iCE40HX1K
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs" --package VQ100 --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer" --translator "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer/Switches_To_LEDs_pl.sdc" --dst_sdc_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer/Switches_To_LEDs_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 11
used logic cells: 0
Translating sdc file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/placer/Switches_To_LEDs_pl.sdc...
Translated sdc file is /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer/Switches_To_LEDs_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib" "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer/Switches_To_LEDs_pk.sdc" --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/router" --sdf_file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer/Switches_To_LEDs_pk.sdc --outdir /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/router --sdf_file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design Switches_To_LEDs
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 4 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design Switches_To_LEDs
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           155052K
router succeed.

"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.v" --vhdl "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.vhd" --lib "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs" --view rt --device "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" --splitio  --in-sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/packer/Switches_To_LEDs_pk.sdc" --out-sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/netlister/Switches_To_LEDs_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
Writing /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.v
Writing /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
running netlistnetlist succeed.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs" --lib-file "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib" --sdc-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/netlister/Switches_To_LEDs_sbt.sdc" --sdf-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.sdf" --report-file "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/timer/Switches_To_LEDs_timing.rpt" --device-file "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" --timing-summary
starting timerExecuting : /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs --lib-file /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ice40HX1K.lib --sdc-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/netlister/Switches_To_LEDs_sbt.sdc --sdf-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/simulation_netlist/Switches_To_LEDs_sbt.sdf --report-file /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/timer/Switches_To_LEDs_timing.rpt --device-file /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/sbt_backend/devices/ICE40P01.dev" --design "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/netlist/oadb-Switches_To_LEDs" --device_name iCE40HX1K --package VQ100 --outdir "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Switches_And_LEDs/Switches_And_LEDs_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
09:09
