{
  "sequential": true,
  "memory_files": {
    "rom": {
      "type": "rom",
      "module": "overture_fetch",
      "memory": "rom",
      "file": "overture_prog_branch.txt"
    }
  },
  "test_cases": [
    {
      "name": "Branch instructions: less and greater",
      "sequence": [
        {"inputs": {"clk": 1, "reset": 1, "run": 0, "in_port": 0}, "expected": {"pc": 0, "out_port": 0, "r4_out": 0, "r5_out": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 1, "r0_out": 2}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 2, "r1_out": 2}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 3, "r0_out": 5}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 4, "r2_out": 5}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 5, "r3_out": 253}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 6, "r0_out": 11}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 11}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 12, "r0_out": 42}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 13, "out_port": 42}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 14, "r3_out": 7}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 15, "r0_out": 18}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 18, "r4_out": 0, "r5_out": 0}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 19, "r0_out": 7}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 20, "out_port": 7}},
        {"inputs": {"clk": 1, "reset": 0, "run": 1, "in_port": 0}, "expected": {"pc": 21, "r4_out": 0, "r5_out": 0}}
      ]
    }
  ]
}
