

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue Oct 23 21:29:58 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        fir11
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   23|   45|   24|   46|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |   22|   44|   2 ~ 4  |          -|          -|    11|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    105|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      74|      8|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|     213|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     287|    233|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |c1_U         |fir_c1         |        0|  10|   2|    11|   10|     1|          110|
    |shift_reg_U  |fir_shift_reg  |        0|  64|   6|    11|   32|     1|          352|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |Total        |               |        0|  74|   8|    22|   42|     2|          462|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |tmp_2_fu_130_p2  |     *    |      3|  0|  20|          32|           6|
    |tmp_4_fu_163_p2  |     *    |      3|  0|  20|          10|          32|
    |acc_1_fu_168_p2  |     +    |      0|  0|  39|          32|          32|
    |grp_fu_123_p2    |     +    |      0|  0|  15|           5|           2|
    |tmp_1_fu_149_p2  |   icmp   |      0|  0|  11|           5|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      6|  0| 105|          84|          73|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_reg_89          |   9|          2|   32|         64|
    |ap_NS_fsm           |  33|          6|    1|          6|
    |grp_fu_123_p0       |  15|          3|    5|         15|
    |i_reg_102           |   9|          2|    5|         10|
    |p_pn_phi_fu_117_p4  |   9|          2|   32|         64|
    |p_pn_reg_114        |   9|          2|   32|         64|
    |shift_reg_address0  |  21|          4|    4|         16|
    |shift_reg_d0        |  15|          3|   32|         96|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 120|         24|  143|        335|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |acc_reg_89              |  32|   0|   32|          0|
    |ap_CS_fsm               |   5|   0|    5|          0|
    |c1_load_reg_211         |  10|   0|   10|          0|
    |i_cast_reg_184          |  32|   0|   32|          0|
    |i_reg_102               |   5|   0|    5|          0|
    |p_pn_reg_114            |  32|   0|   32|          0|
    |shift_reg_load_reg_206  |  32|   0|   32|          0|
    |tmp_1_reg_192           |   1|   0|    1|          0|
    |tmp_2_reg_179           |  32|   0|   32|          0|
    |tmp_4_reg_216           |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 213|   0|  213|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

