/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-105X_mc2017_realistic_v4_HS-v1/DQMIO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-105X_mc2017_realistic_v4_HS-v1/GEN-SIM-DIGI-RAW
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-105X_mc2017_realistic_v4_HS-v1/GEN-SIM-RECO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-105X_mc2017_realistic_v4_HS-v1/MINIAODSIM
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-EcalESAlign-105X_mc2017_realistic_v4_HS-v1/ALCARECO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-HcalCalHBHEMuonFilter-105X_mc2017_realistic_v4_HS-v1/ALCARECO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-MuAlOverlaps-105X_mc2017_realistic_v4_HS-v1/ALCARECO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-PU25ns_105X_mc2017_realistic_v4_HS-v1/DQMIO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-PU25ns_105X_mc2017_realistic_v4_HS-v1/GEN-SIM-DIGI-RAW
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-PU25ns_105X_mc2017_realistic_v4_HS-v1/GEN-SIM-RECO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-PU25ns_105X_mc2017_realistic_v4_HS-v1/MINIAODSIM
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-SiStripCalMinBias-105X_mc2017_realistic_v4_HS-v1/ALCARECO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-TkAlJpsiMuMu-105X_mc2017_realistic_v4_HS-v1/ALCARECO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-TkAlMinBias-105X_mc2017_realistic_v4_HS-v1/ALCARECO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-TkAlMuonIsolated-105X_mc2017_realistic_v4_HS-v1/ALCARECO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-TkAlUpsilonMuMu-105X_mc2017_realistic_v4_HS-v1/ALCARECO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre1-TkAlZMuMu-105X_mc2017_realistic_v4_HS-v1/ALCARECO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre2-105X_mc2017_realistic_v4_HS-v1/DQMIO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre2-105X_mc2017_realistic_v4_HS-v1/GEN-SIM
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre2-105X_mc2017_realistic_v4_HS-v1/GEN-SIM-DIGI-RAW
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre2-105X_mc2017_realistic_v4_HS-v1/GEN-SIM-RECO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre2-105X_mc2017_realistic_v4_HS-v1/MINIAODSIM
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre2-PU25ns_105X_mc2017_realistic_v4_HS-v1/DQMIO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre2-PU25ns_105X_mc2017_realistic_v4_HS-v1/GEN-SIM-DIGI-RAW
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre2-PU25ns_105X_mc2017_realistic_v4_HS-v1/GEN-SIM-RECO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre2-PU25ns_105X_mc2017_realistic_v4_HS-v1/MINIAODSIM
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre2-PU25ns_105X_mc2017_realistic_v4_HS_old-v1/DQMIO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre2-PU25ns_105X_mc2017_realistic_v4_HS_old-v1/GEN-SIM-RECO
/RelValQCD_FlatPt_15_3000HS_13/CMSSW_10_5_0_pre2-PU25ns_105X_mc2017_realistic_v4_HS_old-v1/MINIAODSIM
