ARM MP+PPO422
"Fre DMBdWW Rfe PosRR PosRW PosWR DpCtrlIsbdR"
Cycle=Rfe PosRR PosRW PosWR DpCtrlIsbdR Fre DMBdWW
Relax=
Safe=Rfe Fre PosWR PosRW PosRR DMBdWW DpCtrlIsbdR
Prefetch=1:x=T
Orig=Fre DMBdWW Rfe PosRR PosRW PosWR DpCtrlIsbdR
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0            | P1            ;
 MOV R0, #1    | LDR R0, [%y1] ;
 STR R0, [%x0] | LDR R1, [%y1] ;
 DMB           | MOV R2, #2    ;
 MOV R1, #1    | STR R2, [%y1] ;
 STR R1, [%y0] | LDR R3, [%y1] ;
               | CMP R3, R3    ;
               | BNE LC00      ;
               | LC00:         ;
               | ISB           ;
               | LDR R4, [%x1] ;
exists
(y=2 /\ 1:R0=1 /\ 1:R4=0)
