-- VHDL for IBM SMS ALD page 12.60.16.1
-- Title: NO BRANCH CONDITIONS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/13/2020 4:02:37 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_60_16_1_NO_BRANCH_CONDITIONS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_OP_MOD_REG_1_BIT:	 in STD_LOGIC;
		PS_F_CH_NOT_READY:	 in STD_LOGIC;
		PS_OP_MOD_REG_2_BIT:	 in STD_LOGIC;
		PS_F_CH_BUSY:	 in STD_LOGIC;
		PS_OP_MOD_REG_4_BIT:	 in STD_LOGIC;
		PS_F_CH_CHECK:	 in STD_LOGIC;
		PS_OP_MOD_REG_8_BIT:	 in STD_LOGIC;
		PS_F_CH_CONDITION:	 in STD_LOGIC;
		PS_OP_MOD_REG_B_BIT:	 in STD_LOGIC;
		MS_F_CH_CORRECT_LENGTH_RECORD:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		PS_OP_MOD_REG_A_BIT:	 in STD_LOGIC;
		PS_F_CH_NO_TRANSFER_LATCH:	 in STD_LOGIC;
		PS_BRANCH_ON_STATUS_CH_2:	 in STD_LOGIC;
		PS_NO_BRANCH_OP_CODES:	 in STD_LOGIC;
		MS_OVERLAP_CH_2_NO_BRANCH:	 out STD_LOGIC;
		PS_NO_BRANCH_CONDITIONS_JRJ:	 out STD_LOGIC);
end ALD_12_60_16_1_NO_BRANCH_CONDITIONS;

architecture behavioral of ALD_12_60_16_1_NO_BRANCH_CONDITIONS is 

	signal OUT_4A_NoPin: STD_LOGIC;
	signal OUT_4B_NoPin: STD_LOGIC;
	signal OUT_2B_F: STD_LOGIC;
	signal OUT_4C_NoPin: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_2E_F: STD_LOGIC;
	signal OUT_4F_NoPin: STD_LOGIC;
	signal OUT_2F_G: STD_LOGIC;
	signal OUT_4G_R: STD_LOGIC;
	signal OUT_1G_K: STD_LOGIC;
	signal OUT_DOT_2B: STD_LOGIC;

begin

	OUT_4A_NoPin <= NOT(PS_OP_MOD_REG_1_BIT AND PS_F_CH_NOT_READY );
	OUT_4B_NoPin <= NOT(PS_OP_MOD_REG_2_BIT AND PS_F_CH_BUSY );
	OUT_2B_F <= NOT(OUT_4A_NoPin AND OUT_4B_NoPin AND OUT_4C_NoPin );
	OUT_4C_NoPin <= NOT(PS_OP_MOD_REG_4_BIT AND PS_F_CH_CHECK );
	OUT_4D_NoPin <= NOT(PS_OP_MOD_REG_8_BIT AND PS_F_CH_CONDITION );
	OUT_4E_NoPin <= NOT(MS_F_CH_CORRECT_LENGTH_RECORD AND PS_OP_MOD_REG_B_BIT );
	OUT_2E_F <= NOT(OUT_4D_NoPin AND OUT_4E_NoPin AND OUT_4F_NoPin );
	OUT_4F_NoPin <= NOT(PS_OP_MOD_REG_A_BIT AND PS_F_CH_NO_TRANSFER_LATCH );
	OUT_2F_G <= NOT(PS_LAST_INSN_RO_CYCLE AND PS_BRANCH_ON_STATUS_CH_2 );
	OUT_4G_R <= NOT(PS_LAST_INSN_RO_CYCLE AND PS_NO_BRANCH_OP_CODES );
	OUT_1G_K <= NOT(OUT_4G_R AND OUT_DOT_2B );
	OUT_DOT_2B <= OUT_2B_F OR OUT_2E_F OR OUT_2F_G;

	PS_NO_BRANCH_CONDITIONS_JRJ <= OUT_1G_K;
	MS_OVERLAP_CH_2_NO_BRANCH <= OUT_DOT_2B;


end;
