<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_3stage_BTI</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_CRO_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0938bdd1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_CRO_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0938bdd1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b89e4efb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>num_oscillators</spirit:name>
        <spirit:displayName>Num Oscillators</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.num_oscillators">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_CRO_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../LUT6_NAND.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../LUT6_NOT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../frequency_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_CRO_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_54ae2917</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_CRO_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../LUT6_NAND.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../LUT6_NOT.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../frequency_counter.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_CRO_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_3stage_BTI_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b89e4efb</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>NAND controlled ring oscillator</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_CRO_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>num_oscillators</spirit:name>
      <spirit:displayName>Num Oscillators</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.num_oscillators" spirit:minimum="1" spirit:maximum="31" spirit:rangeType="long">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_3stage_BTI_v1</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:AXI_CRO:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>xilinx.com:user:AXI_3stage_CRO:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-04-16T07:34:57Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20aad682_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306c55d3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702cdb47_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364f374f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db7fd9f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d97e309_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f7e0d23_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aacd0e0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca83f6f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce141f0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d38eb35_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1cc3ba_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797c9818_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534a1749_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@be4da_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423e20dc_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfccf30_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0629f7_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ebd7cc_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dbe6a74_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfd42f0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8a8868_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119b84e9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6127bbcb_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5292efc2_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5225c857_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5672047f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afe33d3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10677a44_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428f844d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fcc9e1_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729c914_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2daecbde_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71019a8f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270b1200_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137ab39_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2774fa2f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6511d5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ee4a8dc_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70833874_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b63a8_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b97ad4_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0aad48_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e17807f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b8193f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dec736f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef5ab50_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ebd9c5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b57c18_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c847252_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fce9bb3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46402dab_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d028763_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a36b224_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412d01f6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc3f789_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da3abe6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5082ff85_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325d2905_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c8779ae_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120fea9e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5ca24a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0e8a00_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c06050_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d709cf_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cfd69c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44914954_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31389808_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfc180f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1845754a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ce8159_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbd0601_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3dd36d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b4e58c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b44c21_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50370ae9_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69897250_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0c4892_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46d457e1_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3614383e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528f6c8d_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2394bb49_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13e9cf4a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2824170e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24132d0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5f420_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7494c1ba_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379f589b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15e14a15_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e31d9f_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11beb89a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@478d57fe_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77bd3fd5_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4787b0_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8738c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620eb18c_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb02bd6_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50140572_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7851825e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5523047_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25abcb01_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d94d76_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b8fb2b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66db81a2_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e482228_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769b4c26_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a05ef6e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7967a15a_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abf79bf_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f57f0cd_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6268b83b_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b433c1e_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc0c4e3_ARCHIVE_LOCATION">c:/Users/User/ring_oscillator_zynq/AXI_CRO/AXI_CRO_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0312d308"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3ebf355f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="140e0387"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="04e57ddf"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6ef63a94"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
