set_property PACKAGE_PIN AV14 [get_ports fpga_clk2_p]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports fpga_clk2_p]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports fpga_clk2_n]
set_property PACKAGE_PIN AV27 [get_ports fpga_clk_100m_p]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports fpga_clk_100m_p]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports fpga_clk_100m_n]
set_property PACKAGE_PIN AU13 [get_ports glblclk_p]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports glblclk_p]
set_property IOSTANDARD DIFF_HSTL_II_18 [get_ports glblclk_n]
set_property PACKAGE_PIN AV32 [get_ports dac_sysrefp]   
set_property PACKAGE_PIN AU33 [get_ports rx_sysref_p]   
set_property PACKAGE_PIN AY8 [get_ports fpga_mgtq110_refclkp]
set_property PACKAGE_PIN AL10 [get_ports fpga_mgtq112_refclkp]
set_property PACKAGE_PIN N10 [get_ports fpga_mgtq116_refclkp]
set_property PACKAGE_PIN E10 [get_ports fpga_mgtq118_refclkp]

set_property PACKAGE_PIN BC25 [get_ports lmk04828_gpo]
set_property IOSTANDARD LVCMOS18 [get_ports lmk04828_gpo]
set_property PACKAGE_PIN BD24 [get_ports {lmk04828_ld[1]}]
set_property PACKAGE_PIN BC24 [get_ports {lmk04828_ld[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lmk04828_ld[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {lmk04828_ld[0]}]
set_property PACKAGE_PIN AR24 [get_ports lmk04828_cs]
set_property PACKAGE_PIN BD25 [get_ports lmk04828_sclk]
set_property PACKAGE_PIN BD26 [get_ports lmk04828_sdio]
set_property IOSTANDARD LVCMOS18 [get_ports lmk04828_cs]
set_property IOSTANDARD LVCMOS18 [get_ports lmk04828_sclk]
set_property IOSTANDARD LVCMOS18 [get_ports lmk04828_sdio]
set_property PACKAGE_PIN BB25 [get_ports lmk04828_sync]
set_property IOSTANDARD LVCMOS18 [get_ports lmk04828_sync]


set_property PACKAGE_PIN BD14 [get_ports dac1_csn]
set_property PACKAGE_PIN AT14 [get_ports dac2_csn]
set_property PACKAGE_PIN AL13 [get_ports dac3_csn]
set_property PACKAGE_PIN AM13 [get_ports dac4_csn]
set_property IOSTANDARD LVCMOS18 [get_ports dac1_csn]
set_property IOSTANDARD LVCMOS18 [get_ports dac2_csn]
set_property IOSTANDARD LVCMOS18 [get_ports dac3_csn]
set_property IOSTANDARD LVCMOS18 [get_ports dac4_csn]
set_property PACKAGE_PIN BD10 [get_ports dac1_sdi]
set_property PACKAGE_PIN AU10 [get_ports dac2_sdi]
set_property PACKAGE_PIN AP14 [get_ports dac3_sdi]
set_property PACKAGE_PIN AK13 [get_ports dac4_sdi]
set_property IOSTANDARD LVCMOS18 [get_ports dac1_sdi]
set_property IOSTANDARD LVCMOS18 [get_ports dac2_sdi]
set_property IOSTANDARD LVCMOS18 [get_ports dac3_sdi]
set_property IOSTANDARD LVCMOS18 [get_ports dac4_sdi]
set_property PACKAGE_PIN AR14 [get_ports dac1_sdo]
set_property PACKAGE_PIN AV10 [get_ports dac2_sdo]
set_property PACKAGE_PIN AR13 [get_ports dac3_sdo]
set_property PACKAGE_PIN AK12 [get_ports dac4_sdo]
set_property IOSTANDARD LVCMOS18 [get_ports dac1_sdo]
set_property IOSTANDARD LVCMOS18 [get_ports dac2_sdo]
set_property IOSTANDARD LVCMOS18 [get_ports dac3_sdo]
set_property IOSTANDARD LVCMOS18 [get_ports dac4_sdo]
set_property PACKAGE_PIN AY23 [get_ports dac12_lmx2592_csn]
set_property PACKAGE_PIN BA23 [get_ports dac12_lmx2592_sclk]
set_property PACKAGE_PIN AV25 [get_ports dac12_lmx2592_sdio]
set_property PACKAGE_PIN AW25 [get_ports dac34_lmx2592_csn]
set_property PACKAGE_PIN AW24 [get_ports dac34_lmx2592_sclk]
set_property PACKAGE_PIN AY24 [get_ports dac34_lmx2592_sdio]
set_property IOSTANDARD LVCMOS18 [get_ports dac12_lmx2592_csn]
set_property IOSTANDARD LVCMOS18 [get_ports dac12_lmx2592_sclk]
set_property IOSTANDARD LVCMOS18 [get_ports dac12_lmx2592_sdio]
set_property IOSTANDARD LVCMOS18 [get_ports dac34_lmx2592_csn]
set_property IOSTANDARD LVCMOS18 [get_ports dac34_lmx2592_sclk]
set_property IOSTANDARD LVCMOS18 [get_ports dac34_lmx2592_sdio]
set_property PACKAGE_PIN BC10 [get_ports dac1_sclk]
set_property PACKAGE_PIN AT13 [get_ports dac2_sclk]
set_property PACKAGE_PIN AN14 [get_ports dac3_sclk]
set_property PACKAGE_PIN AM12 [get_ports dac4_sclk]
set_property IOSTANDARD LVCMOS18 [get_ports dac1_sclk]
set_property IOSTANDARD LVCMOS18 [get_ports dac2_sclk]
set_property IOSTANDARD LVCMOS18 [get_ports dac3_sclk]
set_property IOSTANDARD LVCMOS18 [get_ports dac4_sclk]
set_property PACKAGE_PIN BB13 [get_ports dac1_sync_p]
set_property PACKAGE_PIN AJ14 [get_ports dac2_sync_p]
set_property PACKAGE_PIN AU12 [get_ports dac4_sync_p]
set_property PACKAGE_PIN AN13 [get_ports dac3_sync_p]
set_property PACKAGE_PIN BC14 [get_ports dac1_rst]
set_property PACKAGE_PIN AR12 [get_ports dac2_rst]
set_property PACKAGE_PIN AL14 [get_ports dac3_rst]
set_property PACKAGE_PIN AP12 [get_ports dac4_rst]
set_property IOSTANDARD LVCMOS18 [get_ports dac1_rst]
set_property IOSTANDARD LVCMOS18 [get_ports dac2_rst]
set_property IOSTANDARD LVCMOS18 [get_ports dac3_rst]
set_property IOSTANDARD LVCMOS18 [get_ports dac4_rst]
set_property PACKAGE_PIN AT4 [get_ports {dac1_serdes_p[7]}]
set_property PACKAGE_PIN AU2 [get_ports {dac1_serdes_p[6]}]
set_property PACKAGE_PIN AV4 [get_ports {dac1_serdes_p[5]}]
set_property PACKAGE_PIN AW2 [get_ports {dac1_serdes_p[4]}]
set_property PACKAGE_PIN AY4 [get_ports {dac1_serdes_p[3]}]
set_property PACKAGE_PIN BA2 [get_ports {dac1_serdes_p[2]}]
set_property PACKAGE_PIN BB4 [get_ports {dac1_serdes_p[1]}]
set_property PACKAGE_PIN BD4 [get_ports {dac1_serdes_p[0]}]
set_property PACKAGE_PIN AG2 [get_ports {dac2_serdes_p[7]}]
set_property PACKAGE_PIN AH4 [get_ports {dac2_serdes_p[6]}]
set_property PACKAGE_PIN AJ2 [get_ports {dac2_serdes_p[5]}]
set_property PACKAGE_PIN AK4 [get_ports {dac2_serdes_p[4]}]
set_property PACKAGE_PIN AL2 [get_ports {dac2_serdes_p[3]}]
set_property PACKAGE_PIN AN2 [get_ports {dac2_serdes_p[2]}]
set_property PACKAGE_PIN AP4 [get_ports {dac2_serdes_p[1]}]
set_property PACKAGE_PIN AR2 [get_ports {dac2_serdes_p[0]}]
set_property PACKAGE_PIN L2 [get_ports {dac3_serdes_p[7]}]
set_property PACKAGE_PIN M4 [get_ports {dac3_serdes_p[6]}]
set_property PACKAGE_PIN N2 [get_ports {dac3_serdes_p[5]}]
set_property PACKAGE_PIN P4 [get_ports {dac3_serdes_p[4]}]
set_property PACKAGE_PIN R2 [get_ports {dac3_serdes_p[3]}]
set_property PACKAGE_PIN T4 [get_ports {dac3_serdes_p[2]}]
set_property PACKAGE_PIN U2 [get_ports {dac3_serdes_p[1]}]
set_property PACKAGE_PIN V4 [get_ports {dac3_serdes_p[0]}]
set_property PACKAGE_PIN B4 [get_ports {dac4_serdes_p[7]}]
set_property PACKAGE_PIN C2 [get_ports {dac4_serdes_p[6]}]
set_property PACKAGE_PIN E2 [get_ports {dac4_serdes_p[5]}]
set_property PACKAGE_PIN F4 [get_ports {dac4_serdes_p[4]}]
set_property PACKAGE_PIN G2 [get_ports {dac4_serdes_p[3]}]
set_property PACKAGE_PIN H4 [get_ports {dac4_serdes_p[2]}]
set_property PACKAGE_PIN J2 [get_ports {dac4_serdes_p[1]}]
set_property PACKAGE_PIN K4 [get_ports {dac4_serdes_p[0]}]


set_property PACKAGE_PIN AY37 [get_ports ad1_ref_clk_p]
set_property PACKAGE_PIN AL35 [get_ports ad2_ref_clk_p]
set_property PACKAGE_PIN N35 [get_ports ad3_ref_clk_p]
set_property PACKAGE_PIN E35 [get_ports ad4_ref_clk_p]


set_property PACKAGE_PIN BA26 [get_ports adc_lmx2952_cs_1]
set_property PACKAGE_PIN BB26 [get_ports adc_lmx2952_cs_2]
set_property PACKAGE_PIN BA24 [get_ports adc_lmx2952_sclk_1]
set_property PACKAGE_PIN AW26 [get_ports adc_lmx2952_sclk_2]
set_property PACKAGE_PIN BA25 [get_ports adc_lmx2952_sdio_1]
set_property PACKAGE_PIN AY26 [get_ports adc_lmx2952_sdio_2]
set_property IOSTANDARD LVCMOS18 [get_ports adc_lmx2952_cs_1]
set_property IOSTANDARD LVCMOS18 [get_ports adc_lmx2952_cs_2]
set_property IOSTANDARD LVCMOS18 [get_ports adc_lmx2952_sclk_1]
set_property IOSTANDARD LVCMOS18 [get_ports adc_lmx2952_sclk_2]
set_property IOSTANDARD LVCMOS18 [get_ports adc_lmx2952_sdio_1]
set_property IOSTANDARD LVCMOS18 [get_ports adc_lmx2952_sdio_2]


set_property PACKAGE_PIN BB33 [get_ports ad1_sync_p]
set_property PACKAGE_PIN AN32 [get_ports ad2_sync_p]
set_property PACKAGE_PIN AJ32 [get_ports ad3_sync_p]
set_property PACKAGE_PIN AK33 [get_ports ad4_sync_p]


set_property PACKAGE_PIN AT31 [get_ports adc_spi_sdo[0]]
set_property PACKAGE_PIN AR32 [get_ports adc_spi_sdo[1]]
set_property PACKAGE_PIN AR33 [get_ports adc_spi_sdo[2]]
set_property PACKAGE_PIN AL31 [get_ports adc_spi_sdo[3]]
set_property IOSTANDARD LVCMOS18 [get_ports adc_spi_sdo]
set_property PACKAGE_PIN BD31 [get_ports {adc_rstp[0]}]
set_property PACKAGE_PIN AT33 [get_ports {adc_rstp[1]}]
set_property PACKAGE_PIN AL30 [get_ports {adc_rstp[2]}]
set_property PACKAGE_PIN AU35 [get_ports {adc_rstp[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_rstp[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_rstp[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_rstp[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_rstp[0]}]
set_property PACKAGE_PIN BD34 [get_ports {adc_spi_clk[0]}]
set_property PACKAGE_PIN AP32 [get_ports {adc_spi_clk[1]}]
set_property PACKAGE_PIN AM32 [get_ports {adc_spi_clk[2]}]
set_property PACKAGE_PIN AJ31 [get_ports {adc_spi_clk[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_spi_clk[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_spi_clk[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_spi_clk[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_spi_clk[0]}]
set_property PACKAGE_PIN BD32 [get_ports {adc_spi_cs[0]}]
set_property PACKAGE_PIN AP31 [get_ports {adc_spi_cs[1]}]
set_property PACKAGE_PIN AM31 [get_ports {adc_spi_cs[2]}]
set_property PACKAGE_PIN AJ30 [get_ports {adc_spi_cs[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_spi_cs[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_spi_cs[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_spi_cs[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_spi_cs[0]}]
set_property PACKAGE_PIN BD35 [get_ports {adc_spi_sdio[0]}]
set_property PACKAGE_PIN AR31 [get_ports {adc_spi_sdio[1]}]
set_property PACKAGE_PIN AM33 [get_ports {adc_spi_sdio[2]}]
set_property PACKAGE_PIN AK31 [get_ports {adc_spi_sdio[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_spi_sdio[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_spi_sdio[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_spi_sdio[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {adc_spi_sdio[0]}]
set_property PACKAGE_PIN AP37 [get_ports {ad1_rxp[7]}]
set_property PACKAGE_PIN AR39 [get_ports {ad1_rxp[6]}]
set_property PACKAGE_PIN AU39 [get_ports {ad1_rxp[5]}]
set_property PACKAGE_PIN AV37 [get_ports {ad1_rxp[4]}]
set_property PACKAGE_PIN AW39 [get_ports {ad1_rxp[3]}]
set_property PACKAGE_PIN BA39 [get_ports {ad1_rxp[2]}]
set_property PACKAGE_PIN BC39 [get_ports {ad1_rxp[1]}]
set_property PACKAGE_PIN BD37 [get_ports {ad1_rxp[0]}]
set_property PACKAGE_PIN AE39 [get_ports {ad2_rxp[7]}]
set_property PACKAGE_PIN AG39 [get_ports {ad2_rxp[6]}]
set_property PACKAGE_PIN AJ39 [get_ports {ad2_rxp[5]}]
set_property PACKAGE_PIN AK37 [get_ports {ad2_rxp[4]}]
set_property PACKAGE_PIN AL39 [get_ports {ad2_rxp[3]}]
set_property PACKAGE_PIN AM37 [get_ports {ad2_rxp[2]}]
set_property PACKAGE_PIN AM41 [get_ports {ad2_rxp[1]}]
set_property PACKAGE_PIN AN39 [get_ports {ad2_rxp[0]}]
set_property PACKAGE_PIN H37 [get_ports {ad3_rxp[7]}]
set_property PACKAGE_PIN J39 [get_ports {ad3_rxp[6]}]
set_property PACKAGE_PIN K37 [get_ports {ad3_rxp[5]}]
set_property PACKAGE_PIN L39 [get_ports {ad3_rxp[4]}]
set_property PACKAGE_PIN M37 [get_ports {ad3_rxp[3]}]
set_property PACKAGE_PIN N39 [get_ports {ad3_rxp[2]}]
set_property PACKAGE_PIN P37 [get_ports {ad3_rxp[1]}]
set_property PACKAGE_PIN R39 [get_ports {ad3_rxp[0]}]
set_property PACKAGE_PIN A39 [get_ports {ad4_rxp[7]}]
set_property PACKAGE_PIN B37 [get_ports {ad4_rxp[6]}]
set_property PACKAGE_PIN C39 [get_ports {ad4_rxp[5]}]
set_property PACKAGE_PIN D41 [get_ports {ad4_rxp[4]}]
set_property PACKAGE_PIN D37 [get_ports {ad4_rxp[3]}]
set_property PACKAGE_PIN E39 [get_ports {ad4_rxp[2]}]
set_property PACKAGE_PIN F37 [get_ports {ad4_rxp[1]}]
set_property PACKAGE_PIN G39 [get_ports {ad4_rxp[0]}]


create_clock -period 10.000 -name fpga_clk_100m_p -waveform {0.000 5.000} [get_ports fpga_clk_100m_p]
create_clock -period 4.000 -name ad1_ref_clk_p -waveform {0.000 2.000} [get_ports ad1_ref_clk_p]
create_clock -period 4.000 -name ad2_ref_clk_p -waveform {0.000 2.000} [get_ports ad2_ref_clk_p]
create_clock -period 4.000 -name ad3_ref_clk_p -waveform {0.000 2.000} [get_ports ad3_ref_clk_p]
create_clock -period 4.000 -name ad4_ref_clk_p -waveform {0.000 2.000} [get_ports ad4_ref_clk_p]
create_clock -period 4.000 -name global_clk_p -waveform {0.000 2.000} [get_ports global_clk_p]


create_clock -period 8.000 -waveform {0.000 4.000} [get_ports fpga_clk1_p]
create_clock -period 8.000 -waveform {0.000 4.000} [get_ports fpga_clk2_p]
create_clock -period 4.000 -waveform {0.000 2.000} [get_ports fpga_mgtq110_refclkp]
create_clock -period 4.000 -waveform {0.000 2.000} [get_ports fpga_mgtq112_refclkp]
create_clock -period 4.000 -waveform {0.000 2.000} [get_ports fpga_mgtq116_refclkp]
create_clock -period 4.000 -waveform {0.000 2.000} [get_ports fpga_mgtq118_refclkp]


#create_debug_core u_ila_0 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
#set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
#set_property port_width 1 [get_debug_ports u_ila_0/clk]
#connect_debug_port u_ila_0/clk [get_nets [list u_clock_module/da_clk_moudle/inst/clk_out2]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
#set_property port_width 2 [get_debug_ports u_ila_0/probe0]
#connect_debug_port u_ila_0/probe0 [get_nets [list {config_done[0]} {config_done[1]}]]
#create_debug_core u_ila_1 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
#set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
#set_property port_width 1 [get_debug_ports u_ila_1/clk]
#connect_debug_port u_ila_1/clk [get_nets [list u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
#set_property port_width 4 [get_debug_ports u_ila_1/probe0]
#connect_debug_port u_ila_1/probe0 [get_nets [list {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxcharisk[0]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxcharisk[1]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxcharisk[2]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxcharisk[3]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
#set_property port_width 32 [get_debug_ports u_ila_1/probe1]
#connect_debug_port u_ila_1/probe1 [get_nets [list {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[0]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[1]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[2]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[3]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[4]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[5]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[6]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[7]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[8]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[9]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[10]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[11]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[12]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[13]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[14]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[15]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[16]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[17]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[18]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[19]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[20]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[21]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[22]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[23]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[24]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[25]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[26]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[27]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[28]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[29]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[30]} {u2_adc_top/u3_adc_module/u_adc_jesd204b/gt0_rxdata[31]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
#set_property port_width 32 [get_debug_ports u_ila_1/probe2]
#connect_debug_port u_ila_1/probe2 [get_nets [list {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[0]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[1]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[2]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[3]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[4]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[5]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[6]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[7]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[8]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[9]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[10]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[11]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[12]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[13]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[14]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[15]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[16]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[17]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[18]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[19]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[20]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[21]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[22]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[23]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[24]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[25]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[26]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[27]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[28]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[29]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[30]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxdata[31]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
#set_property port_width 4 [get_debug_ports u_ila_1/probe3]
#connect_debug_port u_ila_1/probe3 [get_nets [list {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxcharisk[0]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxcharisk[1]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxcharisk[2]} {u2_adc_top/u4_adc_module/u_adc_jesd204b/gt0_rxcharisk[3]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
#set_property port_width 32 [get_debug_ports u_ila_1/probe4]
#connect_debug_port u_ila_1/probe4 [get_nets [list {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[0]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[1]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[2]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[3]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[4]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[5]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[6]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[7]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[8]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[9]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[10]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[11]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[12]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[13]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[14]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[15]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[16]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[17]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[18]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[19]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[20]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[21]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[22]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[23]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[24]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[25]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[26]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[27]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[28]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[29]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[30]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxdata[31]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
#set_property port_width 4 [get_debug_ports u_ila_1/probe5]
#connect_debug_port u_ila_1/probe5 [get_nets [list {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxcharisk[0]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxcharisk[1]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxcharisk[2]} {u2_adc_top/u1_adc_module/u_adc_jesd204b/gt0_rxcharisk[3]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
#set_property port_width 4 [get_debug_ports u_ila_1/probe6]
#connect_debug_port u_ila_1/probe6 [get_nets [list {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxcharisk[0]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxcharisk[1]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxcharisk[2]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxcharisk[3]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
#set_property port_width 32 [get_debug_ports u_ila_1/probe7]
#connect_debug_port u_ila_1/probe7 [get_nets [list {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[0]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[1]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[2]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[3]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[4]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[5]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[6]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[7]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[8]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[9]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[10]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[11]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[12]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[13]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[14]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[15]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[16]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[17]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[18]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[19]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[20]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[21]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[22]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[23]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[24]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[25]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[26]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[27]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[28]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[29]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[30]} {u2_adc_top/u2_adc_module/u_adc_jesd204b/gt0_rxdata[31]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
#set_property port_width 1 [get_debug_ports u_ila_1/probe8]
#connect_debug_port u_ila_1/probe8 [get_nets [list adc1_sync]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
#set_property port_width 1 [get_debug_ports u_ila_1/probe9]
#connect_debug_port u_ila_1/probe9 [get_nets [list adc2_sync]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
#set_property port_width 1 [get_debug_ports u_ila_1/probe10]
#connect_debug_port u_ila_1/probe10 [get_nets [list adc3_sync]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
#set_property port_width 1 [get_debug_ports u_ila_1/probe11]
#connect_debug_port u_ila_1/probe11 [get_nets [list adc4_sync]]
#create_debug_core u_ila_2 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
#set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
#set_property port_width 1 [get_debug_ports u_ila_2/clk]
#connect_debug_port u_ila_2/clk [get_nets [list int_dac_top/glblclk_buf]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
#set_property port_width 4 [get_debug_ports u_ila_2/probe0]
#connect_debug_port u_ila_2/probe0 [get_nets [list {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txcharisk[0]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txcharisk[1]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txcharisk[2]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txcharisk[3]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
#set_property port_width 32 [get_debug_ports u_ila_2/probe1]
#connect_debug_port u_ila_2/probe1 [get_nets [list {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[0]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[1]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[2]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[3]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[4]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[5]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[6]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[7]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[8]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[9]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[10]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[11]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[12]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[13]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[14]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[15]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[16]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[17]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[18]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[19]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[20]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[21]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[22]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[23]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[24]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[25]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[26]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[27]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[28]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[29]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[30]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[31]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
#set_property port_width 256 [get_debug_ports u_ila_2/probe2]
#connect_debug_port u_ila_2/probe2 [get_nets [list {int_dac_top/top_dac4_int/tx_tdata[0]} {int_dac_top/top_dac4_int/tx_tdata[1]} {int_dac_top/top_dac4_int/tx_tdata[2]} {int_dac_top/top_dac4_int/tx_tdata[3]} {int_dac_top/top_dac4_int/tx_tdata[4]} {int_dac_top/top_dac4_int/tx_tdata[5]} {int_dac_top/top_dac4_int/tx_tdata[6]} {int_dac_top/top_dac4_int/tx_tdata[7]} {int_dac_top/top_dac4_int/tx_tdata[8]} {int_dac_top/top_dac4_int/tx_tdata[9]} {int_dac_top/top_dac4_int/tx_tdata[10]} {int_dac_top/top_dac4_int/tx_tdata[11]} {int_dac_top/top_dac4_int/tx_tdata[12]} {int_dac_top/top_dac4_int/tx_tdata[13]} {int_dac_top/top_dac4_int/tx_tdata[14]} {int_dac_top/top_dac4_int/tx_tdata[15]} {int_dac_top/top_dac4_int/tx_tdata[16]} {int_dac_top/top_dac4_int/tx_tdata[17]} {int_dac_top/top_dac4_int/tx_tdata[18]} {int_dac_top/top_dac4_int/tx_tdata[19]} {int_dac_top/top_dac4_int/tx_tdata[20]} {int_dac_top/top_dac4_int/tx_tdata[21]} {int_dac_top/top_dac4_int/tx_tdata[22]} {int_dac_top/top_dac4_int/tx_tdata[23]} {int_dac_top/top_dac4_int/tx_tdata[24]} {int_dac_top/top_dac4_int/tx_tdata[25]} {int_dac_top/top_dac4_int/tx_tdata[26]} {int_dac_top/top_dac4_int/tx_tdata[27]} {int_dac_top/top_dac4_int/tx_tdata[28]} {int_dac_top/top_dac4_int/tx_tdata[29]} {int_dac_top/top_dac4_int/tx_tdata[30]} {int_dac_top/top_dac4_int/tx_tdata[31]} {int_dac_top/top_dac4_int/tx_tdata[32]} {int_dac_top/top_dac4_int/tx_tdata[33]} {int_dac_top/top_dac4_int/tx_tdata[34]} {int_dac_top/top_dac4_int/tx_tdata[35]} {int_dac_top/top_dac4_int/tx_tdata[36]} {int_dac_top/top_dac4_int/tx_tdata[37]} {int_dac_top/top_dac4_int/tx_tdata[38]} {int_dac_top/top_dac4_int/tx_tdata[39]} {int_dac_top/top_dac4_int/tx_tdata[40]} {int_dac_top/top_dac4_int/tx_tdata[41]} {int_dac_top/top_dac4_int/tx_tdata[42]} {int_dac_top/top_dac4_int/tx_tdata[43]} {int_dac_top/top_dac4_int/tx_tdata[44]} {int_dac_top/top_dac4_int/tx_tdata[45]} {int_dac_top/top_dac4_int/tx_tdata[46]} {int_dac_top/top_dac4_int/tx_tdata[47]} {int_dac_top/top_dac4_int/tx_tdata[48]} {int_dac_top/top_dac4_int/tx_tdata[49]} {int_dac_top/top_dac4_int/tx_tdata[50]} {int_dac_top/top_dac4_int/tx_tdata[51]} {int_dac_top/top_dac4_int/tx_tdata[52]} {int_dac_top/top_dac4_int/tx_tdata[53]} {int_dac_top/top_dac4_int/tx_tdata[54]} {int_dac_top/top_dac4_int/tx_tdata[55]} {int_dac_top/top_dac4_int/tx_tdata[56]} {int_dac_top/top_dac4_int/tx_tdata[57]} {int_dac_top/top_dac4_int/tx_tdata[58]} {int_dac_top/top_dac4_int/tx_tdata[59]} {int_dac_top/top_dac4_int/tx_tdata[60]} {int_dac_top/top_dac4_int/tx_tdata[61]} {int_dac_top/top_dac4_int/tx_tdata[62]} {int_dac_top/top_dac4_int/tx_tdata[63]} {int_dac_top/top_dac4_int/tx_tdata[64]} {int_dac_top/top_dac4_int/tx_tdata[65]} {int_dac_top/top_dac4_int/tx_tdata[66]} {int_dac_top/top_dac4_int/tx_tdata[67]} {int_dac_top/top_dac4_int/tx_tdata[68]} {int_dac_top/top_dac4_int/tx_tdata[69]} {int_dac_top/top_dac4_int/tx_tdata[70]} {int_dac_top/top_dac4_int/tx_tdata[71]} {int_dac_top/top_dac4_int/tx_tdata[72]} {int_dac_top/top_dac4_int/tx_tdata[73]} {int_dac_top/top_dac4_int/tx_tdata[74]} {int_dac_top/top_dac4_int/tx_tdata[75]} {int_dac_top/top_dac4_int/tx_tdata[76]} {int_dac_top/top_dac4_int/tx_tdata[77]} {int_dac_top/top_dac4_int/tx_tdata[78]} {int_dac_top/top_dac4_int/tx_tdata[79]} {int_dac_top/top_dac4_int/tx_tdata[80]} {int_dac_top/top_dac4_int/tx_tdata[81]} {int_dac_top/top_dac4_int/tx_tdata[82]} {int_dac_top/top_dac4_int/tx_tdata[83]} {int_dac_top/top_dac4_int/tx_tdata[84]} {int_dac_top/top_dac4_int/tx_tdata[85]} {int_dac_top/top_dac4_int/tx_tdata[86]} {int_dac_top/top_dac4_int/tx_tdata[87]} {int_dac_top/top_dac4_int/tx_tdata[88]} {int_dac_top/top_dac4_int/tx_tdata[89]} {int_dac_top/top_dac4_int/tx_tdata[90]} {int_dac_top/top_dac4_int/tx_tdata[91]} {int_dac_top/top_dac4_int/tx_tdata[92]} {int_dac_top/top_dac4_int/tx_tdata[93]} {int_dac_top/top_dac4_int/tx_tdata[94]} {int_dac_top/top_dac4_int/tx_tdata[95]} {int_dac_top/top_dac4_int/tx_tdata[96]} {int_dac_top/top_dac4_int/tx_tdata[97]} {int_dac_top/top_dac4_int/tx_tdata[98]} {int_dac_top/top_dac4_int/tx_tdata[99]} {int_dac_top/top_dac4_int/tx_tdata[100]} {int_dac_top/top_dac4_int/tx_tdata[101]} {int_dac_top/top_dac4_int/tx_tdata[102]} {int_dac_top/top_dac4_int/tx_tdata[103]} {int_dac_top/top_dac4_int/tx_tdata[104]} {int_dac_top/top_dac4_int/tx_tdata[105]} {int_dac_top/top_dac4_int/tx_tdata[106]} {int_dac_top/top_dac4_int/tx_tdata[107]} {int_dac_top/top_dac4_int/tx_tdata[108]} {int_dac_top/top_dac4_int/tx_tdata[109]} {int_dac_top/top_dac4_int/tx_tdata[110]} {int_dac_top/top_dac4_int/tx_tdata[111]} {int_dac_top/top_dac4_int/tx_tdata[112]} {int_dac_top/top_dac4_int/tx_tdata[113]} {int_dac_top/top_dac4_int/tx_tdata[114]} {int_dac_top/top_dac4_int/tx_tdata[115]} {int_dac_top/top_dac4_int/tx_tdata[116]} {int_dac_top/top_dac4_int/tx_tdata[117]} {int_dac_top/top_dac4_int/tx_tdata[118]} {int_dac_top/top_dac4_int/tx_tdata[119]} {int_dac_top/top_dac4_int/tx_tdata[120]} {int_dac_top/top_dac4_int/tx_tdata[121]} {int_dac_top/top_dac4_int/tx_tdata[122]} {int_dac_top/top_dac4_int/tx_tdata[123]} {int_dac_top/top_dac4_int/tx_tdata[124]} {int_dac_top/top_dac4_int/tx_tdata[125]} {int_dac_top/top_dac4_int/tx_tdata[126]} {int_dac_top/top_dac4_int/tx_tdata[127]} {int_dac_top/top_dac4_int/tx_tdata[128]} {int_dac_top/top_dac4_int/tx_tdata[129]} {int_dac_top/top_dac4_int/tx_tdata[130]} {int_dac_top/top_dac4_int/tx_tdata[131]} {int_dac_top/top_dac4_int/tx_tdata[132]} {int_dac_top/top_dac4_int/tx_tdata[133]} {int_dac_top/top_dac4_int/tx_tdata[134]} {int_dac_top/top_dac4_int/tx_tdata[135]} {int_dac_top/top_dac4_int/tx_tdata[136]} {int_dac_top/top_dac4_int/tx_tdata[137]} {int_dac_top/top_dac4_int/tx_tdata[138]} {int_dac_top/top_dac4_int/tx_tdata[139]} {int_dac_top/top_dac4_int/tx_tdata[140]} {int_dac_top/top_dac4_int/tx_tdata[141]} {int_dac_top/top_dac4_int/tx_tdata[142]} {int_dac_top/top_dac4_int/tx_tdata[143]} {int_dac_top/top_dac4_int/tx_tdata[144]} {int_dac_top/top_dac4_int/tx_tdata[145]} {int_dac_top/top_dac4_int/tx_tdata[146]} {int_dac_top/top_dac4_int/tx_tdata[147]} {int_dac_top/top_dac4_int/tx_tdata[148]} {int_dac_top/top_dac4_int/tx_tdata[149]} {int_dac_top/top_dac4_int/tx_tdata[150]} {int_dac_top/top_dac4_int/tx_tdata[151]} {int_dac_top/top_dac4_int/tx_tdata[152]} {int_dac_top/top_dac4_int/tx_tdata[153]} {int_dac_top/top_dac4_int/tx_tdata[154]} {int_dac_top/top_dac4_int/tx_tdata[155]} {int_dac_top/top_dac4_int/tx_tdata[156]} {int_dac_top/top_dac4_int/tx_tdata[157]} {int_dac_top/top_dac4_int/tx_tdata[158]} {int_dac_top/top_dac4_int/tx_tdata[159]} {int_dac_top/top_dac4_int/tx_tdata[160]} {int_dac_top/top_dac4_int/tx_tdata[161]} {int_dac_top/top_dac4_int/tx_tdata[162]} {int_dac_top/top_dac4_int/tx_tdata[163]} {int_dac_top/top_dac4_int/tx_tdata[164]} {int_dac_top/top_dac4_int/tx_tdata[165]} {int_dac_top/top_dac4_int/tx_tdata[166]} {int_dac_top/top_dac4_int/tx_tdata[167]} {int_dac_top/top_dac4_int/tx_tdata[168]} {int_dac_top/top_dac4_int/tx_tdata[169]} {int_dac_top/top_dac4_int/tx_tdata[170]} {int_dac_top/top_dac4_int/tx_tdata[171]} {int_dac_top/top_dac4_int/tx_tdata[172]} {int_dac_top/top_dac4_int/tx_tdata[173]} {int_dac_top/top_dac4_int/tx_tdata[174]} {int_dac_top/top_dac4_int/tx_tdata[175]} {int_dac_top/top_dac4_int/tx_tdata[176]} {int_dac_top/top_dac4_int/tx_tdata[177]} {int_dac_top/top_dac4_int/tx_tdata[178]} {int_dac_top/top_dac4_int/tx_tdata[179]} {int_dac_top/top_dac4_int/tx_tdata[180]} {int_dac_top/top_dac4_int/tx_tdata[181]} {int_dac_top/top_dac4_int/tx_tdata[182]} {int_dac_top/top_dac4_int/tx_tdata[183]} {int_dac_top/top_dac4_int/tx_tdata[184]} {int_dac_top/top_dac4_int/tx_tdata[185]} {int_dac_top/top_dac4_int/tx_tdata[186]} {int_dac_top/top_dac4_int/tx_tdata[187]} {int_dac_top/top_dac4_int/tx_tdata[188]} {int_dac_top/top_dac4_int/tx_tdata[189]} {int_dac_top/top_dac4_int/tx_tdata[190]} {int_dac_top/top_dac4_int/tx_tdata[191]} {int_dac_top/top_dac4_int/tx_tdata[192]} {int_dac_top/top_dac4_int/tx_tdata[193]} {int_dac_top/top_dac4_int/tx_tdata[194]} {int_dac_top/top_dac4_int/tx_tdata[195]} {int_dac_top/top_dac4_int/tx_tdata[196]} {int_dac_top/top_dac4_int/tx_tdata[197]} {int_dac_top/top_dac4_int/tx_tdata[198]} {int_dac_top/top_dac4_int/tx_tdata[199]} {int_dac_top/top_dac4_int/tx_tdata[200]} {int_dac_top/top_dac4_int/tx_tdata[201]} {int_dac_top/top_dac4_int/tx_tdata[202]} {int_dac_top/top_dac4_int/tx_tdata[203]} {int_dac_top/top_dac4_int/tx_tdata[204]} {int_dac_top/top_dac4_int/tx_tdata[205]} {int_dac_top/top_dac4_int/tx_tdata[206]} {int_dac_top/top_dac4_int/tx_tdata[207]} {int_dac_top/top_dac4_int/tx_tdata[208]} {int_dac_top/top_dac4_int/tx_tdata[209]} {int_dac_top/top_dac4_int/tx_tdata[210]} {int_dac_top/top_dac4_int/tx_tdata[211]} {int_dac_top/top_dac4_int/tx_tdata[212]} {int_dac_top/top_dac4_int/tx_tdata[213]} {int_dac_top/top_dac4_int/tx_tdata[214]} {int_dac_top/top_dac4_int/tx_tdata[215]} {int_dac_top/top_dac4_int/tx_tdata[216]} {int_dac_top/top_dac4_int/tx_tdata[217]} {int_dac_top/top_dac4_int/tx_tdata[218]} {int_dac_top/top_dac4_int/tx_tdata[219]} {int_dac_top/top_dac4_int/tx_tdata[220]} {int_dac_top/top_dac4_int/tx_tdata[221]} {int_dac_top/top_dac4_int/tx_tdata[222]} {int_dac_top/top_dac4_int/tx_tdata[223]} {int_dac_top/top_dac4_int/tx_tdata[224]} {int_dac_top/top_dac4_int/tx_tdata[225]} {int_dac_top/top_dac4_int/tx_tdata[226]} {int_dac_top/top_dac4_int/tx_tdata[227]} {int_dac_top/top_dac4_int/tx_tdata[228]} {int_dac_top/top_dac4_int/tx_tdata[229]} {int_dac_top/top_dac4_int/tx_tdata[230]} {int_dac_top/top_dac4_int/tx_tdata[231]} {int_dac_top/top_dac4_int/tx_tdata[232]} {int_dac_top/top_dac4_int/tx_tdata[233]} {int_dac_top/top_dac4_int/tx_tdata[234]} {int_dac_top/top_dac4_int/tx_tdata[235]} {int_dac_top/top_dac4_int/tx_tdata[236]} {int_dac_top/top_dac4_int/tx_tdata[237]} {int_dac_top/top_dac4_int/tx_tdata[238]} {int_dac_top/top_dac4_int/tx_tdata[239]} {int_dac_top/top_dac4_int/tx_tdata[240]} {int_dac_top/top_dac4_int/tx_tdata[241]} {int_dac_top/top_dac4_int/tx_tdata[242]} {int_dac_top/top_dac4_int/tx_tdata[243]} {int_dac_top/top_dac4_int/tx_tdata[244]} {int_dac_top/top_dac4_int/tx_tdata[245]} {int_dac_top/top_dac4_int/tx_tdata[246]} {int_dac_top/top_dac4_int/tx_tdata[247]} {int_dac_top/top_dac4_int/tx_tdata[248]} {int_dac_top/top_dac4_int/tx_tdata[249]} {int_dac_top/top_dac4_int/tx_tdata[250]} {int_dac_top/top_dac4_int/tx_tdata[251]} {int_dac_top/top_dac4_int/tx_tdata[252]} {int_dac_top/top_dac4_int/tx_tdata[253]} {int_dac_top/top_dac4_int/tx_tdata[254]} {int_dac_top/top_dac4_int/tx_tdata[255]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
#set_property port_width 4 [get_debug_ports u_ila_2/probe3]
#connect_debug_port u_ila_2/probe3 [get_nets [list {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txcharisk[0]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txcharisk[1]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txcharisk[2]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txcharisk[3]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe4]
#set_property port_width 32 [get_debug_ports u_ila_2/probe4]
#connect_debug_port u_ila_2/probe4 [get_nets [list {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[0]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[1]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[2]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[3]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[4]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[5]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[6]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[7]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[8]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[9]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[10]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[11]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[12]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[13]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[14]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[15]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[16]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[17]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[18]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[19]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[20]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[21]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[22]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[23]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[24]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[25]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[26]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[27]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[28]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[29]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[30]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[31]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe5]
#set_property port_width 256 [get_debug_ports u_ila_2/probe5]
#connect_debug_port u_ila_2/probe5 [get_nets [list {int_dac_top/top_dac1_int/tx_tdata[0]} {int_dac_top/top_dac1_int/tx_tdata[1]} {int_dac_top/top_dac1_int/tx_tdata[2]} {int_dac_top/top_dac1_int/tx_tdata[3]} {int_dac_top/top_dac1_int/tx_tdata[4]} {int_dac_top/top_dac1_int/tx_tdata[5]} {int_dac_top/top_dac1_int/tx_tdata[6]} {int_dac_top/top_dac1_int/tx_tdata[7]} {int_dac_top/top_dac1_int/tx_tdata[8]} {int_dac_top/top_dac1_int/tx_tdata[9]} {int_dac_top/top_dac1_int/tx_tdata[10]} {int_dac_top/top_dac1_int/tx_tdata[11]} {int_dac_top/top_dac1_int/tx_tdata[12]} {int_dac_top/top_dac1_int/tx_tdata[13]} {int_dac_top/top_dac1_int/tx_tdata[14]} {int_dac_top/top_dac1_int/tx_tdata[15]} {int_dac_top/top_dac1_int/tx_tdata[16]} {int_dac_top/top_dac1_int/tx_tdata[17]} {int_dac_top/top_dac1_int/tx_tdata[18]} {int_dac_top/top_dac1_int/tx_tdata[19]} {int_dac_top/top_dac1_int/tx_tdata[20]} {int_dac_top/top_dac1_int/tx_tdata[21]} {int_dac_top/top_dac1_int/tx_tdata[22]} {int_dac_top/top_dac1_int/tx_tdata[23]} {int_dac_top/top_dac1_int/tx_tdata[24]} {int_dac_top/top_dac1_int/tx_tdata[25]} {int_dac_top/top_dac1_int/tx_tdata[26]} {int_dac_top/top_dac1_int/tx_tdata[27]} {int_dac_top/top_dac1_int/tx_tdata[28]} {int_dac_top/top_dac1_int/tx_tdata[29]} {int_dac_top/top_dac1_int/tx_tdata[30]} {int_dac_top/top_dac1_int/tx_tdata[31]} {int_dac_top/top_dac1_int/tx_tdata[32]} {int_dac_top/top_dac1_int/tx_tdata[33]} {int_dac_top/top_dac1_int/tx_tdata[34]} {int_dac_top/top_dac1_int/tx_tdata[35]} {int_dac_top/top_dac1_int/tx_tdata[36]} {int_dac_top/top_dac1_int/tx_tdata[37]} {int_dac_top/top_dac1_int/tx_tdata[38]} {int_dac_top/top_dac1_int/tx_tdata[39]} {int_dac_top/top_dac1_int/tx_tdata[40]} {int_dac_top/top_dac1_int/tx_tdata[41]} {int_dac_top/top_dac1_int/tx_tdata[42]} {int_dac_top/top_dac1_int/tx_tdata[43]} {int_dac_top/top_dac1_int/tx_tdata[44]} {int_dac_top/top_dac1_int/tx_tdata[45]} {int_dac_top/top_dac1_int/tx_tdata[46]} {int_dac_top/top_dac1_int/tx_tdata[47]} {int_dac_top/top_dac1_int/tx_tdata[48]} {int_dac_top/top_dac1_int/tx_tdata[49]} {int_dac_top/top_dac1_int/tx_tdata[50]} {int_dac_top/top_dac1_int/tx_tdata[51]} {int_dac_top/top_dac1_int/tx_tdata[52]} {int_dac_top/top_dac1_int/tx_tdata[53]} {int_dac_top/top_dac1_int/tx_tdata[54]} {int_dac_top/top_dac1_int/tx_tdata[55]} {int_dac_top/top_dac1_int/tx_tdata[56]} {int_dac_top/top_dac1_int/tx_tdata[57]} {int_dac_top/top_dac1_int/tx_tdata[58]} {int_dac_top/top_dac1_int/tx_tdata[59]} {int_dac_top/top_dac1_int/tx_tdata[60]} {int_dac_top/top_dac1_int/tx_tdata[61]} {int_dac_top/top_dac1_int/tx_tdata[62]} {int_dac_top/top_dac1_int/tx_tdata[63]} {int_dac_top/top_dac1_int/tx_tdata[64]} {int_dac_top/top_dac1_int/tx_tdata[65]} {int_dac_top/top_dac1_int/tx_tdata[66]} {int_dac_top/top_dac1_int/tx_tdata[67]} {int_dac_top/top_dac1_int/tx_tdata[68]} {int_dac_top/top_dac1_int/tx_tdata[69]} {int_dac_top/top_dac1_int/tx_tdata[70]} {int_dac_top/top_dac1_int/tx_tdata[71]} {int_dac_top/top_dac1_int/tx_tdata[72]} {int_dac_top/top_dac1_int/tx_tdata[73]} {int_dac_top/top_dac1_int/tx_tdata[74]} {int_dac_top/top_dac1_int/tx_tdata[75]} {int_dac_top/top_dac1_int/tx_tdata[76]} {int_dac_top/top_dac1_int/tx_tdata[77]} {int_dac_top/top_dac1_int/tx_tdata[78]} {int_dac_top/top_dac1_int/tx_tdata[79]} {int_dac_top/top_dac1_int/tx_tdata[80]} {int_dac_top/top_dac1_int/tx_tdata[81]} {int_dac_top/top_dac1_int/tx_tdata[82]} {int_dac_top/top_dac1_int/tx_tdata[83]} {int_dac_top/top_dac1_int/tx_tdata[84]} {int_dac_top/top_dac1_int/tx_tdata[85]} {int_dac_top/top_dac1_int/tx_tdata[86]} {int_dac_top/top_dac1_int/tx_tdata[87]} {int_dac_top/top_dac1_int/tx_tdata[88]} {int_dac_top/top_dac1_int/tx_tdata[89]} {int_dac_top/top_dac1_int/tx_tdata[90]} {int_dac_top/top_dac1_int/tx_tdata[91]} {int_dac_top/top_dac1_int/tx_tdata[92]} {int_dac_top/top_dac1_int/tx_tdata[93]} {int_dac_top/top_dac1_int/tx_tdata[94]} {int_dac_top/top_dac1_int/tx_tdata[95]} {int_dac_top/top_dac1_int/tx_tdata[96]} {int_dac_top/top_dac1_int/tx_tdata[97]} {int_dac_top/top_dac1_int/tx_tdata[98]} {int_dac_top/top_dac1_int/tx_tdata[99]} {int_dac_top/top_dac1_int/tx_tdata[100]} {int_dac_top/top_dac1_int/tx_tdata[101]} {int_dac_top/top_dac1_int/tx_tdata[102]} {int_dac_top/top_dac1_int/tx_tdata[103]} {int_dac_top/top_dac1_int/tx_tdata[104]} {int_dac_top/top_dac1_int/tx_tdata[105]} {int_dac_top/top_dac1_int/tx_tdata[106]} {int_dac_top/top_dac1_int/tx_tdata[107]} {int_dac_top/top_dac1_int/tx_tdata[108]} {int_dac_top/top_dac1_int/tx_tdata[109]} {int_dac_top/top_dac1_int/tx_tdata[110]} {int_dac_top/top_dac1_int/tx_tdata[111]} {int_dac_top/top_dac1_int/tx_tdata[112]} {int_dac_top/top_dac1_int/tx_tdata[113]} {int_dac_top/top_dac1_int/tx_tdata[114]} {int_dac_top/top_dac1_int/tx_tdata[115]} {int_dac_top/top_dac1_int/tx_tdata[116]} {int_dac_top/top_dac1_int/tx_tdata[117]} {int_dac_top/top_dac1_int/tx_tdata[118]} {int_dac_top/top_dac1_int/tx_tdata[119]} {int_dac_top/top_dac1_int/tx_tdata[120]} {int_dac_top/top_dac1_int/tx_tdata[121]} {int_dac_top/top_dac1_int/tx_tdata[122]} {int_dac_top/top_dac1_int/tx_tdata[123]} {int_dac_top/top_dac1_int/tx_tdata[124]} {int_dac_top/top_dac1_int/tx_tdata[125]} {int_dac_top/top_dac1_int/tx_tdata[126]} {int_dac_top/top_dac1_int/tx_tdata[127]} {int_dac_top/top_dac1_int/tx_tdata[128]} {int_dac_top/top_dac1_int/tx_tdata[129]} {int_dac_top/top_dac1_int/tx_tdata[130]} {int_dac_top/top_dac1_int/tx_tdata[131]} {int_dac_top/top_dac1_int/tx_tdata[132]} {int_dac_top/top_dac1_int/tx_tdata[133]} {int_dac_top/top_dac1_int/tx_tdata[134]} {int_dac_top/top_dac1_int/tx_tdata[135]} {int_dac_top/top_dac1_int/tx_tdata[136]} {int_dac_top/top_dac1_int/tx_tdata[137]} {int_dac_top/top_dac1_int/tx_tdata[138]} {int_dac_top/top_dac1_int/tx_tdata[139]} {int_dac_top/top_dac1_int/tx_tdata[140]} {int_dac_top/top_dac1_int/tx_tdata[141]} {int_dac_top/top_dac1_int/tx_tdata[142]} {int_dac_top/top_dac1_int/tx_tdata[143]} {int_dac_top/top_dac1_int/tx_tdata[144]} {int_dac_top/top_dac1_int/tx_tdata[145]} {int_dac_top/top_dac1_int/tx_tdata[146]} {int_dac_top/top_dac1_int/tx_tdata[147]} {int_dac_top/top_dac1_int/tx_tdata[148]} {int_dac_top/top_dac1_int/tx_tdata[149]} {int_dac_top/top_dac1_int/tx_tdata[150]} {int_dac_top/top_dac1_int/tx_tdata[151]} {int_dac_top/top_dac1_int/tx_tdata[152]} {int_dac_top/top_dac1_int/tx_tdata[153]} {int_dac_top/top_dac1_int/tx_tdata[154]} {int_dac_top/top_dac1_int/tx_tdata[155]} {int_dac_top/top_dac1_int/tx_tdata[156]} {int_dac_top/top_dac1_int/tx_tdata[157]} {int_dac_top/top_dac1_int/tx_tdata[158]} {int_dac_top/top_dac1_int/tx_tdata[159]} {int_dac_top/top_dac1_int/tx_tdata[160]} {int_dac_top/top_dac1_int/tx_tdata[161]} {int_dac_top/top_dac1_int/tx_tdata[162]} {int_dac_top/top_dac1_int/tx_tdata[163]} {int_dac_top/top_dac1_int/tx_tdata[164]} {int_dac_top/top_dac1_int/tx_tdata[165]} {int_dac_top/top_dac1_int/tx_tdata[166]} {int_dac_top/top_dac1_int/tx_tdata[167]} {int_dac_top/top_dac1_int/tx_tdata[168]} {int_dac_top/top_dac1_int/tx_tdata[169]} {int_dac_top/top_dac1_int/tx_tdata[170]} {int_dac_top/top_dac1_int/tx_tdata[171]} {int_dac_top/top_dac1_int/tx_tdata[172]} {int_dac_top/top_dac1_int/tx_tdata[173]} {int_dac_top/top_dac1_int/tx_tdata[174]} {int_dac_top/top_dac1_int/tx_tdata[175]} {int_dac_top/top_dac1_int/tx_tdata[176]} {int_dac_top/top_dac1_int/tx_tdata[177]} {int_dac_top/top_dac1_int/tx_tdata[178]} {int_dac_top/top_dac1_int/tx_tdata[179]} {int_dac_top/top_dac1_int/tx_tdata[180]} {int_dac_top/top_dac1_int/tx_tdata[181]} {int_dac_top/top_dac1_int/tx_tdata[182]} {int_dac_top/top_dac1_int/tx_tdata[183]} {int_dac_top/top_dac1_int/tx_tdata[184]} {int_dac_top/top_dac1_int/tx_tdata[185]} {int_dac_top/top_dac1_int/tx_tdata[186]} {int_dac_top/top_dac1_int/tx_tdata[187]} {int_dac_top/top_dac1_int/tx_tdata[188]} {int_dac_top/top_dac1_int/tx_tdata[189]} {int_dac_top/top_dac1_int/tx_tdata[190]} {int_dac_top/top_dac1_int/tx_tdata[191]} {int_dac_top/top_dac1_int/tx_tdata[192]} {int_dac_top/top_dac1_int/tx_tdata[193]} {int_dac_top/top_dac1_int/tx_tdata[194]} {int_dac_top/top_dac1_int/tx_tdata[195]} {int_dac_top/top_dac1_int/tx_tdata[196]} {int_dac_top/top_dac1_int/tx_tdata[197]} {int_dac_top/top_dac1_int/tx_tdata[198]} {int_dac_top/top_dac1_int/tx_tdata[199]} {int_dac_top/top_dac1_int/tx_tdata[200]} {int_dac_top/top_dac1_int/tx_tdata[201]} {int_dac_top/top_dac1_int/tx_tdata[202]} {int_dac_top/top_dac1_int/tx_tdata[203]} {int_dac_top/top_dac1_int/tx_tdata[204]} {int_dac_top/top_dac1_int/tx_tdata[205]} {int_dac_top/top_dac1_int/tx_tdata[206]} {int_dac_top/top_dac1_int/tx_tdata[207]} {int_dac_top/top_dac1_int/tx_tdata[208]} {int_dac_top/top_dac1_int/tx_tdata[209]} {int_dac_top/top_dac1_int/tx_tdata[210]} {int_dac_top/top_dac1_int/tx_tdata[211]} {int_dac_top/top_dac1_int/tx_tdata[212]} {int_dac_top/top_dac1_int/tx_tdata[213]} {int_dac_top/top_dac1_int/tx_tdata[214]} {int_dac_top/top_dac1_int/tx_tdata[215]} {int_dac_top/top_dac1_int/tx_tdata[216]} {int_dac_top/top_dac1_int/tx_tdata[217]} {int_dac_top/top_dac1_int/tx_tdata[218]} {int_dac_top/top_dac1_int/tx_tdata[219]} {int_dac_top/top_dac1_int/tx_tdata[220]} {int_dac_top/top_dac1_int/tx_tdata[221]} {int_dac_top/top_dac1_int/tx_tdata[222]} {int_dac_top/top_dac1_int/tx_tdata[223]} {int_dac_top/top_dac1_int/tx_tdata[224]} {int_dac_top/top_dac1_int/tx_tdata[225]} {int_dac_top/top_dac1_int/tx_tdata[226]} {int_dac_top/top_dac1_int/tx_tdata[227]} {int_dac_top/top_dac1_int/tx_tdata[228]} {int_dac_top/top_dac1_int/tx_tdata[229]} {int_dac_top/top_dac1_int/tx_tdata[230]} {int_dac_top/top_dac1_int/tx_tdata[231]} {int_dac_top/top_dac1_int/tx_tdata[232]} {int_dac_top/top_dac1_int/tx_tdata[233]} {int_dac_top/top_dac1_int/tx_tdata[234]} {int_dac_top/top_dac1_int/tx_tdata[235]} {int_dac_top/top_dac1_int/tx_tdata[236]} {int_dac_top/top_dac1_int/tx_tdata[237]} {int_dac_top/top_dac1_int/tx_tdata[238]} {int_dac_top/top_dac1_int/tx_tdata[239]} {int_dac_top/top_dac1_int/tx_tdata[240]} {int_dac_top/top_dac1_int/tx_tdata[241]} {int_dac_top/top_dac1_int/tx_tdata[242]} {int_dac_top/top_dac1_int/tx_tdata[243]} {int_dac_top/top_dac1_int/tx_tdata[244]} {int_dac_top/top_dac1_int/tx_tdata[245]} {int_dac_top/top_dac1_int/tx_tdata[246]} {int_dac_top/top_dac1_int/tx_tdata[247]} {int_dac_top/top_dac1_int/tx_tdata[248]} {int_dac_top/top_dac1_int/tx_tdata[249]} {int_dac_top/top_dac1_int/tx_tdata[250]} {int_dac_top/top_dac1_int/tx_tdata[251]} {int_dac_top/top_dac1_int/tx_tdata[252]} {int_dac_top/top_dac1_int/tx_tdata[253]} {int_dac_top/top_dac1_int/tx_tdata[254]} {int_dac_top/top_dac1_int/tx_tdata[255]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe6]
#set_property port_width 4 [get_debug_ports u_ila_2/probe6]
#connect_debug_port u_ila_2/probe6 [get_nets [list {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txcharisk[0]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txcharisk[1]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txcharisk[2]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txcharisk[3]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe7]
#set_property port_width 32 [get_debug_ports u_ila_2/probe7]
#connect_debug_port u_ila_2/probe7 [get_nets [list {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[0]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[1]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[2]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[3]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[4]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[5]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[6]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[7]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[8]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[9]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[10]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[11]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[12]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[13]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[14]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[15]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[16]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[17]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[18]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[19]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[20]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[21]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[22]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[23]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[24]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[25]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[26]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[27]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[28]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[29]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[30]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[31]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe8]
#set_property port_width 256 [get_debug_ports u_ila_2/probe8]
#connect_debug_port u_ila_2/probe8 [get_nets [list {int_dac_top/top_dac2_int/tx_tdata[0]} {int_dac_top/top_dac2_int/tx_tdata[1]} {int_dac_top/top_dac2_int/tx_tdata[2]} {int_dac_top/top_dac2_int/tx_tdata[3]} {int_dac_top/top_dac2_int/tx_tdata[4]} {int_dac_top/top_dac2_int/tx_tdata[5]} {int_dac_top/top_dac2_int/tx_tdata[6]} {int_dac_top/top_dac2_int/tx_tdata[7]} {int_dac_top/top_dac2_int/tx_tdata[8]} {int_dac_top/top_dac2_int/tx_tdata[9]} {int_dac_top/top_dac2_int/tx_tdata[10]} {int_dac_top/top_dac2_int/tx_tdata[11]} {int_dac_top/top_dac2_int/tx_tdata[12]} {int_dac_top/top_dac2_int/tx_tdata[13]} {int_dac_top/top_dac2_int/tx_tdata[14]} {int_dac_top/top_dac2_int/tx_tdata[15]} {int_dac_top/top_dac2_int/tx_tdata[16]} {int_dac_top/top_dac2_int/tx_tdata[17]} {int_dac_top/top_dac2_int/tx_tdata[18]} {int_dac_top/top_dac2_int/tx_tdata[19]} {int_dac_top/top_dac2_int/tx_tdata[20]} {int_dac_top/top_dac2_int/tx_tdata[21]} {int_dac_top/top_dac2_int/tx_tdata[22]} {int_dac_top/top_dac2_int/tx_tdata[23]} {int_dac_top/top_dac2_int/tx_tdata[24]} {int_dac_top/top_dac2_int/tx_tdata[25]} {int_dac_top/top_dac2_int/tx_tdata[26]} {int_dac_top/top_dac2_int/tx_tdata[27]} {int_dac_top/top_dac2_int/tx_tdata[28]} {int_dac_top/top_dac2_int/tx_tdata[29]} {int_dac_top/top_dac2_int/tx_tdata[30]} {int_dac_top/top_dac2_int/tx_tdata[31]} {int_dac_top/top_dac2_int/tx_tdata[32]} {int_dac_top/top_dac2_int/tx_tdata[33]} {int_dac_top/top_dac2_int/tx_tdata[34]} {int_dac_top/top_dac2_int/tx_tdata[35]} {int_dac_top/top_dac2_int/tx_tdata[36]} {int_dac_top/top_dac2_int/tx_tdata[37]} {int_dac_top/top_dac2_int/tx_tdata[38]} {int_dac_top/top_dac2_int/tx_tdata[39]} {int_dac_top/top_dac2_int/tx_tdata[40]} {int_dac_top/top_dac2_int/tx_tdata[41]} {int_dac_top/top_dac2_int/tx_tdata[42]} {int_dac_top/top_dac2_int/tx_tdata[43]} {int_dac_top/top_dac2_int/tx_tdata[44]} {int_dac_top/top_dac2_int/tx_tdata[45]} {int_dac_top/top_dac2_int/tx_tdata[46]} {int_dac_top/top_dac2_int/tx_tdata[47]} {int_dac_top/top_dac2_int/tx_tdata[48]} {int_dac_top/top_dac2_int/tx_tdata[49]} {int_dac_top/top_dac2_int/tx_tdata[50]} {int_dac_top/top_dac2_int/tx_tdata[51]} {int_dac_top/top_dac2_int/tx_tdata[52]} {int_dac_top/top_dac2_int/tx_tdata[53]} {int_dac_top/top_dac2_int/tx_tdata[54]} {int_dac_top/top_dac2_int/tx_tdata[55]} {int_dac_top/top_dac2_int/tx_tdata[56]} {int_dac_top/top_dac2_int/tx_tdata[57]} {int_dac_top/top_dac2_int/tx_tdata[58]} {int_dac_top/top_dac2_int/tx_tdata[59]} {int_dac_top/top_dac2_int/tx_tdata[60]} {int_dac_top/top_dac2_int/tx_tdata[61]} {int_dac_top/top_dac2_int/tx_tdata[62]} {int_dac_top/top_dac2_int/tx_tdata[63]} {int_dac_top/top_dac2_int/tx_tdata[64]} {int_dac_top/top_dac2_int/tx_tdata[65]} {int_dac_top/top_dac2_int/tx_tdata[66]} {int_dac_top/top_dac2_int/tx_tdata[67]} {int_dac_top/top_dac2_int/tx_tdata[68]} {int_dac_top/top_dac2_int/tx_tdata[69]} {int_dac_top/top_dac2_int/tx_tdata[70]} {int_dac_top/top_dac2_int/tx_tdata[71]} {int_dac_top/top_dac2_int/tx_tdata[72]} {int_dac_top/top_dac2_int/tx_tdata[73]} {int_dac_top/top_dac2_int/tx_tdata[74]} {int_dac_top/top_dac2_int/tx_tdata[75]} {int_dac_top/top_dac2_int/tx_tdata[76]} {int_dac_top/top_dac2_int/tx_tdata[77]} {int_dac_top/top_dac2_int/tx_tdata[78]} {int_dac_top/top_dac2_int/tx_tdata[79]} {int_dac_top/top_dac2_int/tx_tdata[80]} {int_dac_top/top_dac2_int/tx_tdata[81]} {int_dac_top/top_dac2_int/tx_tdata[82]} {int_dac_top/top_dac2_int/tx_tdata[83]} {int_dac_top/top_dac2_int/tx_tdata[84]} {int_dac_top/top_dac2_int/tx_tdata[85]} {int_dac_top/top_dac2_int/tx_tdata[86]} {int_dac_top/top_dac2_int/tx_tdata[87]} {int_dac_top/top_dac2_int/tx_tdata[88]} {int_dac_top/top_dac2_int/tx_tdata[89]} {int_dac_top/top_dac2_int/tx_tdata[90]} {int_dac_top/top_dac2_int/tx_tdata[91]} {int_dac_top/top_dac2_int/tx_tdata[92]} {int_dac_top/top_dac2_int/tx_tdata[93]} {int_dac_top/top_dac2_int/tx_tdata[94]} {int_dac_top/top_dac2_int/tx_tdata[95]} {int_dac_top/top_dac2_int/tx_tdata[96]} {int_dac_top/top_dac2_int/tx_tdata[97]} {int_dac_top/top_dac2_int/tx_tdata[98]} {int_dac_top/top_dac2_int/tx_tdata[99]} {int_dac_top/top_dac2_int/tx_tdata[100]} {int_dac_top/top_dac2_int/tx_tdata[101]} {int_dac_top/top_dac2_int/tx_tdata[102]} {int_dac_top/top_dac2_int/tx_tdata[103]} {int_dac_top/top_dac2_int/tx_tdata[104]} {int_dac_top/top_dac2_int/tx_tdata[105]} {int_dac_top/top_dac2_int/tx_tdata[106]} {int_dac_top/top_dac2_int/tx_tdata[107]} {int_dac_top/top_dac2_int/tx_tdata[108]} {int_dac_top/top_dac2_int/tx_tdata[109]} {int_dac_top/top_dac2_int/tx_tdata[110]} {int_dac_top/top_dac2_int/tx_tdata[111]} {int_dac_top/top_dac2_int/tx_tdata[112]} {int_dac_top/top_dac2_int/tx_tdata[113]} {int_dac_top/top_dac2_int/tx_tdata[114]} {int_dac_top/top_dac2_int/tx_tdata[115]} {int_dac_top/top_dac2_int/tx_tdata[116]} {int_dac_top/top_dac2_int/tx_tdata[117]} {int_dac_top/top_dac2_int/tx_tdata[118]} {int_dac_top/top_dac2_int/tx_tdata[119]} {int_dac_top/top_dac2_int/tx_tdata[120]} {int_dac_top/top_dac2_int/tx_tdata[121]} {int_dac_top/top_dac2_int/tx_tdata[122]} {int_dac_top/top_dac2_int/tx_tdata[123]} {int_dac_top/top_dac2_int/tx_tdata[124]} {int_dac_top/top_dac2_int/tx_tdata[125]} {int_dac_top/top_dac2_int/tx_tdata[126]} {int_dac_top/top_dac2_int/tx_tdata[127]} {int_dac_top/top_dac2_int/tx_tdata[128]} {int_dac_top/top_dac2_int/tx_tdata[129]} {int_dac_top/top_dac2_int/tx_tdata[130]} {int_dac_top/top_dac2_int/tx_tdata[131]} {int_dac_top/top_dac2_int/tx_tdata[132]} {int_dac_top/top_dac2_int/tx_tdata[133]} {int_dac_top/top_dac2_int/tx_tdata[134]} {int_dac_top/top_dac2_int/tx_tdata[135]} {int_dac_top/top_dac2_int/tx_tdata[136]} {int_dac_top/top_dac2_int/tx_tdata[137]} {int_dac_top/top_dac2_int/tx_tdata[138]} {int_dac_top/top_dac2_int/tx_tdata[139]} {int_dac_top/top_dac2_int/tx_tdata[140]} {int_dac_top/top_dac2_int/tx_tdata[141]} {int_dac_top/top_dac2_int/tx_tdata[142]} {int_dac_top/top_dac2_int/tx_tdata[143]} {int_dac_top/top_dac2_int/tx_tdata[144]} {int_dac_top/top_dac2_int/tx_tdata[145]} {int_dac_top/top_dac2_int/tx_tdata[146]} {int_dac_top/top_dac2_int/tx_tdata[147]} {int_dac_top/top_dac2_int/tx_tdata[148]} {int_dac_top/top_dac2_int/tx_tdata[149]} {int_dac_top/top_dac2_int/tx_tdata[150]} {int_dac_top/top_dac2_int/tx_tdata[151]} {int_dac_top/top_dac2_int/tx_tdata[152]} {int_dac_top/top_dac2_int/tx_tdata[153]} {int_dac_top/top_dac2_int/tx_tdata[154]} {int_dac_top/top_dac2_int/tx_tdata[155]} {int_dac_top/top_dac2_int/tx_tdata[156]} {int_dac_top/top_dac2_int/tx_tdata[157]} {int_dac_top/top_dac2_int/tx_tdata[158]} {int_dac_top/top_dac2_int/tx_tdata[159]} {int_dac_top/top_dac2_int/tx_tdata[160]} {int_dac_top/top_dac2_int/tx_tdata[161]} {int_dac_top/top_dac2_int/tx_tdata[162]} {int_dac_top/top_dac2_int/tx_tdata[163]} {int_dac_top/top_dac2_int/tx_tdata[164]} {int_dac_top/top_dac2_int/tx_tdata[165]} {int_dac_top/top_dac2_int/tx_tdata[166]} {int_dac_top/top_dac2_int/tx_tdata[167]} {int_dac_top/top_dac2_int/tx_tdata[168]} {int_dac_top/top_dac2_int/tx_tdata[169]} {int_dac_top/top_dac2_int/tx_tdata[170]} {int_dac_top/top_dac2_int/tx_tdata[171]} {int_dac_top/top_dac2_int/tx_tdata[172]} {int_dac_top/top_dac2_int/tx_tdata[173]} {int_dac_top/top_dac2_int/tx_tdata[174]} {int_dac_top/top_dac2_int/tx_tdata[175]} {int_dac_top/top_dac2_int/tx_tdata[176]} {int_dac_top/top_dac2_int/tx_tdata[177]} {int_dac_top/top_dac2_int/tx_tdata[178]} {int_dac_top/top_dac2_int/tx_tdata[179]} {int_dac_top/top_dac2_int/tx_tdata[180]} {int_dac_top/top_dac2_int/tx_tdata[181]} {int_dac_top/top_dac2_int/tx_tdata[182]} {int_dac_top/top_dac2_int/tx_tdata[183]} {int_dac_top/top_dac2_int/tx_tdata[184]} {int_dac_top/top_dac2_int/tx_tdata[185]} {int_dac_top/top_dac2_int/tx_tdata[186]} {int_dac_top/top_dac2_int/tx_tdata[187]} {int_dac_top/top_dac2_int/tx_tdata[188]} {int_dac_top/top_dac2_int/tx_tdata[189]} {int_dac_top/top_dac2_int/tx_tdata[190]} {int_dac_top/top_dac2_int/tx_tdata[191]} {int_dac_top/top_dac2_int/tx_tdata[192]} {int_dac_top/top_dac2_int/tx_tdata[193]} {int_dac_top/top_dac2_int/tx_tdata[194]} {int_dac_top/top_dac2_int/tx_tdata[195]} {int_dac_top/top_dac2_int/tx_tdata[196]} {int_dac_top/top_dac2_int/tx_tdata[197]} {int_dac_top/top_dac2_int/tx_tdata[198]} {int_dac_top/top_dac2_int/tx_tdata[199]} {int_dac_top/top_dac2_int/tx_tdata[200]} {int_dac_top/top_dac2_int/tx_tdata[201]} {int_dac_top/top_dac2_int/tx_tdata[202]} {int_dac_top/top_dac2_int/tx_tdata[203]} {int_dac_top/top_dac2_int/tx_tdata[204]} {int_dac_top/top_dac2_int/tx_tdata[205]} {int_dac_top/top_dac2_int/tx_tdata[206]} {int_dac_top/top_dac2_int/tx_tdata[207]} {int_dac_top/top_dac2_int/tx_tdata[208]} {int_dac_top/top_dac2_int/tx_tdata[209]} {int_dac_top/top_dac2_int/tx_tdata[210]} {int_dac_top/top_dac2_int/tx_tdata[211]} {int_dac_top/top_dac2_int/tx_tdata[212]} {int_dac_top/top_dac2_int/tx_tdata[213]} {int_dac_top/top_dac2_int/tx_tdata[214]} {int_dac_top/top_dac2_int/tx_tdata[215]} {int_dac_top/top_dac2_int/tx_tdata[216]} {int_dac_top/top_dac2_int/tx_tdata[217]} {int_dac_top/top_dac2_int/tx_tdata[218]} {int_dac_top/top_dac2_int/tx_tdata[219]} {int_dac_top/top_dac2_int/tx_tdata[220]} {int_dac_top/top_dac2_int/tx_tdata[221]} {int_dac_top/top_dac2_int/tx_tdata[222]} {int_dac_top/top_dac2_int/tx_tdata[223]} {int_dac_top/top_dac2_int/tx_tdata[224]} {int_dac_top/top_dac2_int/tx_tdata[225]} {int_dac_top/top_dac2_int/tx_tdata[226]} {int_dac_top/top_dac2_int/tx_tdata[227]} {int_dac_top/top_dac2_int/tx_tdata[228]} {int_dac_top/top_dac2_int/tx_tdata[229]} {int_dac_top/top_dac2_int/tx_tdata[230]} {int_dac_top/top_dac2_int/tx_tdata[231]} {int_dac_top/top_dac2_int/tx_tdata[232]} {int_dac_top/top_dac2_int/tx_tdata[233]} {int_dac_top/top_dac2_int/tx_tdata[234]} {int_dac_top/top_dac2_int/tx_tdata[235]} {int_dac_top/top_dac2_int/tx_tdata[236]} {int_dac_top/top_dac2_int/tx_tdata[237]} {int_dac_top/top_dac2_int/tx_tdata[238]} {int_dac_top/top_dac2_int/tx_tdata[239]} {int_dac_top/top_dac2_int/tx_tdata[240]} {int_dac_top/top_dac2_int/tx_tdata[241]} {int_dac_top/top_dac2_int/tx_tdata[242]} {int_dac_top/top_dac2_int/tx_tdata[243]} {int_dac_top/top_dac2_int/tx_tdata[244]} {int_dac_top/top_dac2_int/tx_tdata[245]} {int_dac_top/top_dac2_int/tx_tdata[246]} {int_dac_top/top_dac2_int/tx_tdata[247]} {int_dac_top/top_dac2_int/tx_tdata[248]} {int_dac_top/top_dac2_int/tx_tdata[249]} {int_dac_top/top_dac2_int/tx_tdata[250]} {int_dac_top/top_dac2_int/tx_tdata[251]} {int_dac_top/top_dac2_int/tx_tdata[252]} {int_dac_top/top_dac2_int/tx_tdata[253]} {int_dac_top/top_dac2_int/tx_tdata[254]} {int_dac_top/top_dac2_int/tx_tdata[255]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe9]
#set_property port_width 4 [get_debug_ports u_ila_2/probe9]
#connect_debug_port u_ila_2/probe9 [get_nets [list {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txcharisk[0]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txcharisk[1]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txcharisk[2]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txcharisk[3]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe10]
#set_property port_width 32 [get_debug_ports u_ila_2/probe10]
#connect_debug_port u_ila_2/probe10 [get_nets [list {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[0]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[1]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[2]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[3]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[4]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[5]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[6]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[7]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[8]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[9]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[10]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[11]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[12]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[13]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[14]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[15]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[16]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[17]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[18]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[19]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[20]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[21]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[22]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[23]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[24]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[25]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[26]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[27]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[28]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[29]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[30]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[31]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe11]
#set_property port_width 256 [get_debug_ports u_ila_2/probe11]
#connect_debug_port u_ila_2/probe11 [get_nets [list {int_dac_top/top_dac3_int/tx_tdata[0]} {int_dac_top/top_dac3_int/tx_tdata[1]} {int_dac_top/top_dac3_int/tx_tdata[2]} {int_dac_top/top_dac3_int/tx_tdata[3]} {int_dac_top/top_dac3_int/tx_tdata[4]} {int_dac_top/top_dac3_int/tx_tdata[5]} {int_dac_top/top_dac3_int/tx_tdata[6]} {int_dac_top/top_dac3_int/tx_tdata[7]} {int_dac_top/top_dac3_int/tx_tdata[8]} {int_dac_top/top_dac3_int/tx_tdata[9]} {int_dac_top/top_dac3_int/tx_tdata[10]} {int_dac_top/top_dac3_int/tx_tdata[11]} {int_dac_top/top_dac3_int/tx_tdata[12]} {int_dac_top/top_dac3_int/tx_tdata[13]} {int_dac_top/top_dac3_int/tx_tdata[14]} {int_dac_top/top_dac3_int/tx_tdata[15]} {int_dac_top/top_dac3_int/tx_tdata[16]} {int_dac_top/top_dac3_int/tx_tdata[17]} {int_dac_top/top_dac3_int/tx_tdata[18]} {int_dac_top/top_dac3_int/tx_tdata[19]} {int_dac_top/top_dac3_int/tx_tdata[20]} {int_dac_top/top_dac3_int/tx_tdata[21]} {int_dac_top/top_dac3_int/tx_tdata[22]} {int_dac_top/top_dac3_int/tx_tdata[23]} {int_dac_top/top_dac3_int/tx_tdata[24]} {int_dac_top/top_dac3_int/tx_tdata[25]} {int_dac_top/top_dac3_int/tx_tdata[26]} {int_dac_top/top_dac3_int/tx_tdata[27]} {int_dac_top/top_dac3_int/tx_tdata[28]} {int_dac_top/top_dac3_int/tx_tdata[29]} {int_dac_top/top_dac3_int/tx_tdata[30]} {int_dac_top/top_dac3_int/tx_tdata[31]} {int_dac_top/top_dac3_int/tx_tdata[32]} {int_dac_top/top_dac3_int/tx_tdata[33]} {int_dac_top/top_dac3_int/tx_tdata[34]} {int_dac_top/top_dac3_int/tx_tdata[35]} {int_dac_top/top_dac3_int/tx_tdata[36]} {int_dac_top/top_dac3_int/tx_tdata[37]} {int_dac_top/top_dac3_int/tx_tdata[38]} {int_dac_top/top_dac3_int/tx_tdata[39]} {int_dac_top/top_dac3_int/tx_tdata[40]} {int_dac_top/top_dac3_int/tx_tdata[41]} {int_dac_top/top_dac3_int/tx_tdata[42]} {int_dac_top/top_dac3_int/tx_tdata[43]} {int_dac_top/top_dac3_int/tx_tdata[44]} {int_dac_top/top_dac3_int/tx_tdata[45]} {int_dac_top/top_dac3_int/tx_tdata[46]} {int_dac_top/top_dac3_int/tx_tdata[47]} {int_dac_top/top_dac3_int/tx_tdata[48]} {int_dac_top/top_dac3_int/tx_tdata[49]} {int_dac_top/top_dac3_int/tx_tdata[50]} {int_dac_top/top_dac3_int/tx_tdata[51]} {int_dac_top/top_dac3_int/tx_tdata[52]} {int_dac_top/top_dac3_int/tx_tdata[53]} {int_dac_top/top_dac3_int/tx_tdata[54]} {int_dac_top/top_dac3_int/tx_tdata[55]} {int_dac_top/top_dac3_int/tx_tdata[56]} {int_dac_top/top_dac3_int/tx_tdata[57]} {int_dac_top/top_dac3_int/tx_tdata[58]} {int_dac_top/top_dac3_int/tx_tdata[59]} {int_dac_top/top_dac3_int/tx_tdata[60]} {int_dac_top/top_dac3_int/tx_tdata[61]} {int_dac_top/top_dac3_int/tx_tdata[62]} {int_dac_top/top_dac3_int/tx_tdata[63]} {int_dac_top/top_dac3_int/tx_tdata[64]} {int_dac_top/top_dac3_int/tx_tdata[65]} {int_dac_top/top_dac3_int/tx_tdata[66]} {int_dac_top/top_dac3_int/tx_tdata[67]} {int_dac_top/top_dac3_int/tx_tdata[68]} {int_dac_top/top_dac3_int/tx_tdata[69]} {int_dac_top/top_dac3_int/tx_tdata[70]} {int_dac_top/top_dac3_int/tx_tdata[71]} {int_dac_top/top_dac3_int/tx_tdata[72]} {int_dac_top/top_dac3_int/tx_tdata[73]} {int_dac_top/top_dac3_int/tx_tdata[74]} {int_dac_top/top_dac3_int/tx_tdata[75]} {int_dac_top/top_dac3_int/tx_tdata[76]} {int_dac_top/top_dac3_int/tx_tdata[77]} {int_dac_top/top_dac3_int/tx_tdata[78]} {int_dac_top/top_dac3_int/tx_tdata[79]} {int_dac_top/top_dac3_int/tx_tdata[80]} {int_dac_top/top_dac3_int/tx_tdata[81]} {int_dac_top/top_dac3_int/tx_tdata[82]} {int_dac_top/top_dac3_int/tx_tdata[83]} {int_dac_top/top_dac3_int/tx_tdata[84]} {int_dac_top/top_dac3_int/tx_tdata[85]} {int_dac_top/top_dac3_int/tx_tdata[86]} {int_dac_top/top_dac3_int/tx_tdata[87]} {int_dac_top/top_dac3_int/tx_tdata[88]} {int_dac_top/top_dac3_int/tx_tdata[89]} {int_dac_top/top_dac3_int/tx_tdata[90]} {int_dac_top/top_dac3_int/tx_tdata[91]} {int_dac_top/top_dac3_int/tx_tdata[92]} {int_dac_top/top_dac3_int/tx_tdata[93]} {int_dac_top/top_dac3_int/tx_tdata[94]} {int_dac_top/top_dac3_int/tx_tdata[95]} {int_dac_top/top_dac3_int/tx_tdata[96]} {int_dac_top/top_dac3_int/tx_tdata[97]} {int_dac_top/top_dac3_int/tx_tdata[98]} {int_dac_top/top_dac3_int/tx_tdata[99]} {int_dac_top/top_dac3_int/tx_tdata[100]} {int_dac_top/top_dac3_int/tx_tdata[101]} {int_dac_top/top_dac3_int/tx_tdata[102]} {int_dac_top/top_dac3_int/tx_tdata[103]} {int_dac_top/top_dac3_int/tx_tdata[104]} {int_dac_top/top_dac3_int/tx_tdata[105]} {int_dac_top/top_dac3_int/tx_tdata[106]} {int_dac_top/top_dac3_int/tx_tdata[107]} {int_dac_top/top_dac3_int/tx_tdata[108]} {int_dac_top/top_dac3_int/tx_tdata[109]} {int_dac_top/top_dac3_int/tx_tdata[110]} {int_dac_top/top_dac3_int/tx_tdata[111]} {int_dac_top/top_dac3_int/tx_tdata[112]} {int_dac_top/top_dac3_int/tx_tdata[113]} {int_dac_top/top_dac3_int/tx_tdata[114]} {int_dac_top/top_dac3_int/tx_tdata[115]} {int_dac_top/top_dac3_int/tx_tdata[116]} {int_dac_top/top_dac3_int/tx_tdata[117]} {int_dac_top/top_dac3_int/tx_tdata[118]} {int_dac_top/top_dac3_int/tx_tdata[119]} {int_dac_top/top_dac3_int/tx_tdata[120]} {int_dac_top/top_dac3_int/tx_tdata[121]} {int_dac_top/top_dac3_int/tx_tdata[122]} {int_dac_top/top_dac3_int/tx_tdata[123]} {int_dac_top/top_dac3_int/tx_tdata[124]} {int_dac_top/top_dac3_int/tx_tdata[125]} {int_dac_top/top_dac3_int/tx_tdata[126]} {int_dac_top/top_dac3_int/tx_tdata[127]} {int_dac_top/top_dac3_int/tx_tdata[128]} {int_dac_top/top_dac3_int/tx_tdata[129]} {int_dac_top/top_dac3_int/tx_tdata[130]} {int_dac_top/top_dac3_int/tx_tdata[131]} {int_dac_top/top_dac3_int/tx_tdata[132]} {int_dac_top/top_dac3_int/tx_tdata[133]} {int_dac_top/top_dac3_int/tx_tdata[134]} {int_dac_top/top_dac3_int/tx_tdata[135]} {int_dac_top/top_dac3_int/tx_tdata[136]} {int_dac_top/top_dac3_int/tx_tdata[137]} {int_dac_top/top_dac3_int/tx_tdata[138]} {int_dac_top/top_dac3_int/tx_tdata[139]} {int_dac_top/top_dac3_int/tx_tdata[140]} {int_dac_top/top_dac3_int/tx_tdata[141]} {int_dac_top/top_dac3_int/tx_tdata[142]} {int_dac_top/top_dac3_int/tx_tdata[143]} {int_dac_top/top_dac3_int/tx_tdata[144]} {int_dac_top/top_dac3_int/tx_tdata[145]} {int_dac_top/top_dac3_int/tx_tdata[146]} {int_dac_top/top_dac3_int/tx_tdata[147]} {int_dac_top/top_dac3_int/tx_tdata[148]} {int_dac_top/top_dac3_int/tx_tdata[149]} {int_dac_top/top_dac3_int/tx_tdata[150]} {int_dac_top/top_dac3_int/tx_tdata[151]} {int_dac_top/top_dac3_int/tx_tdata[152]} {int_dac_top/top_dac3_int/tx_tdata[153]} {int_dac_top/top_dac3_int/tx_tdata[154]} {int_dac_top/top_dac3_int/tx_tdata[155]} {int_dac_top/top_dac3_int/tx_tdata[156]} {int_dac_top/top_dac3_int/tx_tdata[157]} {int_dac_top/top_dac3_int/tx_tdata[158]} {int_dac_top/top_dac3_int/tx_tdata[159]} {int_dac_top/top_dac3_int/tx_tdata[160]} {int_dac_top/top_dac3_int/tx_tdata[161]} {int_dac_top/top_dac3_int/tx_tdata[162]} {int_dac_top/top_dac3_int/tx_tdata[163]} {int_dac_top/top_dac3_int/tx_tdata[164]} {int_dac_top/top_dac3_int/tx_tdata[165]} {int_dac_top/top_dac3_int/tx_tdata[166]} {int_dac_top/top_dac3_int/tx_tdata[167]} {int_dac_top/top_dac3_int/tx_tdata[168]} {int_dac_top/top_dac3_int/tx_tdata[169]} {int_dac_top/top_dac3_int/tx_tdata[170]} {int_dac_top/top_dac3_int/tx_tdata[171]} {int_dac_top/top_dac3_int/tx_tdata[172]} {int_dac_top/top_dac3_int/tx_tdata[173]} {int_dac_top/top_dac3_int/tx_tdata[174]} {int_dac_top/top_dac3_int/tx_tdata[175]} {int_dac_top/top_dac3_int/tx_tdata[176]} {int_dac_top/top_dac3_int/tx_tdata[177]} {int_dac_top/top_dac3_int/tx_tdata[178]} {int_dac_top/top_dac3_int/tx_tdata[179]} {int_dac_top/top_dac3_int/tx_tdata[180]} {int_dac_top/top_dac3_int/tx_tdata[181]} {int_dac_top/top_dac3_int/tx_tdata[182]} {int_dac_top/top_dac3_int/tx_tdata[183]} {int_dac_top/top_dac3_int/tx_tdata[184]} {int_dac_top/top_dac3_int/tx_tdata[185]} {int_dac_top/top_dac3_int/tx_tdata[186]} {int_dac_top/top_dac3_int/tx_tdata[187]} {int_dac_top/top_dac3_int/tx_tdata[188]} {int_dac_top/top_dac3_int/tx_tdata[189]} {int_dac_top/top_dac3_int/tx_tdata[190]} {int_dac_top/top_dac3_int/tx_tdata[191]} {int_dac_top/top_dac3_int/tx_tdata[192]} {int_dac_top/top_dac3_int/tx_tdata[193]} {int_dac_top/top_dac3_int/tx_tdata[194]} {int_dac_top/top_dac3_int/tx_tdata[195]} {int_dac_top/top_dac3_int/tx_tdata[196]} {int_dac_top/top_dac3_int/tx_tdata[197]} {int_dac_top/top_dac3_int/tx_tdata[198]} {int_dac_top/top_dac3_int/tx_tdata[199]} {int_dac_top/top_dac3_int/tx_tdata[200]} {int_dac_top/top_dac3_int/tx_tdata[201]} {int_dac_top/top_dac3_int/tx_tdata[202]} {int_dac_top/top_dac3_int/tx_tdata[203]} {int_dac_top/top_dac3_int/tx_tdata[204]} {int_dac_top/top_dac3_int/tx_tdata[205]} {int_dac_top/top_dac3_int/tx_tdata[206]} {int_dac_top/top_dac3_int/tx_tdata[207]} {int_dac_top/top_dac3_int/tx_tdata[208]} {int_dac_top/top_dac3_int/tx_tdata[209]} {int_dac_top/top_dac3_int/tx_tdata[210]} {int_dac_top/top_dac3_int/tx_tdata[211]} {int_dac_top/top_dac3_int/tx_tdata[212]} {int_dac_top/top_dac3_int/tx_tdata[213]} {int_dac_top/top_dac3_int/tx_tdata[214]} {int_dac_top/top_dac3_int/tx_tdata[215]} {int_dac_top/top_dac3_int/tx_tdata[216]} {int_dac_top/top_dac3_int/tx_tdata[217]} {int_dac_top/top_dac3_int/tx_tdata[218]} {int_dac_top/top_dac3_int/tx_tdata[219]} {int_dac_top/top_dac3_int/tx_tdata[220]} {int_dac_top/top_dac3_int/tx_tdata[221]} {int_dac_top/top_dac3_int/tx_tdata[222]} {int_dac_top/top_dac3_int/tx_tdata[223]} {int_dac_top/top_dac3_int/tx_tdata[224]} {int_dac_top/top_dac3_int/tx_tdata[225]} {int_dac_top/top_dac3_int/tx_tdata[226]} {int_dac_top/top_dac3_int/tx_tdata[227]} {int_dac_top/top_dac3_int/tx_tdata[228]} {int_dac_top/top_dac3_int/tx_tdata[229]} {int_dac_top/top_dac3_int/tx_tdata[230]} {int_dac_top/top_dac3_int/tx_tdata[231]} {int_dac_top/top_dac3_int/tx_tdata[232]} {int_dac_top/top_dac3_int/tx_tdata[233]} {int_dac_top/top_dac3_int/tx_tdata[234]} {int_dac_top/top_dac3_int/tx_tdata[235]} {int_dac_top/top_dac3_int/tx_tdata[236]} {int_dac_top/top_dac3_int/tx_tdata[237]} {int_dac_top/top_dac3_int/tx_tdata[238]} {int_dac_top/top_dac3_int/tx_tdata[239]} {int_dac_top/top_dac3_int/tx_tdata[240]} {int_dac_top/top_dac3_int/tx_tdata[241]} {int_dac_top/top_dac3_int/tx_tdata[242]} {int_dac_top/top_dac3_int/tx_tdata[243]} {int_dac_top/top_dac3_int/tx_tdata[244]} {int_dac_top/top_dac3_int/tx_tdata[245]} {int_dac_top/top_dac3_int/tx_tdata[246]} {int_dac_top/top_dac3_int/tx_tdata[247]} {int_dac_top/top_dac3_int/tx_tdata[248]} {int_dac_top/top_dac3_int/tx_tdata[249]} {int_dac_top/top_dac3_int/tx_tdata[250]} {int_dac_top/top_dac3_int/tx_tdata[251]} {int_dac_top/top_dac3_int/tx_tdata[252]} {int_dac_top/top_dac3_int/tx_tdata[253]} {int_dac_top/top_dac3_int/tx_tdata[254]} {int_dac_top/top_dac3_int/tx_tdata[255]}]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe12]
#set_property port_width 1 [get_debug_ports u_ila_2/probe12]
#connect_debug_port u_ila_2/probe12 [get_nets [list int_dac_top/top_dac4_int/syncb_buf]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe13]
#set_property port_width 1 [get_debug_ports u_ila_2/probe13]
#connect_debug_port u_ila_2/probe13 [get_nets [list int_dac_top/top_dac1_int/syncb_buf]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe14]
#set_property port_width 1 [get_debug_ports u_ila_2/probe14]
#connect_debug_port u_ila_2/probe14 [get_nets [list int_dac_top/top_dac2_int/syncb_buf]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe15]
#set_property port_width 1 [get_debug_ports u_ila_2/probe15]
#connect_debug_port u_ila_2/probe15 [get_nets [list int_dac_top/top_dac3_int/syncb_buf]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe16]
#set_property port_width 1 [get_debug_ports u_ila_2/probe16]
#connect_debug_port u_ila_2/probe16 [get_nets [list int_dac_top/top_dac3_int/syncb_logic]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe17]
#set_property port_width 1 [get_debug_ports u_ila_2/probe17]
#connect_debug_port u_ila_2/probe17 [get_nets [list int_dac_top/top_dac4_int/syncb_logic]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe18]
#set_property port_width 1 [get_debug_ports u_ila_2/probe18]
#connect_debug_port u_ila_2/probe18 [get_nets [list int_dac_top/top_dac1_int/syncb_logic]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe19]
#set_property port_width 1 [get_debug_ports u_ila_2/probe19]
#connect_debug_port u_ila_2/probe19 [get_nets [list int_dac_top/top_dac2_int/syncb_logic]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe20]
#set_property port_width 1 [get_debug_ports u_ila_2/probe20]
#connect_debug_port u_ila_2/probe20 [get_nets [list sysref_logic]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe21]
#set_property port_width 1 [get_debug_ports u_ila_2/probe21]
#connect_debug_port u_ila_2/probe21 [get_nets [list sysref_o]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe22]
#set_property port_width 1 [get_debug_ports u_ila_2/probe22]
#connect_debug_port u_ila_2/probe22 [get_nets [list int_dac_top/top_dac1_int/tx_aresetn]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe23]
#set_property port_width 1 [get_debug_ports u_ila_2/probe23]
#connect_debug_port u_ila_2/probe23 [get_nets [list int_dac_top/top_dac3_int/tx_aresetn]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe24]
#set_property port_width 1 [get_debug_ports u_ila_2/probe24]
#connect_debug_port u_ila_2/probe24 [get_nets [list int_dac_top/top_dac2_int/tx_aresetn]]
#create_debug_port u_ila_2 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe25]
#set_property port_width 1 [get_debug_ports u_ila_2/probe25]
#connect_debug_port u_ila_2/probe25 [get_nets [list int_dac_top/top_dac4_int/tx_aresetn]]
#set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
#set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
#set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
#connect_debug_port dbg_hub/clk [get_nets edk_clk]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_clock_module/da_clk_moudle/inst/clk_out2]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {config_done[0]} {config_done[1]}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list int_dac_top/dac_glbl_clk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 4 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txcharisk[0]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txcharisk[1]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txcharisk[2]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txcharisk[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 32 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[0]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[1]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[2]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[3]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[4]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[5]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[6]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[7]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[8]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[9]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[10]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[11]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[12]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[13]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[14]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[15]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[16]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[17]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[18]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[19]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[20]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[21]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[22]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[23]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[24]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[25]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[26]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[27]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[28]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[29]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[30]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt1_txdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 32 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[0]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[1]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[2]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[3]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[4]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[5]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[6]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[7]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[8]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[9]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[10]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[11]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[12]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[13]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[14]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[15]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[16]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[17]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[18]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[19]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[20]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[21]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[22]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[23]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[24]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[25]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[26]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[27]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[28]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[29]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[30]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 4 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txcharisk[0]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txcharisk[1]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txcharisk[2]} {int_dac_top/top_dac1_int/i_jesd204_1_support_block/gt0_txcharisk[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 256 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {int_dac_top/top_dac1_int/tx_tdata[0]} {int_dac_top/top_dac1_int/tx_tdata[1]} {int_dac_top/top_dac1_int/tx_tdata[2]} {int_dac_top/top_dac1_int/tx_tdata[3]} {int_dac_top/top_dac1_int/tx_tdata[4]} {int_dac_top/top_dac1_int/tx_tdata[5]} {int_dac_top/top_dac1_int/tx_tdata[6]} {int_dac_top/top_dac1_int/tx_tdata[7]} {int_dac_top/top_dac1_int/tx_tdata[8]} {int_dac_top/top_dac1_int/tx_tdata[9]} {int_dac_top/top_dac1_int/tx_tdata[10]} {int_dac_top/top_dac1_int/tx_tdata[11]} {int_dac_top/top_dac1_int/tx_tdata[12]} {int_dac_top/top_dac1_int/tx_tdata[13]} {int_dac_top/top_dac1_int/tx_tdata[14]} {int_dac_top/top_dac1_int/tx_tdata[15]} {int_dac_top/top_dac1_int/tx_tdata[16]} {int_dac_top/top_dac1_int/tx_tdata[17]} {int_dac_top/top_dac1_int/tx_tdata[18]} {int_dac_top/top_dac1_int/tx_tdata[19]} {int_dac_top/top_dac1_int/tx_tdata[20]} {int_dac_top/top_dac1_int/tx_tdata[21]} {int_dac_top/top_dac1_int/tx_tdata[22]} {int_dac_top/top_dac1_int/tx_tdata[23]} {int_dac_top/top_dac1_int/tx_tdata[24]} {int_dac_top/top_dac1_int/tx_tdata[25]} {int_dac_top/top_dac1_int/tx_tdata[26]} {int_dac_top/top_dac1_int/tx_tdata[27]} {int_dac_top/top_dac1_int/tx_tdata[28]} {int_dac_top/top_dac1_int/tx_tdata[29]} {int_dac_top/top_dac1_int/tx_tdata[30]} {int_dac_top/top_dac1_int/tx_tdata[31]} {int_dac_top/top_dac1_int/tx_tdata[32]} {int_dac_top/top_dac1_int/tx_tdata[33]} {int_dac_top/top_dac1_int/tx_tdata[34]} {int_dac_top/top_dac1_int/tx_tdata[35]} {int_dac_top/top_dac1_int/tx_tdata[36]} {int_dac_top/top_dac1_int/tx_tdata[37]} {int_dac_top/top_dac1_int/tx_tdata[38]} {int_dac_top/top_dac1_int/tx_tdata[39]} {int_dac_top/top_dac1_int/tx_tdata[40]} {int_dac_top/top_dac1_int/tx_tdata[41]} {int_dac_top/top_dac1_int/tx_tdata[42]} {int_dac_top/top_dac1_int/tx_tdata[43]} {int_dac_top/top_dac1_int/tx_tdata[44]} {int_dac_top/top_dac1_int/tx_tdata[45]} {int_dac_top/top_dac1_int/tx_tdata[46]} {int_dac_top/top_dac1_int/tx_tdata[47]} {int_dac_top/top_dac1_int/tx_tdata[48]} {int_dac_top/top_dac1_int/tx_tdata[49]} {int_dac_top/top_dac1_int/tx_tdata[50]} {int_dac_top/top_dac1_int/tx_tdata[51]} {int_dac_top/top_dac1_int/tx_tdata[52]} {int_dac_top/top_dac1_int/tx_tdata[53]} {int_dac_top/top_dac1_int/tx_tdata[54]} {int_dac_top/top_dac1_int/tx_tdata[55]} {int_dac_top/top_dac1_int/tx_tdata[56]} {int_dac_top/top_dac1_int/tx_tdata[57]} {int_dac_top/top_dac1_int/tx_tdata[58]} {int_dac_top/top_dac1_int/tx_tdata[59]} {int_dac_top/top_dac1_int/tx_tdata[60]} {int_dac_top/top_dac1_int/tx_tdata[61]} {int_dac_top/top_dac1_int/tx_tdata[62]} {int_dac_top/top_dac1_int/tx_tdata[63]} {int_dac_top/top_dac1_int/tx_tdata[64]} {int_dac_top/top_dac1_int/tx_tdata[65]} {int_dac_top/top_dac1_int/tx_tdata[66]} {int_dac_top/top_dac1_int/tx_tdata[67]} {int_dac_top/top_dac1_int/tx_tdata[68]} {int_dac_top/top_dac1_int/tx_tdata[69]} {int_dac_top/top_dac1_int/tx_tdata[70]} {int_dac_top/top_dac1_int/tx_tdata[71]} {int_dac_top/top_dac1_int/tx_tdata[72]} {int_dac_top/top_dac1_int/tx_tdata[73]} {int_dac_top/top_dac1_int/tx_tdata[74]} {int_dac_top/top_dac1_int/tx_tdata[75]} {int_dac_top/top_dac1_int/tx_tdata[76]} {int_dac_top/top_dac1_int/tx_tdata[77]} {int_dac_top/top_dac1_int/tx_tdata[78]} {int_dac_top/top_dac1_int/tx_tdata[79]} {int_dac_top/top_dac1_int/tx_tdata[80]} {int_dac_top/top_dac1_int/tx_tdata[81]} {int_dac_top/top_dac1_int/tx_tdata[82]} {int_dac_top/top_dac1_int/tx_tdata[83]} {int_dac_top/top_dac1_int/tx_tdata[84]} {int_dac_top/top_dac1_int/tx_tdata[85]} {int_dac_top/top_dac1_int/tx_tdata[86]} {int_dac_top/top_dac1_int/tx_tdata[87]} {int_dac_top/top_dac1_int/tx_tdata[88]} {int_dac_top/top_dac1_int/tx_tdata[89]} {int_dac_top/top_dac1_int/tx_tdata[90]} {int_dac_top/top_dac1_int/tx_tdata[91]} {int_dac_top/top_dac1_int/tx_tdata[92]} {int_dac_top/top_dac1_int/tx_tdata[93]} {int_dac_top/top_dac1_int/tx_tdata[94]} {int_dac_top/top_dac1_int/tx_tdata[95]} {int_dac_top/top_dac1_int/tx_tdata[96]} {int_dac_top/top_dac1_int/tx_tdata[97]} {int_dac_top/top_dac1_int/tx_tdata[98]} {int_dac_top/top_dac1_int/tx_tdata[99]} {int_dac_top/top_dac1_int/tx_tdata[100]} {int_dac_top/top_dac1_int/tx_tdata[101]} {int_dac_top/top_dac1_int/tx_tdata[102]} {int_dac_top/top_dac1_int/tx_tdata[103]} {int_dac_top/top_dac1_int/tx_tdata[104]} {int_dac_top/top_dac1_int/tx_tdata[105]} {int_dac_top/top_dac1_int/tx_tdata[106]} {int_dac_top/top_dac1_int/tx_tdata[107]} {int_dac_top/top_dac1_int/tx_tdata[108]} {int_dac_top/top_dac1_int/tx_tdata[109]} {int_dac_top/top_dac1_int/tx_tdata[110]} {int_dac_top/top_dac1_int/tx_tdata[111]} {int_dac_top/top_dac1_int/tx_tdata[112]} {int_dac_top/top_dac1_int/tx_tdata[113]} {int_dac_top/top_dac1_int/tx_tdata[114]} {int_dac_top/top_dac1_int/tx_tdata[115]} {int_dac_top/top_dac1_int/tx_tdata[116]} {int_dac_top/top_dac1_int/tx_tdata[117]} {int_dac_top/top_dac1_int/tx_tdata[118]} {int_dac_top/top_dac1_int/tx_tdata[119]} {int_dac_top/top_dac1_int/tx_tdata[120]} {int_dac_top/top_dac1_int/tx_tdata[121]} {int_dac_top/top_dac1_int/tx_tdata[122]} {int_dac_top/top_dac1_int/tx_tdata[123]} {int_dac_top/top_dac1_int/tx_tdata[124]} {int_dac_top/top_dac1_int/tx_tdata[125]} {int_dac_top/top_dac1_int/tx_tdata[126]} {int_dac_top/top_dac1_int/tx_tdata[127]} {int_dac_top/top_dac1_int/tx_tdata[128]} {int_dac_top/top_dac1_int/tx_tdata[129]} {int_dac_top/top_dac1_int/tx_tdata[130]} {int_dac_top/top_dac1_int/tx_tdata[131]} {int_dac_top/top_dac1_int/tx_tdata[132]} {int_dac_top/top_dac1_int/tx_tdata[133]} {int_dac_top/top_dac1_int/tx_tdata[134]} {int_dac_top/top_dac1_int/tx_tdata[135]} {int_dac_top/top_dac1_int/tx_tdata[136]} {int_dac_top/top_dac1_int/tx_tdata[137]} {int_dac_top/top_dac1_int/tx_tdata[138]} {int_dac_top/top_dac1_int/tx_tdata[139]} {int_dac_top/top_dac1_int/tx_tdata[140]} {int_dac_top/top_dac1_int/tx_tdata[141]} {int_dac_top/top_dac1_int/tx_tdata[142]} {int_dac_top/top_dac1_int/tx_tdata[143]} {int_dac_top/top_dac1_int/tx_tdata[144]} {int_dac_top/top_dac1_int/tx_tdata[145]} {int_dac_top/top_dac1_int/tx_tdata[146]} {int_dac_top/top_dac1_int/tx_tdata[147]} {int_dac_top/top_dac1_int/tx_tdata[148]} {int_dac_top/top_dac1_int/tx_tdata[149]} {int_dac_top/top_dac1_int/tx_tdata[150]} {int_dac_top/top_dac1_int/tx_tdata[151]} {int_dac_top/top_dac1_int/tx_tdata[152]} {int_dac_top/top_dac1_int/tx_tdata[153]} {int_dac_top/top_dac1_int/tx_tdata[154]} {int_dac_top/top_dac1_int/tx_tdata[155]} {int_dac_top/top_dac1_int/tx_tdata[156]} {int_dac_top/top_dac1_int/tx_tdata[157]} {int_dac_top/top_dac1_int/tx_tdata[158]} {int_dac_top/top_dac1_int/tx_tdata[159]} {int_dac_top/top_dac1_int/tx_tdata[160]} {int_dac_top/top_dac1_int/tx_tdata[161]} {int_dac_top/top_dac1_int/tx_tdata[162]} {int_dac_top/top_dac1_int/tx_tdata[163]} {int_dac_top/top_dac1_int/tx_tdata[164]} {int_dac_top/top_dac1_int/tx_tdata[165]} {int_dac_top/top_dac1_int/tx_tdata[166]} {int_dac_top/top_dac1_int/tx_tdata[167]} {int_dac_top/top_dac1_int/tx_tdata[168]} {int_dac_top/top_dac1_int/tx_tdata[169]} {int_dac_top/top_dac1_int/tx_tdata[170]} {int_dac_top/top_dac1_int/tx_tdata[171]} {int_dac_top/top_dac1_int/tx_tdata[172]} {int_dac_top/top_dac1_int/tx_tdata[173]} {int_dac_top/top_dac1_int/tx_tdata[174]} {int_dac_top/top_dac1_int/tx_tdata[175]} {int_dac_top/top_dac1_int/tx_tdata[176]} {int_dac_top/top_dac1_int/tx_tdata[177]} {int_dac_top/top_dac1_int/tx_tdata[178]} {int_dac_top/top_dac1_int/tx_tdata[179]} {int_dac_top/top_dac1_int/tx_tdata[180]} {int_dac_top/top_dac1_int/tx_tdata[181]} {int_dac_top/top_dac1_int/tx_tdata[182]} {int_dac_top/top_dac1_int/tx_tdata[183]} {int_dac_top/top_dac1_int/tx_tdata[184]} {int_dac_top/top_dac1_int/tx_tdata[185]} {int_dac_top/top_dac1_int/tx_tdata[186]} {int_dac_top/top_dac1_int/tx_tdata[187]} {int_dac_top/top_dac1_int/tx_tdata[188]} {int_dac_top/top_dac1_int/tx_tdata[189]} {int_dac_top/top_dac1_int/tx_tdata[190]} {int_dac_top/top_dac1_int/tx_tdata[191]} {int_dac_top/top_dac1_int/tx_tdata[192]} {int_dac_top/top_dac1_int/tx_tdata[193]} {int_dac_top/top_dac1_int/tx_tdata[194]} {int_dac_top/top_dac1_int/tx_tdata[195]} {int_dac_top/top_dac1_int/tx_tdata[196]} {int_dac_top/top_dac1_int/tx_tdata[197]} {int_dac_top/top_dac1_int/tx_tdata[198]} {int_dac_top/top_dac1_int/tx_tdata[199]} {int_dac_top/top_dac1_int/tx_tdata[200]} {int_dac_top/top_dac1_int/tx_tdata[201]} {int_dac_top/top_dac1_int/tx_tdata[202]} {int_dac_top/top_dac1_int/tx_tdata[203]} {int_dac_top/top_dac1_int/tx_tdata[204]} {int_dac_top/top_dac1_int/tx_tdata[205]} {int_dac_top/top_dac1_int/tx_tdata[206]} {int_dac_top/top_dac1_int/tx_tdata[207]} {int_dac_top/top_dac1_int/tx_tdata[208]} {int_dac_top/top_dac1_int/tx_tdata[209]} {int_dac_top/top_dac1_int/tx_tdata[210]} {int_dac_top/top_dac1_int/tx_tdata[211]} {int_dac_top/top_dac1_int/tx_tdata[212]} {int_dac_top/top_dac1_int/tx_tdata[213]} {int_dac_top/top_dac1_int/tx_tdata[214]} {int_dac_top/top_dac1_int/tx_tdata[215]} {int_dac_top/top_dac1_int/tx_tdata[216]} {int_dac_top/top_dac1_int/tx_tdata[217]} {int_dac_top/top_dac1_int/tx_tdata[218]} {int_dac_top/top_dac1_int/tx_tdata[219]} {int_dac_top/top_dac1_int/tx_tdata[220]} {int_dac_top/top_dac1_int/tx_tdata[221]} {int_dac_top/top_dac1_int/tx_tdata[222]} {int_dac_top/top_dac1_int/tx_tdata[223]} {int_dac_top/top_dac1_int/tx_tdata[224]} {int_dac_top/top_dac1_int/tx_tdata[225]} {int_dac_top/top_dac1_int/tx_tdata[226]} {int_dac_top/top_dac1_int/tx_tdata[227]} {int_dac_top/top_dac1_int/tx_tdata[228]} {int_dac_top/top_dac1_int/tx_tdata[229]} {int_dac_top/top_dac1_int/tx_tdata[230]} {int_dac_top/top_dac1_int/tx_tdata[231]} {int_dac_top/top_dac1_int/tx_tdata[232]} {int_dac_top/top_dac1_int/tx_tdata[233]} {int_dac_top/top_dac1_int/tx_tdata[234]} {int_dac_top/top_dac1_int/tx_tdata[235]} {int_dac_top/top_dac1_int/tx_tdata[236]} {int_dac_top/top_dac1_int/tx_tdata[237]} {int_dac_top/top_dac1_int/tx_tdata[238]} {int_dac_top/top_dac1_int/tx_tdata[239]} {int_dac_top/top_dac1_int/tx_tdata[240]} {int_dac_top/top_dac1_int/tx_tdata[241]} {int_dac_top/top_dac1_int/tx_tdata[242]} {int_dac_top/top_dac1_int/tx_tdata[243]} {int_dac_top/top_dac1_int/tx_tdata[244]} {int_dac_top/top_dac1_int/tx_tdata[245]} {int_dac_top/top_dac1_int/tx_tdata[246]} {int_dac_top/top_dac1_int/tx_tdata[247]} {int_dac_top/top_dac1_int/tx_tdata[248]} {int_dac_top/top_dac1_int/tx_tdata[249]} {int_dac_top/top_dac1_int/tx_tdata[250]} {int_dac_top/top_dac1_int/tx_tdata[251]} {int_dac_top/top_dac1_int/tx_tdata[252]} {int_dac_top/top_dac1_int/tx_tdata[253]} {int_dac_top/top_dac1_int/tx_tdata[254]} {int_dac_top/top_dac1_int/tx_tdata[255]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 4 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txcharisk[0]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txcharisk[1]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txcharisk[2]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txcharisk[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 32 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[0]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[1]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[2]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[3]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[4]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[5]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[6]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[7]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[8]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[9]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[10]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[11]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[12]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[13]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[14]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[15]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[16]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[17]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[18]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[19]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[20]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[21]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[22]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[23]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[24]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[25]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[26]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[27]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[28]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[29]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[30]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt1_txdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 4 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txcharisk[0]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txcharisk[1]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txcharisk[2]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txcharisk[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
set_property port_width 32 [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[0]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[1]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[2]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[3]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[4]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[5]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[6]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[7]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[8]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[9]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[10]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[11]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[12]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[13]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[14]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[15]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[16]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[17]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[18]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[19]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[20]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[21]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[22]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[23]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[24]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[25]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[26]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[27]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[28]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[29]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[30]} {int_dac_top/top_dac3_int/i_jesd204_1_support_block/gt0_txdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
set_property port_width 256 [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {int_dac_top/top_dac3_int/tx_tdata[0]} {int_dac_top/top_dac3_int/tx_tdata[1]} {int_dac_top/top_dac3_int/tx_tdata[2]} {int_dac_top/top_dac3_int/tx_tdata[3]} {int_dac_top/top_dac3_int/tx_tdata[4]} {int_dac_top/top_dac3_int/tx_tdata[5]} {int_dac_top/top_dac3_int/tx_tdata[6]} {int_dac_top/top_dac3_int/tx_tdata[7]} {int_dac_top/top_dac3_int/tx_tdata[8]} {int_dac_top/top_dac3_int/tx_tdata[9]} {int_dac_top/top_dac3_int/tx_tdata[10]} {int_dac_top/top_dac3_int/tx_tdata[11]} {int_dac_top/top_dac3_int/tx_tdata[12]} {int_dac_top/top_dac3_int/tx_tdata[13]} {int_dac_top/top_dac3_int/tx_tdata[14]} {int_dac_top/top_dac3_int/tx_tdata[15]} {int_dac_top/top_dac3_int/tx_tdata[16]} {int_dac_top/top_dac3_int/tx_tdata[17]} {int_dac_top/top_dac3_int/tx_tdata[18]} {int_dac_top/top_dac3_int/tx_tdata[19]} {int_dac_top/top_dac3_int/tx_tdata[20]} {int_dac_top/top_dac3_int/tx_tdata[21]} {int_dac_top/top_dac3_int/tx_tdata[22]} {int_dac_top/top_dac3_int/tx_tdata[23]} {int_dac_top/top_dac3_int/tx_tdata[24]} {int_dac_top/top_dac3_int/tx_tdata[25]} {int_dac_top/top_dac3_int/tx_tdata[26]} {int_dac_top/top_dac3_int/tx_tdata[27]} {int_dac_top/top_dac3_int/tx_tdata[28]} {int_dac_top/top_dac3_int/tx_tdata[29]} {int_dac_top/top_dac3_int/tx_tdata[30]} {int_dac_top/top_dac3_int/tx_tdata[31]} {int_dac_top/top_dac3_int/tx_tdata[32]} {int_dac_top/top_dac3_int/tx_tdata[33]} {int_dac_top/top_dac3_int/tx_tdata[34]} {int_dac_top/top_dac3_int/tx_tdata[35]} {int_dac_top/top_dac3_int/tx_tdata[36]} {int_dac_top/top_dac3_int/tx_tdata[37]} {int_dac_top/top_dac3_int/tx_tdata[38]} {int_dac_top/top_dac3_int/tx_tdata[39]} {int_dac_top/top_dac3_int/tx_tdata[40]} {int_dac_top/top_dac3_int/tx_tdata[41]} {int_dac_top/top_dac3_int/tx_tdata[42]} {int_dac_top/top_dac3_int/tx_tdata[43]} {int_dac_top/top_dac3_int/tx_tdata[44]} {int_dac_top/top_dac3_int/tx_tdata[45]} {int_dac_top/top_dac3_int/tx_tdata[46]} {int_dac_top/top_dac3_int/tx_tdata[47]} {int_dac_top/top_dac3_int/tx_tdata[48]} {int_dac_top/top_dac3_int/tx_tdata[49]} {int_dac_top/top_dac3_int/tx_tdata[50]} {int_dac_top/top_dac3_int/tx_tdata[51]} {int_dac_top/top_dac3_int/tx_tdata[52]} {int_dac_top/top_dac3_int/tx_tdata[53]} {int_dac_top/top_dac3_int/tx_tdata[54]} {int_dac_top/top_dac3_int/tx_tdata[55]} {int_dac_top/top_dac3_int/tx_tdata[56]} {int_dac_top/top_dac3_int/tx_tdata[57]} {int_dac_top/top_dac3_int/tx_tdata[58]} {int_dac_top/top_dac3_int/tx_tdata[59]} {int_dac_top/top_dac3_int/tx_tdata[60]} {int_dac_top/top_dac3_int/tx_tdata[61]} {int_dac_top/top_dac3_int/tx_tdata[62]} {int_dac_top/top_dac3_int/tx_tdata[63]} {int_dac_top/top_dac3_int/tx_tdata[64]} {int_dac_top/top_dac3_int/tx_tdata[65]} {int_dac_top/top_dac3_int/tx_tdata[66]} {int_dac_top/top_dac3_int/tx_tdata[67]} {int_dac_top/top_dac3_int/tx_tdata[68]} {int_dac_top/top_dac3_int/tx_tdata[69]} {int_dac_top/top_dac3_int/tx_tdata[70]} {int_dac_top/top_dac3_int/tx_tdata[71]} {int_dac_top/top_dac3_int/tx_tdata[72]} {int_dac_top/top_dac3_int/tx_tdata[73]} {int_dac_top/top_dac3_int/tx_tdata[74]} {int_dac_top/top_dac3_int/tx_tdata[75]} {int_dac_top/top_dac3_int/tx_tdata[76]} {int_dac_top/top_dac3_int/tx_tdata[77]} {int_dac_top/top_dac3_int/tx_tdata[78]} {int_dac_top/top_dac3_int/tx_tdata[79]} {int_dac_top/top_dac3_int/tx_tdata[80]} {int_dac_top/top_dac3_int/tx_tdata[81]} {int_dac_top/top_dac3_int/tx_tdata[82]} {int_dac_top/top_dac3_int/tx_tdata[83]} {int_dac_top/top_dac3_int/tx_tdata[84]} {int_dac_top/top_dac3_int/tx_tdata[85]} {int_dac_top/top_dac3_int/tx_tdata[86]} {int_dac_top/top_dac3_int/tx_tdata[87]} {int_dac_top/top_dac3_int/tx_tdata[88]} {int_dac_top/top_dac3_int/tx_tdata[89]} {int_dac_top/top_dac3_int/tx_tdata[90]} {int_dac_top/top_dac3_int/tx_tdata[91]} {int_dac_top/top_dac3_int/tx_tdata[92]} {int_dac_top/top_dac3_int/tx_tdata[93]} {int_dac_top/top_dac3_int/tx_tdata[94]} {int_dac_top/top_dac3_int/tx_tdata[95]} {int_dac_top/top_dac3_int/tx_tdata[96]} {int_dac_top/top_dac3_int/tx_tdata[97]} {int_dac_top/top_dac3_int/tx_tdata[98]} {int_dac_top/top_dac3_int/tx_tdata[99]} {int_dac_top/top_dac3_int/tx_tdata[100]} {int_dac_top/top_dac3_int/tx_tdata[101]} {int_dac_top/top_dac3_int/tx_tdata[102]} {int_dac_top/top_dac3_int/tx_tdata[103]} {int_dac_top/top_dac3_int/tx_tdata[104]} {int_dac_top/top_dac3_int/tx_tdata[105]} {int_dac_top/top_dac3_int/tx_tdata[106]} {int_dac_top/top_dac3_int/tx_tdata[107]} {int_dac_top/top_dac3_int/tx_tdata[108]} {int_dac_top/top_dac3_int/tx_tdata[109]} {int_dac_top/top_dac3_int/tx_tdata[110]} {int_dac_top/top_dac3_int/tx_tdata[111]} {int_dac_top/top_dac3_int/tx_tdata[112]} {int_dac_top/top_dac3_int/tx_tdata[113]} {int_dac_top/top_dac3_int/tx_tdata[114]} {int_dac_top/top_dac3_int/tx_tdata[115]} {int_dac_top/top_dac3_int/tx_tdata[116]} {int_dac_top/top_dac3_int/tx_tdata[117]} {int_dac_top/top_dac3_int/tx_tdata[118]} {int_dac_top/top_dac3_int/tx_tdata[119]} {int_dac_top/top_dac3_int/tx_tdata[120]} {int_dac_top/top_dac3_int/tx_tdata[121]} {int_dac_top/top_dac3_int/tx_tdata[122]} {int_dac_top/top_dac3_int/tx_tdata[123]} {int_dac_top/top_dac3_int/tx_tdata[124]} {int_dac_top/top_dac3_int/tx_tdata[125]} {int_dac_top/top_dac3_int/tx_tdata[126]} {int_dac_top/top_dac3_int/tx_tdata[127]} {int_dac_top/top_dac3_int/tx_tdata[128]} {int_dac_top/top_dac3_int/tx_tdata[129]} {int_dac_top/top_dac3_int/tx_tdata[130]} {int_dac_top/top_dac3_int/tx_tdata[131]} {int_dac_top/top_dac3_int/tx_tdata[132]} {int_dac_top/top_dac3_int/tx_tdata[133]} {int_dac_top/top_dac3_int/tx_tdata[134]} {int_dac_top/top_dac3_int/tx_tdata[135]} {int_dac_top/top_dac3_int/tx_tdata[136]} {int_dac_top/top_dac3_int/tx_tdata[137]} {int_dac_top/top_dac3_int/tx_tdata[138]} {int_dac_top/top_dac3_int/tx_tdata[139]} {int_dac_top/top_dac3_int/tx_tdata[140]} {int_dac_top/top_dac3_int/tx_tdata[141]} {int_dac_top/top_dac3_int/tx_tdata[142]} {int_dac_top/top_dac3_int/tx_tdata[143]} {int_dac_top/top_dac3_int/tx_tdata[144]} {int_dac_top/top_dac3_int/tx_tdata[145]} {int_dac_top/top_dac3_int/tx_tdata[146]} {int_dac_top/top_dac3_int/tx_tdata[147]} {int_dac_top/top_dac3_int/tx_tdata[148]} {int_dac_top/top_dac3_int/tx_tdata[149]} {int_dac_top/top_dac3_int/tx_tdata[150]} {int_dac_top/top_dac3_int/tx_tdata[151]} {int_dac_top/top_dac3_int/tx_tdata[152]} {int_dac_top/top_dac3_int/tx_tdata[153]} {int_dac_top/top_dac3_int/tx_tdata[154]} {int_dac_top/top_dac3_int/tx_tdata[155]} {int_dac_top/top_dac3_int/tx_tdata[156]} {int_dac_top/top_dac3_int/tx_tdata[157]} {int_dac_top/top_dac3_int/tx_tdata[158]} {int_dac_top/top_dac3_int/tx_tdata[159]} {int_dac_top/top_dac3_int/tx_tdata[160]} {int_dac_top/top_dac3_int/tx_tdata[161]} {int_dac_top/top_dac3_int/tx_tdata[162]} {int_dac_top/top_dac3_int/tx_tdata[163]} {int_dac_top/top_dac3_int/tx_tdata[164]} {int_dac_top/top_dac3_int/tx_tdata[165]} {int_dac_top/top_dac3_int/tx_tdata[166]} {int_dac_top/top_dac3_int/tx_tdata[167]} {int_dac_top/top_dac3_int/tx_tdata[168]} {int_dac_top/top_dac3_int/tx_tdata[169]} {int_dac_top/top_dac3_int/tx_tdata[170]} {int_dac_top/top_dac3_int/tx_tdata[171]} {int_dac_top/top_dac3_int/tx_tdata[172]} {int_dac_top/top_dac3_int/tx_tdata[173]} {int_dac_top/top_dac3_int/tx_tdata[174]} {int_dac_top/top_dac3_int/tx_tdata[175]} {int_dac_top/top_dac3_int/tx_tdata[176]} {int_dac_top/top_dac3_int/tx_tdata[177]} {int_dac_top/top_dac3_int/tx_tdata[178]} {int_dac_top/top_dac3_int/tx_tdata[179]} {int_dac_top/top_dac3_int/tx_tdata[180]} {int_dac_top/top_dac3_int/tx_tdata[181]} {int_dac_top/top_dac3_int/tx_tdata[182]} {int_dac_top/top_dac3_int/tx_tdata[183]} {int_dac_top/top_dac3_int/tx_tdata[184]} {int_dac_top/top_dac3_int/tx_tdata[185]} {int_dac_top/top_dac3_int/tx_tdata[186]} {int_dac_top/top_dac3_int/tx_tdata[187]} {int_dac_top/top_dac3_int/tx_tdata[188]} {int_dac_top/top_dac3_int/tx_tdata[189]} {int_dac_top/top_dac3_int/tx_tdata[190]} {int_dac_top/top_dac3_int/tx_tdata[191]} {int_dac_top/top_dac3_int/tx_tdata[192]} {int_dac_top/top_dac3_int/tx_tdata[193]} {int_dac_top/top_dac3_int/tx_tdata[194]} {int_dac_top/top_dac3_int/tx_tdata[195]} {int_dac_top/top_dac3_int/tx_tdata[196]} {int_dac_top/top_dac3_int/tx_tdata[197]} {int_dac_top/top_dac3_int/tx_tdata[198]} {int_dac_top/top_dac3_int/tx_tdata[199]} {int_dac_top/top_dac3_int/tx_tdata[200]} {int_dac_top/top_dac3_int/tx_tdata[201]} {int_dac_top/top_dac3_int/tx_tdata[202]} {int_dac_top/top_dac3_int/tx_tdata[203]} {int_dac_top/top_dac3_int/tx_tdata[204]} {int_dac_top/top_dac3_int/tx_tdata[205]} {int_dac_top/top_dac3_int/tx_tdata[206]} {int_dac_top/top_dac3_int/tx_tdata[207]} {int_dac_top/top_dac3_int/tx_tdata[208]} {int_dac_top/top_dac3_int/tx_tdata[209]} {int_dac_top/top_dac3_int/tx_tdata[210]} {int_dac_top/top_dac3_int/tx_tdata[211]} {int_dac_top/top_dac3_int/tx_tdata[212]} {int_dac_top/top_dac3_int/tx_tdata[213]} {int_dac_top/top_dac3_int/tx_tdata[214]} {int_dac_top/top_dac3_int/tx_tdata[215]} {int_dac_top/top_dac3_int/tx_tdata[216]} {int_dac_top/top_dac3_int/tx_tdata[217]} {int_dac_top/top_dac3_int/tx_tdata[218]} {int_dac_top/top_dac3_int/tx_tdata[219]} {int_dac_top/top_dac3_int/tx_tdata[220]} {int_dac_top/top_dac3_int/tx_tdata[221]} {int_dac_top/top_dac3_int/tx_tdata[222]} {int_dac_top/top_dac3_int/tx_tdata[223]} {int_dac_top/top_dac3_int/tx_tdata[224]} {int_dac_top/top_dac3_int/tx_tdata[225]} {int_dac_top/top_dac3_int/tx_tdata[226]} {int_dac_top/top_dac3_int/tx_tdata[227]} {int_dac_top/top_dac3_int/tx_tdata[228]} {int_dac_top/top_dac3_int/tx_tdata[229]} {int_dac_top/top_dac3_int/tx_tdata[230]} {int_dac_top/top_dac3_int/tx_tdata[231]} {int_dac_top/top_dac3_int/tx_tdata[232]} {int_dac_top/top_dac3_int/tx_tdata[233]} {int_dac_top/top_dac3_int/tx_tdata[234]} {int_dac_top/top_dac3_int/tx_tdata[235]} {int_dac_top/top_dac3_int/tx_tdata[236]} {int_dac_top/top_dac3_int/tx_tdata[237]} {int_dac_top/top_dac3_int/tx_tdata[238]} {int_dac_top/top_dac3_int/tx_tdata[239]} {int_dac_top/top_dac3_int/tx_tdata[240]} {int_dac_top/top_dac3_int/tx_tdata[241]} {int_dac_top/top_dac3_int/tx_tdata[242]} {int_dac_top/top_dac3_int/tx_tdata[243]} {int_dac_top/top_dac3_int/tx_tdata[244]} {int_dac_top/top_dac3_int/tx_tdata[245]} {int_dac_top/top_dac3_int/tx_tdata[246]} {int_dac_top/top_dac3_int/tx_tdata[247]} {int_dac_top/top_dac3_int/tx_tdata[248]} {int_dac_top/top_dac3_int/tx_tdata[249]} {int_dac_top/top_dac3_int/tx_tdata[250]} {int_dac_top/top_dac3_int/tx_tdata[251]} {int_dac_top/top_dac3_int/tx_tdata[252]} {int_dac_top/top_dac3_int/tx_tdata[253]} {int_dac_top/top_dac3_int/tx_tdata[254]} {int_dac_top/top_dac3_int/tx_tdata[255]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
set_property port_width 4 [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txcharisk[0]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txcharisk[1]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txcharisk[2]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txcharisk[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
set_property port_width 32 [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[0]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[1]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[2]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[3]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[4]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[5]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[6]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[7]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[8]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[9]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[10]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[11]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[12]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[13]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[14]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[15]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[16]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[17]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[18]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[19]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[20]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[21]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[22]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[23]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[24]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[25]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[26]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[27]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[28]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[29]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[30]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt0_txdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
set_property port_width 32 [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[0]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[1]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[2]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[3]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[4]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[5]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[6]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[7]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[8]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[9]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[10]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[11]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[12]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[13]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[14]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[15]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[16]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[17]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[18]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[19]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[20]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[21]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[22]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[23]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[24]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[25]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[26]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[27]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[28]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[29]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[30]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
set_property port_width 4 [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txcharisk[0]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txcharisk[1]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txcharisk[2]} {int_dac_top/top_dac4_int/i_jesd204_1_support_block/gt1_txcharisk[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
set_property port_width 256 [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list {int_dac_top/top_dac4_int/tx_tdata[0]} {int_dac_top/top_dac4_int/tx_tdata[1]} {int_dac_top/top_dac4_int/tx_tdata[2]} {int_dac_top/top_dac4_int/tx_tdata[3]} {int_dac_top/top_dac4_int/tx_tdata[4]} {int_dac_top/top_dac4_int/tx_tdata[5]} {int_dac_top/top_dac4_int/tx_tdata[6]} {int_dac_top/top_dac4_int/tx_tdata[7]} {int_dac_top/top_dac4_int/tx_tdata[8]} {int_dac_top/top_dac4_int/tx_tdata[9]} {int_dac_top/top_dac4_int/tx_tdata[10]} {int_dac_top/top_dac4_int/tx_tdata[11]} {int_dac_top/top_dac4_int/tx_tdata[12]} {int_dac_top/top_dac4_int/tx_tdata[13]} {int_dac_top/top_dac4_int/tx_tdata[14]} {int_dac_top/top_dac4_int/tx_tdata[15]} {int_dac_top/top_dac4_int/tx_tdata[16]} {int_dac_top/top_dac4_int/tx_tdata[17]} {int_dac_top/top_dac4_int/tx_tdata[18]} {int_dac_top/top_dac4_int/tx_tdata[19]} {int_dac_top/top_dac4_int/tx_tdata[20]} {int_dac_top/top_dac4_int/tx_tdata[21]} {int_dac_top/top_dac4_int/tx_tdata[22]} {int_dac_top/top_dac4_int/tx_tdata[23]} {int_dac_top/top_dac4_int/tx_tdata[24]} {int_dac_top/top_dac4_int/tx_tdata[25]} {int_dac_top/top_dac4_int/tx_tdata[26]} {int_dac_top/top_dac4_int/tx_tdata[27]} {int_dac_top/top_dac4_int/tx_tdata[28]} {int_dac_top/top_dac4_int/tx_tdata[29]} {int_dac_top/top_dac4_int/tx_tdata[30]} {int_dac_top/top_dac4_int/tx_tdata[31]} {int_dac_top/top_dac4_int/tx_tdata[32]} {int_dac_top/top_dac4_int/tx_tdata[33]} {int_dac_top/top_dac4_int/tx_tdata[34]} {int_dac_top/top_dac4_int/tx_tdata[35]} {int_dac_top/top_dac4_int/tx_tdata[36]} {int_dac_top/top_dac4_int/tx_tdata[37]} {int_dac_top/top_dac4_int/tx_tdata[38]} {int_dac_top/top_dac4_int/tx_tdata[39]} {int_dac_top/top_dac4_int/tx_tdata[40]} {int_dac_top/top_dac4_int/tx_tdata[41]} {int_dac_top/top_dac4_int/tx_tdata[42]} {int_dac_top/top_dac4_int/tx_tdata[43]} {int_dac_top/top_dac4_int/tx_tdata[44]} {int_dac_top/top_dac4_int/tx_tdata[45]} {int_dac_top/top_dac4_int/tx_tdata[46]} {int_dac_top/top_dac4_int/tx_tdata[47]} {int_dac_top/top_dac4_int/tx_tdata[48]} {int_dac_top/top_dac4_int/tx_tdata[49]} {int_dac_top/top_dac4_int/tx_tdata[50]} {int_dac_top/top_dac4_int/tx_tdata[51]} {int_dac_top/top_dac4_int/tx_tdata[52]} {int_dac_top/top_dac4_int/tx_tdata[53]} {int_dac_top/top_dac4_int/tx_tdata[54]} {int_dac_top/top_dac4_int/tx_tdata[55]} {int_dac_top/top_dac4_int/tx_tdata[56]} {int_dac_top/top_dac4_int/tx_tdata[57]} {int_dac_top/top_dac4_int/tx_tdata[58]} {int_dac_top/top_dac4_int/tx_tdata[59]} {int_dac_top/top_dac4_int/tx_tdata[60]} {int_dac_top/top_dac4_int/tx_tdata[61]} {int_dac_top/top_dac4_int/tx_tdata[62]} {int_dac_top/top_dac4_int/tx_tdata[63]} {int_dac_top/top_dac4_int/tx_tdata[64]} {int_dac_top/top_dac4_int/tx_tdata[65]} {int_dac_top/top_dac4_int/tx_tdata[66]} {int_dac_top/top_dac4_int/tx_tdata[67]} {int_dac_top/top_dac4_int/tx_tdata[68]} {int_dac_top/top_dac4_int/tx_tdata[69]} {int_dac_top/top_dac4_int/tx_tdata[70]} {int_dac_top/top_dac4_int/tx_tdata[71]} {int_dac_top/top_dac4_int/tx_tdata[72]} {int_dac_top/top_dac4_int/tx_tdata[73]} {int_dac_top/top_dac4_int/tx_tdata[74]} {int_dac_top/top_dac4_int/tx_tdata[75]} {int_dac_top/top_dac4_int/tx_tdata[76]} {int_dac_top/top_dac4_int/tx_tdata[77]} {int_dac_top/top_dac4_int/tx_tdata[78]} {int_dac_top/top_dac4_int/tx_tdata[79]} {int_dac_top/top_dac4_int/tx_tdata[80]} {int_dac_top/top_dac4_int/tx_tdata[81]} {int_dac_top/top_dac4_int/tx_tdata[82]} {int_dac_top/top_dac4_int/tx_tdata[83]} {int_dac_top/top_dac4_int/tx_tdata[84]} {int_dac_top/top_dac4_int/tx_tdata[85]} {int_dac_top/top_dac4_int/tx_tdata[86]} {int_dac_top/top_dac4_int/tx_tdata[87]} {int_dac_top/top_dac4_int/tx_tdata[88]} {int_dac_top/top_dac4_int/tx_tdata[89]} {int_dac_top/top_dac4_int/tx_tdata[90]} {int_dac_top/top_dac4_int/tx_tdata[91]} {int_dac_top/top_dac4_int/tx_tdata[92]} {int_dac_top/top_dac4_int/tx_tdata[93]} {int_dac_top/top_dac4_int/tx_tdata[94]} {int_dac_top/top_dac4_int/tx_tdata[95]} {int_dac_top/top_dac4_int/tx_tdata[96]} {int_dac_top/top_dac4_int/tx_tdata[97]} {int_dac_top/top_dac4_int/tx_tdata[98]} {int_dac_top/top_dac4_int/tx_tdata[99]} {int_dac_top/top_dac4_int/tx_tdata[100]} {int_dac_top/top_dac4_int/tx_tdata[101]} {int_dac_top/top_dac4_int/tx_tdata[102]} {int_dac_top/top_dac4_int/tx_tdata[103]} {int_dac_top/top_dac4_int/tx_tdata[104]} {int_dac_top/top_dac4_int/tx_tdata[105]} {int_dac_top/top_dac4_int/tx_tdata[106]} {int_dac_top/top_dac4_int/tx_tdata[107]} {int_dac_top/top_dac4_int/tx_tdata[108]} {int_dac_top/top_dac4_int/tx_tdata[109]} {int_dac_top/top_dac4_int/tx_tdata[110]} {int_dac_top/top_dac4_int/tx_tdata[111]} {int_dac_top/top_dac4_int/tx_tdata[112]} {int_dac_top/top_dac4_int/tx_tdata[113]} {int_dac_top/top_dac4_int/tx_tdata[114]} {int_dac_top/top_dac4_int/tx_tdata[115]} {int_dac_top/top_dac4_int/tx_tdata[116]} {int_dac_top/top_dac4_int/tx_tdata[117]} {int_dac_top/top_dac4_int/tx_tdata[118]} {int_dac_top/top_dac4_int/tx_tdata[119]} {int_dac_top/top_dac4_int/tx_tdata[120]} {int_dac_top/top_dac4_int/tx_tdata[121]} {int_dac_top/top_dac4_int/tx_tdata[122]} {int_dac_top/top_dac4_int/tx_tdata[123]} {int_dac_top/top_dac4_int/tx_tdata[124]} {int_dac_top/top_dac4_int/tx_tdata[125]} {int_dac_top/top_dac4_int/tx_tdata[126]} {int_dac_top/top_dac4_int/tx_tdata[127]} {int_dac_top/top_dac4_int/tx_tdata[128]} {int_dac_top/top_dac4_int/tx_tdata[129]} {int_dac_top/top_dac4_int/tx_tdata[130]} {int_dac_top/top_dac4_int/tx_tdata[131]} {int_dac_top/top_dac4_int/tx_tdata[132]} {int_dac_top/top_dac4_int/tx_tdata[133]} {int_dac_top/top_dac4_int/tx_tdata[134]} {int_dac_top/top_dac4_int/tx_tdata[135]} {int_dac_top/top_dac4_int/tx_tdata[136]} {int_dac_top/top_dac4_int/tx_tdata[137]} {int_dac_top/top_dac4_int/tx_tdata[138]} {int_dac_top/top_dac4_int/tx_tdata[139]} {int_dac_top/top_dac4_int/tx_tdata[140]} {int_dac_top/top_dac4_int/tx_tdata[141]} {int_dac_top/top_dac4_int/tx_tdata[142]} {int_dac_top/top_dac4_int/tx_tdata[143]} {int_dac_top/top_dac4_int/tx_tdata[144]} {int_dac_top/top_dac4_int/tx_tdata[145]} {int_dac_top/top_dac4_int/tx_tdata[146]} {int_dac_top/top_dac4_int/tx_tdata[147]} {int_dac_top/top_dac4_int/tx_tdata[148]} {int_dac_top/top_dac4_int/tx_tdata[149]} {int_dac_top/top_dac4_int/tx_tdata[150]} {int_dac_top/top_dac4_int/tx_tdata[151]} {int_dac_top/top_dac4_int/tx_tdata[152]} {int_dac_top/top_dac4_int/tx_tdata[153]} {int_dac_top/top_dac4_int/tx_tdata[154]} {int_dac_top/top_dac4_int/tx_tdata[155]} {int_dac_top/top_dac4_int/tx_tdata[156]} {int_dac_top/top_dac4_int/tx_tdata[157]} {int_dac_top/top_dac4_int/tx_tdata[158]} {int_dac_top/top_dac4_int/tx_tdata[159]} {int_dac_top/top_dac4_int/tx_tdata[160]} {int_dac_top/top_dac4_int/tx_tdata[161]} {int_dac_top/top_dac4_int/tx_tdata[162]} {int_dac_top/top_dac4_int/tx_tdata[163]} {int_dac_top/top_dac4_int/tx_tdata[164]} {int_dac_top/top_dac4_int/tx_tdata[165]} {int_dac_top/top_dac4_int/tx_tdata[166]} {int_dac_top/top_dac4_int/tx_tdata[167]} {int_dac_top/top_dac4_int/tx_tdata[168]} {int_dac_top/top_dac4_int/tx_tdata[169]} {int_dac_top/top_dac4_int/tx_tdata[170]} {int_dac_top/top_dac4_int/tx_tdata[171]} {int_dac_top/top_dac4_int/tx_tdata[172]} {int_dac_top/top_dac4_int/tx_tdata[173]} {int_dac_top/top_dac4_int/tx_tdata[174]} {int_dac_top/top_dac4_int/tx_tdata[175]} {int_dac_top/top_dac4_int/tx_tdata[176]} {int_dac_top/top_dac4_int/tx_tdata[177]} {int_dac_top/top_dac4_int/tx_tdata[178]} {int_dac_top/top_dac4_int/tx_tdata[179]} {int_dac_top/top_dac4_int/tx_tdata[180]} {int_dac_top/top_dac4_int/tx_tdata[181]} {int_dac_top/top_dac4_int/tx_tdata[182]} {int_dac_top/top_dac4_int/tx_tdata[183]} {int_dac_top/top_dac4_int/tx_tdata[184]} {int_dac_top/top_dac4_int/tx_tdata[185]} {int_dac_top/top_dac4_int/tx_tdata[186]} {int_dac_top/top_dac4_int/tx_tdata[187]} {int_dac_top/top_dac4_int/tx_tdata[188]} {int_dac_top/top_dac4_int/tx_tdata[189]} {int_dac_top/top_dac4_int/tx_tdata[190]} {int_dac_top/top_dac4_int/tx_tdata[191]} {int_dac_top/top_dac4_int/tx_tdata[192]} {int_dac_top/top_dac4_int/tx_tdata[193]} {int_dac_top/top_dac4_int/tx_tdata[194]} {int_dac_top/top_dac4_int/tx_tdata[195]} {int_dac_top/top_dac4_int/tx_tdata[196]} {int_dac_top/top_dac4_int/tx_tdata[197]} {int_dac_top/top_dac4_int/tx_tdata[198]} {int_dac_top/top_dac4_int/tx_tdata[199]} {int_dac_top/top_dac4_int/tx_tdata[200]} {int_dac_top/top_dac4_int/tx_tdata[201]} {int_dac_top/top_dac4_int/tx_tdata[202]} {int_dac_top/top_dac4_int/tx_tdata[203]} {int_dac_top/top_dac4_int/tx_tdata[204]} {int_dac_top/top_dac4_int/tx_tdata[205]} {int_dac_top/top_dac4_int/tx_tdata[206]} {int_dac_top/top_dac4_int/tx_tdata[207]} {int_dac_top/top_dac4_int/tx_tdata[208]} {int_dac_top/top_dac4_int/tx_tdata[209]} {int_dac_top/top_dac4_int/tx_tdata[210]} {int_dac_top/top_dac4_int/tx_tdata[211]} {int_dac_top/top_dac4_int/tx_tdata[212]} {int_dac_top/top_dac4_int/tx_tdata[213]} {int_dac_top/top_dac4_int/tx_tdata[214]} {int_dac_top/top_dac4_int/tx_tdata[215]} {int_dac_top/top_dac4_int/tx_tdata[216]} {int_dac_top/top_dac4_int/tx_tdata[217]} {int_dac_top/top_dac4_int/tx_tdata[218]} {int_dac_top/top_dac4_int/tx_tdata[219]} {int_dac_top/top_dac4_int/tx_tdata[220]} {int_dac_top/top_dac4_int/tx_tdata[221]} {int_dac_top/top_dac4_int/tx_tdata[222]} {int_dac_top/top_dac4_int/tx_tdata[223]} {int_dac_top/top_dac4_int/tx_tdata[224]} {int_dac_top/top_dac4_int/tx_tdata[225]} {int_dac_top/top_dac4_int/tx_tdata[226]} {int_dac_top/top_dac4_int/tx_tdata[227]} {int_dac_top/top_dac4_int/tx_tdata[228]} {int_dac_top/top_dac4_int/tx_tdata[229]} {int_dac_top/top_dac4_int/tx_tdata[230]} {int_dac_top/top_dac4_int/tx_tdata[231]} {int_dac_top/top_dac4_int/tx_tdata[232]} {int_dac_top/top_dac4_int/tx_tdata[233]} {int_dac_top/top_dac4_int/tx_tdata[234]} {int_dac_top/top_dac4_int/tx_tdata[235]} {int_dac_top/top_dac4_int/tx_tdata[236]} {int_dac_top/top_dac4_int/tx_tdata[237]} {int_dac_top/top_dac4_int/tx_tdata[238]} {int_dac_top/top_dac4_int/tx_tdata[239]} {int_dac_top/top_dac4_int/tx_tdata[240]} {int_dac_top/top_dac4_int/tx_tdata[241]} {int_dac_top/top_dac4_int/tx_tdata[242]} {int_dac_top/top_dac4_int/tx_tdata[243]} {int_dac_top/top_dac4_int/tx_tdata[244]} {int_dac_top/top_dac4_int/tx_tdata[245]} {int_dac_top/top_dac4_int/tx_tdata[246]} {int_dac_top/top_dac4_int/tx_tdata[247]} {int_dac_top/top_dac4_int/tx_tdata[248]} {int_dac_top/top_dac4_int/tx_tdata[249]} {int_dac_top/top_dac4_int/tx_tdata[250]} {int_dac_top/top_dac4_int/tx_tdata[251]} {int_dac_top/top_dac4_int/tx_tdata[252]} {int_dac_top/top_dac4_int/tx_tdata[253]} {int_dac_top/top_dac4_int/tx_tdata[254]} {int_dac_top/top_dac4_int/tx_tdata[255]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
set_property port_width 32 [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[0]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[1]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[2]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[3]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[4]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[5]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[6]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[7]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[8]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[9]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[10]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[11]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[12]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[13]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[14]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[15]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[16]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[17]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[18]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[19]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[20]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[21]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[22]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[23]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[24]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[25]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[26]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[27]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[28]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[29]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[30]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
set_property port_width 32 [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[0]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[1]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[2]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[3]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[4]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[5]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[6]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[7]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[8]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[9]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[10]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[11]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[12]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[13]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[14]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[15]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[16]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[17]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[18]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[19]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[20]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[21]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[22]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[23]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[24]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[25]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[26]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[27]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[28]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[29]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[30]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
set_property port_width 4 [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txcharisk[0]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txcharisk[1]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txcharisk[2]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt1_txcharisk[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
set_property port_width 4 [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txcharisk[0]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txcharisk[1]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txcharisk[2]} {int_dac_top/top_dac2_int/i_jesd204_1_support_block/gt0_txcharisk[3]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
set_property port_width 256 [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list {int_dac_top/top_dac2_int/tx_tdata[0]} {int_dac_top/top_dac2_int/tx_tdata[1]} {int_dac_top/top_dac2_int/tx_tdata[2]} {int_dac_top/top_dac2_int/tx_tdata[3]} {int_dac_top/top_dac2_int/tx_tdata[4]} {int_dac_top/top_dac2_int/tx_tdata[5]} {int_dac_top/top_dac2_int/tx_tdata[6]} {int_dac_top/top_dac2_int/tx_tdata[7]} {int_dac_top/top_dac2_int/tx_tdata[8]} {int_dac_top/top_dac2_int/tx_tdata[9]} {int_dac_top/top_dac2_int/tx_tdata[10]} {int_dac_top/top_dac2_int/tx_tdata[11]} {int_dac_top/top_dac2_int/tx_tdata[12]} {int_dac_top/top_dac2_int/tx_tdata[13]} {int_dac_top/top_dac2_int/tx_tdata[14]} {int_dac_top/top_dac2_int/tx_tdata[15]} {int_dac_top/top_dac2_int/tx_tdata[16]} {int_dac_top/top_dac2_int/tx_tdata[17]} {int_dac_top/top_dac2_int/tx_tdata[18]} {int_dac_top/top_dac2_int/tx_tdata[19]} {int_dac_top/top_dac2_int/tx_tdata[20]} {int_dac_top/top_dac2_int/tx_tdata[21]} {int_dac_top/top_dac2_int/tx_tdata[22]} {int_dac_top/top_dac2_int/tx_tdata[23]} {int_dac_top/top_dac2_int/tx_tdata[24]} {int_dac_top/top_dac2_int/tx_tdata[25]} {int_dac_top/top_dac2_int/tx_tdata[26]} {int_dac_top/top_dac2_int/tx_tdata[27]} {int_dac_top/top_dac2_int/tx_tdata[28]} {int_dac_top/top_dac2_int/tx_tdata[29]} {int_dac_top/top_dac2_int/tx_tdata[30]} {int_dac_top/top_dac2_int/tx_tdata[31]} {int_dac_top/top_dac2_int/tx_tdata[32]} {int_dac_top/top_dac2_int/tx_tdata[33]} {int_dac_top/top_dac2_int/tx_tdata[34]} {int_dac_top/top_dac2_int/tx_tdata[35]} {int_dac_top/top_dac2_int/tx_tdata[36]} {int_dac_top/top_dac2_int/tx_tdata[37]} {int_dac_top/top_dac2_int/tx_tdata[38]} {int_dac_top/top_dac2_int/tx_tdata[39]} {int_dac_top/top_dac2_int/tx_tdata[40]} {int_dac_top/top_dac2_int/tx_tdata[41]} {int_dac_top/top_dac2_int/tx_tdata[42]} {int_dac_top/top_dac2_int/tx_tdata[43]} {int_dac_top/top_dac2_int/tx_tdata[44]} {int_dac_top/top_dac2_int/tx_tdata[45]} {int_dac_top/top_dac2_int/tx_tdata[46]} {int_dac_top/top_dac2_int/tx_tdata[47]} {int_dac_top/top_dac2_int/tx_tdata[48]} {int_dac_top/top_dac2_int/tx_tdata[49]} {int_dac_top/top_dac2_int/tx_tdata[50]} {int_dac_top/top_dac2_int/tx_tdata[51]} {int_dac_top/top_dac2_int/tx_tdata[52]} {int_dac_top/top_dac2_int/tx_tdata[53]} {int_dac_top/top_dac2_int/tx_tdata[54]} {int_dac_top/top_dac2_int/tx_tdata[55]} {int_dac_top/top_dac2_int/tx_tdata[56]} {int_dac_top/top_dac2_int/tx_tdata[57]} {int_dac_top/top_dac2_int/tx_tdata[58]} {int_dac_top/top_dac2_int/tx_tdata[59]} {int_dac_top/top_dac2_int/tx_tdata[60]} {int_dac_top/top_dac2_int/tx_tdata[61]} {int_dac_top/top_dac2_int/tx_tdata[62]} {int_dac_top/top_dac2_int/tx_tdata[63]} {int_dac_top/top_dac2_int/tx_tdata[64]} {int_dac_top/top_dac2_int/tx_tdata[65]} {int_dac_top/top_dac2_int/tx_tdata[66]} {int_dac_top/top_dac2_int/tx_tdata[67]} {int_dac_top/top_dac2_int/tx_tdata[68]} {int_dac_top/top_dac2_int/tx_tdata[69]} {int_dac_top/top_dac2_int/tx_tdata[70]} {int_dac_top/top_dac2_int/tx_tdata[71]} {int_dac_top/top_dac2_int/tx_tdata[72]} {int_dac_top/top_dac2_int/tx_tdata[73]} {int_dac_top/top_dac2_int/tx_tdata[74]} {int_dac_top/top_dac2_int/tx_tdata[75]} {int_dac_top/top_dac2_int/tx_tdata[76]} {int_dac_top/top_dac2_int/tx_tdata[77]} {int_dac_top/top_dac2_int/tx_tdata[78]} {int_dac_top/top_dac2_int/tx_tdata[79]} {int_dac_top/top_dac2_int/tx_tdata[80]} {int_dac_top/top_dac2_int/tx_tdata[81]} {int_dac_top/top_dac2_int/tx_tdata[82]} {int_dac_top/top_dac2_int/tx_tdata[83]} {int_dac_top/top_dac2_int/tx_tdata[84]} {int_dac_top/top_dac2_int/tx_tdata[85]} {int_dac_top/top_dac2_int/tx_tdata[86]} {int_dac_top/top_dac2_int/tx_tdata[87]} {int_dac_top/top_dac2_int/tx_tdata[88]} {int_dac_top/top_dac2_int/tx_tdata[89]} {int_dac_top/top_dac2_int/tx_tdata[90]} {int_dac_top/top_dac2_int/tx_tdata[91]} {int_dac_top/top_dac2_int/tx_tdata[92]} {int_dac_top/top_dac2_int/tx_tdata[93]} {int_dac_top/top_dac2_int/tx_tdata[94]} {int_dac_top/top_dac2_int/tx_tdata[95]} {int_dac_top/top_dac2_int/tx_tdata[96]} {int_dac_top/top_dac2_int/tx_tdata[97]} {int_dac_top/top_dac2_int/tx_tdata[98]} {int_dac_top/top_dac2_int/tx_tdata[99]} {int_dac_top/top_dac2_int/tx_tdata[100]} {int_dac_top/top_dac2_int/tx_tdata[101]} {int_dac_top/top_dac2_int/tx_tdata[102]} {int_dac_top/top_dac2_int/tx_tdata[103]} {int_dac_top/top_dac2_int/tx_tdata[104]} {int_dac_top/top_dac2_int/tx_tdata[105]} {int_dac_top/top_dac2_int/tx_tdata[106]} {int_dac_top/top_dac2_int/tx_tdata[107]} {int_dac_top/top_dac2_int/tx_tdata[108]} {int_dac_top/top_dac2_int/tx_tdata[109]} {int_dac_top/top_dac2_int/tx_tdata[110]} {int_dac_top/top_dac2_int/tx_tdata[111]} {int_dac_top/top_dac2_int/tx_tdata[112]} {int_dac_top/top_dac2_int/tx_tdata[113]} {int_dac_top/top_dac2_int/tx_tdata[114]} {int_dac_top/top_dac2_int/tx_tdata[115]} {int_dac_top/top_dac2_int/tx_tdata[116]} {int_dac_top/top_dac2_int/tx_tdata[117]} {int_dac_top/top_dac2_int/tx_tdata[118]} {int_dac_top/top_dac2_int/tx_tdata[119]} {int_dac_top/top_dac2_int/tx_tdata[120]} {int_dac_top/top_dac2_int/tx_tdata[121]} {int_dac_top/top_dac2_int/tx_tdata[122]} {int_dac_top/top_dac2_int/tx_tdata[123]} {int_dac_top/top_dac2_int/tx_tdata[124]} {int_dac_top/top_dac2_int/tx_tdata[125]} {int_dac_top/top_dac2_int/tx_tdata[126]} {int_dac_top/top_dac2_int/tx_tdata[127]} {int_dac_top/top_dac2_int/tx_tdata[128]} {int_dac_top/top_dac2_int/tx_tdata[129]} {int_dac_top/top_dac2_int/tx_tdata[130]} {int_dac_top/top_dac2_int/tx_tdata[131]} {int_dac_top/top_dac2_int/tx_tdata[132]} {int_dac_top/top_dac2_int/tx_tdata[133]} {int_dac_top/top_dac2_int/tx_tdata[134]} {int_dac_top/top_dac2_int/tx_tdata[135]} {int_dac_top/top_dac2_int/tx_tdata[136]} {int_dac_top/top_dac2_int/tx_tdata[137]} {int_dac_top/top_dac2_int/tx_tdata[138]} {int_dac_top/top_dac2_int/tx_tdata[139]} {int_dac_top/top_dac2_int/tx_tdata[140]} {int_dac_top/top_dac2_int/tx_tdata[141]} {int_dac_top/top_dac2_int/tx_tdata[142]} {int_dac_top/top_dac2_int/tx_tdata[143]} {int_dac_top/top_dac2_int/tx_tdata[144]} {int_dac_top/top_dac2_int/tx_tdata[145]} {int_dac_top/top_dac2_int/tx_tdata[146]} {int_dac_top/top_dac2_int/tx_tdata[147]} {int_dac_top/top_dac2_int/tx_tdata[148]} {int_dac_top/top_dac2_int/tx_tdata[149]} {int_dac_top/top_dac2_int/tx_tdata[150]} {int_dac_top/top_dac2_int/tx_tdata[151]} {int_dac_top/top_dac2_int/tx_tdata[152]} {int_dac_top/top_dac2_int/tx_tdata[153]} {int_dac_top/top_dac2_int/tx_tdata[154]} {int_dac_top/top_dac2_int/tx_tdata[155]} {int_dac_top/top_dac2_int/tx_tdata[156]} {int_dac_top/top_dac2_int/tx_tdata[157]} {int_dac_top/top_dac2_int/tx_tdata[158]} {int_dac_top/top_dac2_int/tx_tdata[159]} {int_dac_top/top_dac2_int/tx_tdata[160]} {int_dac_top/top_dac2_int/tx_tdata[161]} {int_dac_top/top_dac2_int/tx_tdata[162]} {int_dac_top/top_dac2_int/tx_tdata[163]} {int_dac_top/top_dac2_int/tx_tdata[164]} {int_dac_top/top_dac2_int/tx_tdata[165]} {int_dac_top/top_dac2_int/tx_tdata[166]} {int_dac_top/top_dac2_int/tx_tdata[167]} {int_dac_top/top_dac2_int/tx_tdata[168]} {int_dac_top/top_dac2_int/tx_tdata[169]} {int_dac_top/top_dac2_int/tx_tdata[170]} {int_dac_top/top_dac2_int/tx_tdata[171]} {int_dac_top/top_dac2_int/tx_tdata[172]} {int_dac_top/top_dac2_int/tx_tdata[173]} {int_dac_top/top_dac2_int/tx_tdata[174]} {int_dac_top/top_dac2_int/tx_tdata[175]} {int_dac_top/top_dac2_int/tx_tdata[176]} {int_dac_top/top_dac2_int/tx_tdata[177]} {int_dac_top/top_dac2_int/tx_tdata[178]} {int_dac_top/top_dac2_int/tx_tdata[179]} {int_dac_top/top_dac2_int/tx_tdata[180]} {int_dac_top/top_dac2_int/tx_tdata[181]} {int_dac_top/top_dac2_int/tx_tdata[182]} {int_dac_top/top_dac2_int/tx_tdata[183]} {int_dac_top/top_dac2_int/tx_tdata[184]} {int_dac_top/top_dac2_int/tx_tdata[185]} {int_dac_top/top_dac2_int/tx_tdata[186]} {int_dac_top/top_dac2_int/tx_tdata[187]} {int_dac_top/top_dac2_int/tx_tdata[188]} {int_dac_top/top_dac2_int/tx_tdata[189]} {int_dac_top/top_dac2_int/tx_tdata[190]} {int_dac_top/top_dac2_int/tx_tdata[191]} {int_dac_top/top_dac2_int/tx_tdata[192]} {int_dac_top/top_dac2_int/tx_tdata[193]} {int_dac_top/top_dac2_int/tx_tdata[194]} {int_dac_top/top_dac2_int/tx_tdata[195]} {int_dac_top/top_dac2_int/tx_tdata[196]} {int_dac_top/top_dac2_int/tx_tdata[197]} {int_dac_top/top_dac2_int/tx_tdata[198]} {int_dac_top/top_dac2_int/tx_tdata[199]} {int_dac_top/top_dac2_int/tx_tdata[200]} {int_dac_top/top_dac2_int/tx_tdata[201]} {int_dac_top/top_dac2_int/tx_tdata[202]} {int_dac_top/top_dac2_int/tx_tdata[203]} {int_dac_top/top_dac2_int/tx_tdata[204]} {int_dac_top/top_dac2_int/tx_tdata[205]} {int_dac_top/top_dac2_int/tx_tdata[206]} {int_dac_top/top_dac2_int/tx_tdata[207]} {int_dac_top/top_dac2_int/tx_tdata[208]} {int_dac_top/top_dac2_int/tx_tdata[209]} {int_dac_top/top_dac2_int/tx_tdata[210]} {int_dac_top/top_dac2_int/tx_tdata[211]} {int_dac_top/top_dac2_int/tx_tdata[212]} {int_dac_top/top_dac2_int/tx_tdata[213]} {int_dac_top/top_dac2_int/tx_tdata[214]} {int_dac_top/top_dac2_int/tx_tdata[215]} {int_dac_top/top_dac2_int/tx_tdata[216]} {int_dac_top/top_dac2_int/tx_tdata[217]} {int_dac_top/top_dac2_int/tx_tdata[218]} {int_dac_top/top_dac2_int/tx_tdata[219]} {int_dac_top/top_dac2_int/tx_tdata[220]} {int_dac_top/top_dac2_int/tx_tdata[221]} {int_dac_top/top_dac2_int/tx_tdata[222]} {int_dac_top/top_dac2_int/tx_tdata[223]} {int_dac_top/top_dac2_int/tx_tdata[224]} {int_dac_top/top_dac2_int/tx_tdata[225]} {int_dac_top/top_dac2_int/tx_tdata[226]} {int_dac_top/top_dac2_int/tx_tdata[227]} {int_dac_top/top_dac2_int/tx_tdata[228]} {int_dac_top/top_dac2_int/tx_tdata[229]} {int_dac_top/top_dac2_int/tx_tdata[230]} {int_dac_top/top_dac2_int/tx_tdata[231]} {int_dac_top/top_dac2_int/tx_tdata[232]} {int_dac_top/top_dac2_int/tx_tdata[233]} {int_dac_top/top_dac2_int/tx_tdata[234]} {int_dac_top/top_dac2_int/tx_tdata[235]} {int_dac_top/top_dac2_int/tx_tdata[236]} {int_dac_top/top_dac2_int/tx_tdata[237]} {int_dac_top/top_dac2_int/tx_tdata[238]} {int_dac_top/top_dac2_int/tx_tdata[239]} {int_dac_top/top_dac2_int/tx_tdata[240]} {int_dac_top/top_dac2_int/tx_tdata[241]} {int_dac_top/top_dac2_int/tx_tdata[242]} {int_dac_top/top_dac2_int/tx_tdata[243]} {int_dac_top/top_dac2_int/tx_tdata[244]} {int_dac_top/top_dac2_int/tx_tdata[245]} {int_dac_top/top_dac2_int/tx_tdata[246]} {int_dac_top/top_dac2_int/tx_tdata[247]} {int_dac_top/top_dac2_int/tx_tdata[248]} {int_dac_top/top_dac2_int/tx_tdata[249]} {int_dac_top/top_dac2_int/tx_tdata[250]} {int_dac_top/top_dac2_int/tx_tdata[251]} {int_dac_top/top_dac2_int/tx_tdata[252]} {int_dac_top/top_dac2_int/tx_tdata[253]} {int_dac_top/top_dac2_int/tx_tdata[254]} {int_dac_top/top_dac2_int/tx_tdata[255]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
connect_debug_port u_ila_1/probe20 [get_nets [list int_dac_top/top_dac2_int/syncb_buf]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
connect_debug_port u_ila_1/probe21 [get_nets [list int_dac_top/top_dac3_int/syncb_buf]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe22]
set_property port_width 1 [get_debug_ports u_ila_1/probe22]
connect_debug_port u_ila_1/probe22 [get_nets [list int_dac_top/top_dac1_int/syncb_buf]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe23]
set_property port_width 1 [get_debug_ports u_ila_1/probe23]
connect_debug_port u_ila_1/probe23 [get_nets [list int_dac_top/top_dac4_int/syncb_buf]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe24]
set_property port_width 1 [get_debug_ports u_ila_1/probe24]
connect_debug_port u_ila_1/probe24 [get_nets [list int_dac_top/top_dac3_int/syncb_logic]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe25]
set_property port_width 1 [get_debug_ports u_ila_1/probe25]
connect_debug_port u_ila_1/probe25 [get_nets [list int_dac_top/top_dac2_int/syncb_logic]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe26]
set_property port_width 1 [get_debug_ports u_ila_1/probe26]
connect_debug_port u_ila_1/probe26 [get_nets [list int_dac_top/top_dac1_int/syncb_logic]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe27]
set_property port_width 1 [get_debug_ports u_ila_1/probe27]
connect_debug_port u_ila_1/probe27 [get_nets [list int_dac_top/top_dac4_int/syncb_logic]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe28]
set_property port_width 1 [get_debug_ports u_ila_1/probe28]
connect_debug_port u_ila_1/probe28 [get_nets [list sysref_logic]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe29]
set_property port_width 1 [get_debug_ports u_ila_1/probe29]
connect_debug_port u_ila_1/probe29 [get_nets [list int_dac_top/top_dac3_int/tx_aresetn]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe30]
set_property port_width 1 [get_debug_ports u_ila_1/probe30]
connect_debug_port u_ila_1/probe30 [get_nets [list int_dac_top/top_dac4_int/tx_aresetn]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe31]
set_property port_width 1 [get_debug_ports u_ila_1/probe31]
connect_debug_port u_ila_1/probe31 [get_nets [list int_dac_top/top_dac2_int/tx_aresetn]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe32]
set_property port_width 1 [get_debug_ports u_ila_1/probe32]
connect_debug_port u_ila_1/probe32 [get_nets [list int_dac_top/top_dac1_int/tx_aresetn]]
create_debug_core u_ila_2 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list u2_adc_top/i_shared_clocks/u_gtglb_clk/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
set_property port_width 1 [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list adc1_sync]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
set_property port_width 1 [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list adc2_sync]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
set_property port_width 1 [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list adc3_sync]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
set_property port_width 1 [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list adc4_sync]]
create_debug_core u_ila_3 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property port_width 1 [get_debug_ports u_ila_3/clk]
connect_debug_port u_ila_3/clk [get_nets [list u_clock_module/da_clk_moudle/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
set_property port_width 1 [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list int_dac_top/top_dac3_int/common0_pll_lock_out]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe1]
set_property port_width 1 [get_debug_ports u_ila_3/probe1]
connect_debug_port u_ila_3/probe1 [get_nets [list int_dac_top/top_dac4_int/common0_pll_lock_out]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe2]
set_property port_width 1 [get_debug_ports u_ila_3/probe2]
connect_debug_port u_ila_3/probe2 [get_nets [list int_dac_top/top_dac2_int/common0_pll_lock_out]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe3]
set_property port_width 1 [get_debug_ports u_ila_3/probe3]
connect_debug_port u_ila_3/probe3 [get_nets [list int_dac_top/top_dac1_int/common0_pll_lock_out]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe4]
set_property port_width 1 [get_debug_ports u_ila_3/probe4]
connect_debug_port u_ila_3/probe4 [get_nets [list int_dac_top/top_dac2_int/common1_pll_lock_out]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe5]
set_property port_width 1 [get_debug_ports u_ila_3/probe5]
connect_debug_port u_ila_3/probe5 [get_nets [list int_dac_top/top_dac3_int/common1_pll_lock_out]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe6]
set_property port_width 1 [get_debug_ports u_ila_3/probe6]
connect_debug_port u_ila_3/probe6 [get_nets [list int_dac_top/top_dac1_int/common1_pll_lock_out]]
create_debug_port u_ila_3 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe7]
set_property port_width 1 [get_debug_ports u_ila_3/probe7]
connect_debug_port u_ila_3/probe7 [get_nets [list int_dac_top/top_dac4_int/common1_pll_lock_out]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets edk_clk]
