# compile vhdl design source files
vhdl xil_defaultlib  "../../../SingleCoreProcessor.srcs/sources_1/new/full_adder.vhd"
vhdl xil_defaultlib  "../../../SingleCoreProcessor.srcs/sources_1/new/thirtytwobit_adder.vhd"
vhdl xil_defaultlib  "../../../SingleCoreProcessor.srcs/sources_1/new/TEST_THIRTYTWOBIT_ADDER - MY_TEST.vhd"

# Do not sort compile order
nosort
