# Hardware Design
## Prerequisite 
   1) _yosys_
   2) _iverilog_
   3) _gtkwave_

https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Prerequisite/Readme.md
## Week-1 
  1) _iverilog_ and _gtkwave_ Execution
  2) _yosys_ using sky130 lib
  3) Hierarchical-Flat-Submodule Synthesis
  4) Flop - Synthesis - Optimisation 
     
https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Week1/Readme.md
## Week-2 

1) Combinational Logic Optimizations
2) Sequential Logic Optimizations
3) Gate Level Simulation  

https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Week2/Readme.md

## Week-3

 
  #### UART
  
![Frame](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/677fb830-a17a-4ca3-bbad-9fbf33547279)

1) High Level Block Diagram of UART Communication
2) UART Simulation & Synthesis
3) RTL simulation Vs Gate Level Simulation (GLS) after synthesis
  
  ![3 15Mz](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/8c77c8e6-a51f-4a68-9841-d197eb943a5e)

https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Requirements/Readme.md

## Week-4 

1) OpenSTA..
2) Timing Analysis with Multiple Process Corners - UART
3) STA - Multiple Process Corners (WNS, TNS, Worst_Setup_Slack, Worst_Hold_Slack)
   
![6](https://github.com/user-attachments/assets/a37012b4-6abd-496e-97d1-71dbbe105069) 

https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Week4/Readme.md

## Week-5 - In progress
https://github.com/adhiiiii/Hardware-Design---VLSI/blob/main/Week5/Readme.md

## Week-6 ..

### _References_
