Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto ea70bbd0da3b41d38c6ab28e0fbbe4f1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L fifo_generator_v13_2_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cnn_tb_behav xil_defaultlib.cnn_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 3 for port 'addra' [/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv1_bias.v:76]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addra' [/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/feature1_ram.v:89]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'addrb' [/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/feature1_ram.v:93]
WARNING: [VRFC 10-3091] actual bit length 102 differs from formal bit length 170 for port 'c2_w' [/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv2.v:87]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 10 for port 'addra' [/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv2_weight.v:97]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'data_in' [/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv2.v:273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'data_out' [/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/cnn.v:172]
WARNING: [VRFC 10-3705] select index 6 into 'Multiply_weight' is out of bounds [/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv2_weight.v:132]
WARNING: [VRFC 10-3705] select index 6 into 'Multiply_weight' is out of bounds [/home/ease/Desktop/01_JI/07_2022Fall/chips/FPGA-proj/CNN_minist/CNN_minist.srcs/sources_1/new/conv2_weight.v:134]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
