RISCV XLr_fri_W_po_XLr_Fri_PodWR_Fre_Fence_rw_rwdWW_Rfe
 {0:x6=x; 0:x9=y; 1:x6=y; 1:x8=x; }
      P0       |      P1       ;
lr.w x5, 0(x6) | ori x5, x0, 1 ;
ori x7, x0, 2  | sw x5, 0(x6)  ;
sw x7, 0(x6)   | fence rw, rw  ;
lr.w x8, 0(x9) | ori x7, x0, 1 ;
               | sw x7, 0(x8)  ;

exists (0:x5=1/\0:x8=0)
