
*** Running vivado
    with args -log LowLight.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LowLight.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source LowLight.tcl -notrace
Command: synth_design -top LowLight -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 804.258 ; gain = 176.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LowLight' [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:2]
INFO: [Synth 8-6157] synthesizing module 'image' [C:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/lowlevel.runs/synth_1/.Xil/Vivado-8280-LAPTOP-N4DEF3JK/realtime/image_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image' (1#1) [C:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/lowlevel.runs/synth_1/.Xil/Vivado-8280-LAPTOP-N4DEF3JK/realtime/image_stub.v:6]
WARNING: [Synth 8-7023] instance 'inst1' of module 'image' has 6 connections declared, but only 5 given [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:47]
INFO: [Synth 8-6157] synthesizing module 'sorter_2' [C:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/sorter_2.v:22]
WARNING: [Synth 8-6014] Unused sequential element out1_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/sorter_2.v:66]
WARNING: [Synth 8-6014] Unused sequential element out2_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/sorter_2.v:67]
WARNING: [Synth 8-6014] Unused sequential element out3_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/sorter_2.v:68]
WARNING: [Synth 8-6014] Unused sequential element out4_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/sorter_2.v:69]
WARNING: [Synth 8-6014] Unused sequential element out6_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/sorter_2.v:71]
WARNING: [Synth 8-6014] Unused sequential element out7_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/sorter_2.v:72]
WARNING: [Synth 8-6014] Unused sequential element out8_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/sorter_2.v:73]
WARNING: [Synth 8-6014] Unused sequential element out9_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/sorter_2.v:74]
INFO: [Synth 8-6155] done synthesizing module 'sorter_2' (2#1) [C:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/sorter_2.v:22]
WARNING: [Synth 8-689] width (16) of port connection 'm' does not match port width (8) of module 'sorter_2' [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:64]
WARNING: [Synth 8-6014] Unused sequential element tblue_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:133]
WARNING: [Synth 8-6014] Unused sequential element tgreen_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:134]
WARNING: [Synth 8-6014] Unused sequential element tred_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:135]
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:149]
WARNING: [Synth 8-6014] Unused sequential element red_o_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:150]
WARNING: [Synth 8-6014] Unused sequential element blue_o_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:151]
WARNING: [Synth 8-6014] Unused sequential element green_o_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:152]
WARNING: [Synth 8-6014] Unused sequential element a1_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:215]
WARNING: [Synth 8-6014] Unused sequential element b1_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:216]
WARNING: [Synth 8-6014] Unused sequential element c1_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:217]
WARNING: [Synth 8-6014] Unused sequential element minimum_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:220]
WARNING: [Synth 8-6014] Unused sequential element iair_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:229]
WARNING: [Synth 8-6014] Unused sequential element calculation1_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:231]
WARNING: [Synth 8-6014] Unused sequential element calculation2_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:232]
WARNING: [Synth 8-6014] Unused sequential element calc3_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:233]
WARNING: [Synth 8-6014] Unused sequential element calc4r_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:234]
WARNING: [Synth 8-6014] Unused sequential element calc4g_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:235]
WARNING: [Synth 8-6014] Unused sequential element calc4b_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:236]
WARNING: [Synth 8-6014] Unused sequential element resred_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:237]
WARNING: [Synth 8-6014] Unused sequential element resgreen_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:238]
WARNING: [Synth 8-6014] Unused sequential element resblue_reg was removed.  [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:239]
INFO: [Synth 8-6155] done synthesizing module 'LowLight' (3#1) [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/new/VGA.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 870.660 ; gain = 243.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 870.660 ; gain = 243.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 870.660 ; gain = 243.008
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/lowlevel.srcs/sources_1/ip/image/image/image_in_context.xdc] for cell 'inst1'
Finished Parsing XDC File [c:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/lowlevel.srcs/sources_1/ip/image/image/image_in_context.xdc] for cell 'inst1'
Parsing XDC File [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/PRUDVI TEJ/Desktop/Vivado/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LowLight_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LowLight_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 991.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 991.035 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 991.035 ; gain = 363.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 991.035 ; gain = 363.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 991.035 ; gain = 363.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 991.035 ; gain = 363.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   9 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 19    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 59    
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LowLight 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   9 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module sorter_2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 57    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 991.035 ; gain = 363.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 991.035 ; gain = 363.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 995.469 ; gain = 367.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1006.371 ; gain = 378.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module inst1 has unconnected pin ena
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1012.152 ; gain = 384.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1012.152 ; gain = 384.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1012.152 ; gain = 384.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1012.152 ; gain = 384.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1012.152 ; gain = 384.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1012.152 ; gain = 384.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |image         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |image  |     1|
|2     |BUFG   |     2|
|3     |CARRY4 |    63|
|4     |LUT1   |     6|
|5     |LUT2   |    26|
|6     |LUT3   |   194|
|7     |LUT4   |   266|
|8     |LUT5   |   176|
|9     |LUT6   |   184|
|10    |FDRE   |   201|
|11    |IBUF   |     6|
|12    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |  1234|
|2     |  dummy  |sorter_2 |   775|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1012.152 ; gain = 384.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1012.152 ; gain = 264.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1012.152 ; gain = 384.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 31 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1028.219 ; gain = 640.859
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.219 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/PRUDVI TEJ/Desktop/Vivado/lowlevel/lowlevel.runs/synth_1/LowLight.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LowLight_utilization_synth.rpt -pb LowLight_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 23:34:33 2019...
