
design test is	
	
	device resistor_pack is
		attr refprefix = "R";
		attr pkg_type = "R0207";
		pin[2:0] a = {1, 2, 3};
		pin[2:0] b = {4, 5, 6};
	end device resistor_pack;
	
	net[0:1] myNet;
	net singleNet;

begin

	inst(2:0) myRes of resistor_pack is
		a = myNet & myNet & myNet & singleNet & singleNet & myNet[1];
		b = open;
	end inst myRes;

end design test;
