// Seed: 1552468503
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    output wor  id_2,
    output tri0 id_3,
    input  tri0 id_4
);
  always @(posedge 1);
  wire id_6;
  if (1) wire id_7;
  else wire id_8 = id_6;
  module_2(
      id_0,
      id_2,
      id_3,
      id_1,
      id_0,
      id_4,
      id_1,
      id_2,
      id_3,
      id_0,
      id_3,
      id_2,
      id_0,
      id_0,
      id_2,
      id_4,
      id_3,
      id_0,
      id_4,
      id_0,
      id_4
  );
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output wor id_2
);
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  xnor (id_0, id_12, id_9, id_11, id_5, id_7, id_10, id_4, id_8);
  module_0(
      id_1, id_0, id_2, id_0, id_1
  );
  wire id_13;
endmodule
module module_2 (
    input uwire id_0,
    output tri1 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input tri id_5,
    output supply0 id_6,
    output tri0 id_7,
    output supply1 id_8,
    input tri1 id_9,
    output wor id_10,
    output tri id_11,
    input tri1 id_12,
    input supply0 id_13
    , id_22,
    output wand id_14,
    input uwire id_15,
    output supply0 id_16,
    input wire id_17,
    input supply1 id_18,
    input tri1 id_19,
    input supply0 id_20
);
endmodule
