Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Feb 26 18:37:12 2020
| Host         : c125m-5.EECS.Berkeley.EDU running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command      : report_timing_summary -max_paths 10 -file z1top_fifo_display_bd_wrapper_timing_summary_routed.rpt -pb z1top_fifo_display_bd_wrapper_timing_summary_routed.pb -rpx z1top_fifo_display_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : z1top_fifo_display_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.761        0.000                      0                 4759        0.060        0.000                      0                 4759        2.633        0.000                       0                   826  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
CLK_125MHZ_FPGA                  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 12.500}       25.000          40.000          
    CLKFBIN                      {0.000 12.500}       25.000          40.000          
    PixelClkIO                   {0.000 12.500}       25.000          40.000          
    SerialClkIO                  {0.000 2.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_125MHZ_FPGA                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        8.761        0.000                      0                 4717        0.060        0.000                      0                 4717        7.500        0.000                       0                   800  
    CLKFBIN                                                                                                                                                                       23.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                    22.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                    2.845        0.000                       0                    10  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1  PixelClkIO                          19.449        0.000                      0                   38        0.269        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1       23.315        0.000                      0                    4        0.429        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_125MHZ_FPGA
  To Clock:  CLK_125MHZ_FPGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125MHZ_FPGA
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_8_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.614ns  (logic 0.580ns (3.715%)  route 15.034ns (96.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 23.006 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.722    -2.502    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X89Y93         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.046 f  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/Q
                         net (fo=139, routed)        14.691    12.645    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/img_mem_addr[12]
    SLICE_X32Y137        LUT6 (Prop_lut6_I2_O)        0.124    12.769 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_8_5_ENARDEN_cooolgate_en_gate_245_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    13.112    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_8_5_ENARDEN_cooolgate_en_sig_128
    RAMB36_X2Y27         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_8_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.693    23.006    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X2Y27         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_8_5/CLKARDCLK
                         clock pessimism             -0.524    22.482    
                         clock uncertainty           -0.167    22.315    
    RAMB36_X2Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.872    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_8_5
  -------------------------------------------------------------------
                         required time                         21.872    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             8.762ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_9_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.616ns  (logic 0.580ns (3.714%)  route 15.036ns (96.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 23.009 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.722    -2.502    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X89Y93         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.046 f  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/Q
                         net (fo=139, routed)        14.552    12.505    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/img_mem_addr[12]
    SLICE_X32Y140        LUT6 (Prop_lut6_I2_O)        0.124    12.629 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_9_5_ENARDEN_cooolgate_en_gate_261_LOPT_REMAP/O
                         net (fo=1, routed)           0.485    13.114    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_9_5_ENARDEN_cooolgate_en_sig_136
    RAMB36_X2Y28         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_9_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.696    23.009    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X2Y28         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_9_5/CLKARDCLK
                         clock pessimism             -0.524    22.485    
                         clock uncertainty           -0.167    22.318    
    RAMB36_X2Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.875    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_9_5
  -------------------------------------------------------------------
                         required time                         21.875    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  8.762    

Slack (MET) :             9.245ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_5_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.126ns  (logic 0.580ns (3.834%)  route 14.546ns (96.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 23.002 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.722    -2.502    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X89Y93         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.046 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/Q
                         net (fo=139, routed)        14.203    12.157    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/img_mem_addr[12]
    SLICE_X32Y132        LUT6 (Prop_lut6_I0_O)        0.124    12.281 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_5_5_ENARDEN_cooolgate_en_gate_195_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    12.623    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_5_5_ENARDEN_cooolgate_en_sig_102
    RAMB36_X2Y26         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_5_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.689    23.002    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X2Y26         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_5_5/CLKARDCLK
                         clock pessimism             -0.524    22.478    
                         clock uncertainty           -0.167    22.311    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.868    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_5_5
  -------------------------------------------------------------------
                         required time                         21.868    
                         arrival time                         -12.623    
  -------------------------------------------------------------------
                         slack                                  9.245    

Slack (MET) :             9.254ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.112ns  (logic 0.580ns (3.838%)  route 14.532ns (96.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 22.997 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.722    -2.502    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X89Y93         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.046 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/Q
                         net (fo=139, routed)        14.189    12.143    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/img_mem_addr[12]
    SLICE_X32Y127        LUT6 (Prop_lut6_I0_O)        0.124    12.267 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_5_ENARDEN_cooolgate_en_gate_179_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    12.609    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_5_ENARDEN_cooolgate_en_sig_94
    RAMB36_X2Y25         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.684    22.997    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X2Y25         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_5/CLKARDCLK
                         clock pessimism             -0.524    22.473    
                         clock uncertainty           -0.167    22.306    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.863    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_5
  -------------------------------------------------------------------
                         required time                         21.863    
                         arrival time                         -12.609    
  -------------------------------------------------------------------
                         slack                                  9.254    

Slack (MET) :             9.331ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_3_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.032ns  (logic 0.580ns (3.858%)  route 14.452ns (96.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.006ns = ( 22.994 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.722    -2.502    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X89Y93         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.046 f  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/Q
                         net (fo=139, routed)        14.110    12.063    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/img_mem_addr[12]
    SLICE_X32Y122        LUT6 (Prop_lut6_I1_O)        0.124    12.187 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_3_5_ENARDEN_cooolgate_en_gate_162_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    12.530    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_3_5_ENARDEN_cooolgate_en_sig_85
    RAMB36_X2Y24         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_3_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.681    22.994    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X2Y24         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_3_5/CLKARDCLK
                         clock pessimism             -0.524    22.470    
                         clock uncertainty           -0.167    22.303    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.860    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_3_5
  -------------------------------------------------------------------
                         required time                         21.860    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                  9.331    

Slack (MET) :             9.842ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_2_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.526ns  (logic 0.580ns (3.993%)  route 13.946ns (96.007%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.001ns = ( 22.999 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.722    -2.502    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X89Y93         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.046 f  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/Q
                         net (fo=139, routed)        13.603    11.557    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/img_mem_addr[12]
    SLICE_X32Y117        LUT6 (Prop_lut6_I1_O)        0.124    11.681 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_2_5_ENARDEN_cooolgate_en_gate_146_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    12.023    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_2_5_ENARDEN_cooolgate_en_sig_77
    RAMB36_X2Y23         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_2_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.686    22.999    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X2Y23         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_2_5/CLKARDCLK
                         clock pessimism             -0.524    22.475    
                         clock uncertainty           -0.167    22.308    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.865    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_2_5
  -------------------------------------------------------------------
                         required time                         21.865    
                         arrival time                         -12.023    
  -------------------------------------------------------------------
                         slack                                  9.842    

Slack (MET) :             10.056ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_15_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.316ns  (logic 0.580ns (4.051%)  route 13.736ns (95.949%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.996ns = ( 23.004 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.722    -2.502    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X89Y93         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.046 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/Q
                         net (fo=139, routed)        13.394    11.348    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/img_mem_addr[12]
    SLICE_X32Y112        LUT6 (Prop_lut6_I2_O)        0.124    11.472 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_15_5_ENARDEN_cooolgate_en_gate_129_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    11.814    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_15_5_ENARDEN_cooolgate_en_sig_68
    RAMB36_X2Y22         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_15_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.691    23.004    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X2Y22         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_15_5/CLKARDCLK
                         clock pessimism             -0.524    22.480    
                         clock uncertainty           -0.167    22.313    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.870    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_15_5
  -------------------------------------------------------------------
                         required time                         21.870    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                 10.056    

Slack (MET) :             10.075ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_14_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.302ns  (logic 0.580ns (4.055%)  route 13.722ns (95.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 23.008 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.722    -2.502    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X89Y93         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.046 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/Q
                         net (fo=139, routed)        13.380    11.333    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/img_mem_addr[12]
    SLICE_X32Y107        LUT6 (Prop_lut6_I2_O)        0.124    11.457 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_14_5_ENARDEN_cooolgate_en_gate_113_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    11.800    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_14_5_ENARDEN_cooolgate_en_sig_60
    RAMB36_X2Y21         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_14_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.695    23.008    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X2Y21         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_14_5/CLKARDCLK
                         clock pessimism             -0.524    22.484    
                         clock uncertainty           -0.167    22.317    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.874    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_14_5
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                 10.075    

Slack (MET) :             10.229ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_1_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.034ns  (logic 0.580ns (4.133%)  route 13.454ns (95.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 22.908 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.722    -2.502    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X89Y93         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.046 f  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[16]/Q
                         net (fo=139, routed)        12.172    10.126    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/img_mem_addr[11]
    SLICE_X54Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.250 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_1_4_ENARDEN_cooolgate_en_gate_28_LOPT_REMAP/O
                         net (fo=1, routed)           1.282    11.532    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_1_4_ENARDEN_cooolgate_en_sig_16
    RAMB36_X3Y1          RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_1_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.595    22.908    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X3Y1          RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_1_4/CLKARDCLK
                         clock pessimism             -0.538    22.371    
                         clock uncertainty           -0.167    22.204    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.761    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_1_4
  -------------------------------------------------------------------
                         required time                         21.761    
                         arrival time                         -11.532    
  -------------------------------------------------------------------
                         slack                                 10.229    

Slack (MET) :             10.407ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_6_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.797ns  (logic 0.580ns (4.204%)  route 13.217ns (95.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.165ns = ( 22.835 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.722    -2.502    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X89Y93         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y93         FDRE (Prop_fdre_C_Q)         0.456    -2.046 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[17]/Q
                         net (fo=139, routed)        12.875    10.829    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/img_mem_addr[12]
    SLICE_X32Y97         LUT6 (Prop_lut6_I2_O)        0.124    10.953 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_6_4_ENARDEN_cooolgate_en_gate_210_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    11.295    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_6_4_ENARDEN_cooolgate_en_sig_110
    RAMB36_X2Y19         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_6_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.522    22.835    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X2Y19         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_6_4/CLKARDCLK
                         clock pessimism             -0.524    22.312    
                         clock uncertainty           -0.167    22.145    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.702    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_6_4
  -------------------------------------------------------------------
                         required time                         21.702    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                 10.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.683    -0.496    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/clk_out1
    SLICE_X101Y118       FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[0]/Q
                         net (fo=263, routed)         0.242    -0.113    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/ADDRD0
    SLICE_X100Y118       RAMD64E                                      r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.955    -0.264    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/WCLK
    SLICE_X100Y118       RAMD64E                                      r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMA/CLK
                         clock pessimism             -0.219    -0.483    
    SLICE_X100Y118       RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.173    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.683    -0.496    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/clk_out1
    SLICE_X101Y118       FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[0]/Q
                         net (fo=263, routed)         0.242    -0.113    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/ADDRD0
    SLICE_X100Y118       RAMD64E                                      r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.955    -0.264    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/WCLK
    SLICE_X100Y118       RAMD64E                                      r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMB/CLK
                         clock pessimism             -0.219    -0.483    
    SLICE_X100Y118       RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.173    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.683    -0.496    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/clk_out1
    SLICE_X101Y118       FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[0]/Q
                         net (fo=263, routed)         0.242    -0.113    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/ADDRD0
    SLICE_X100Y118       RAMD64E                                      r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.955    -0.264    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/WCLK
    SLICE_X100Y118       RAMD64E                                      r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMC/CLK
                         clock pessimism             -0.219    -0.483    
    SLICE_X100Y118       RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.173    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.834%)  route 0.242ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.683    -0.496    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/clk_out1
    SLICE_X101Y118       FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y118       FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/write_ptr_reg/q_reg[0]/Q
                         net (fo=263, routed)         0.242    -0.113    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/ADDRD0
    SLICE_X100Y118       RAMD64E                                      r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.955    -0.264    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/WCLK
    SLICE_X100Y118       RAMD64E                                      r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMD/CLK
                         clock pessimism             -0.219    -0.483    
    SLICE_X100Y118       RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.173    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_960_1023_3_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_0_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.128ns (21.751%)  route 0.460ns (78.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.583    -0.596    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X81Y96         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[1]_rep__1/Q
                         net (fo=10, routed)          0.460    -0.008    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_0_5_0[1]
    RAMB36_X3Y20         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_0_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.973    -0.245    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X3Y20         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_0_5/CLKARDCLK
                         clock pessimism              0.035    -0.211    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.130    -0.081    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_0_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.128ns (21.708%)  route 0.462ns (78.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.583    -0.596    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X81Y96         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[4]_rep__1/Q
                         net (fo=10, routed)          0.462    -0.007    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_0_5_0[2]
    RAMB36_X3Y20         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_0_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.973    -0.245    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X3Y20         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_0_5/CLKARDCLK
                         clock pessimism              0.035    -0.211    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130    -0.081    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[6]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_4/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.755%)  route 0.499ns (75.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.575    -0.604    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X62Y86         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[6]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[6]_rep__3/Q
                         net (fo=19, routed)          0.499     0.058    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/ADDRARDADDR[6]
    RAMB36_X3Y22         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.968    -0.250    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X3Y22         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_4/CLKARDCLK
                         clock pessimism              0.035    -0.216    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.033    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_4
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[12]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_4/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.141ns (21.029%)  route 0.529ns (78.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.577    -0.602    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X67Y89         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[12]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[12]_rep__2/Q
                         net (fo=19, routed)          0.529     0.068    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/ADDRARDADDR[12]
    RAMB36_X3Y22         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_4/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.968    -0.250    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X3Y22         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_4/CLKARDCLK
                         clock pessimism              0.035    -0.216    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.033    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_4
  -------------------------------------------------------------------
                         required time                          0.033    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[1]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_12_6/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.909%)  route 0.231ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.576    -0.603    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X56Y92         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[1]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[1]_rep__10/Q
                         net (fo=10, routed)          0.231    -0.231    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_12_2_0[1]
    RAMB36_X3Y18         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_12_6/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.887    -0.331    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X3Y18         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_12_6/CLKARDCLK
                         clock pessimism             -0.195    -0.526    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.343    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_12_6
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_12_6/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.588%)  route 0.234ns (62.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.576    -0.603    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/clk_out1
    SLICE_X56Y92         FDRE                                         r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/pixel_index/q_reg[0]_rep__9/Q
                         net (fo=10, routed)          0.234    -0.228    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_12_2_0[0]
    RAMB36_X3Y18         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_12_6/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.887    -0.331    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/clk_out1
    RAMB36_X3Y18         RAMB36E1                                     r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_12_6/CLKARDCLK
                         clock pessimism             -0.195    -0.526    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183    -0.343    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_12_6
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X3Y20    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X4Y28    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_10_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X5Y29    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_11_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y18    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_13_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X5Y2     z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_14_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X4Y5     z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_15_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X1Y3     z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y5     z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y24    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X3Y26    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/pixel_stream/img_memory/read_reg_val_reg_4_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X100Y114  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_128_191_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X100Y114  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_128_191_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X100Y114  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_128_191_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X100Y114  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_128_191_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X104Y117  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_256_319_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X104Y117  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_256_319_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X104Y117  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_256_319_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X104Y117  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_256_319_0_2/RAMD/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X100Y117  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X100Y117  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X100Y117  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X100Y117  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X104Y117  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_256_319_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X104Y117  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_256_319_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X104Y117  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_256_319_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         12.500      11.250     SLICE_X104Y117  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/FIFO/buffer/mem_reg_256_319_0_2/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0   z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y128   z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y127   z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y126   z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y125   z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y130   z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y129   z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y122   z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y121   z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y128   z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y127   z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y126   z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y125   z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y130   z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y129   z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y122   z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y121   z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       19.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.449ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.310ns  (logic 0.419ns (5.732%)  route 6.891ns (94.268%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 26.669 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.180ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         2.044    -2.180    z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y129       FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.419    -1.761 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.891     5.130    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.634    22.948    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.031 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    24.751    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.842 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    26.669    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.538    26.132    
                         clock uncertainty           -0.528    25.603    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    24.579    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         24.579    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                 19.449    

Slack (MET) :             19.486ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.275ns  (logic 0.419ns (5.759%)  route 6.856ns (94.241%))
  Logic Levels:           0  
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 26.671 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.180ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         2.044    -2.180    z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y129       FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.419    -1.761 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.856     5.095    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.634    22.948    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.031 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    24.751    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.842 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    26.671    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.538    26.134    
                         clock uncertainty           -0.528    25.605    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    24.581    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         24.581    
                         arrival time                          -5.095    
  -------------------------------------------------------------------
                         slack                                 19.486    

Slack (MET) :             19.498ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 0.419ns (5.770%)  route 6.842ns (94.230%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 26.669 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.180ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         2.044    -2.180    z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y129       FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.419    -1.761 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.842     5.081    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.634    22.948    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.031 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    24.751    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.842 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    26.669    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    26.132    
                         clock uncertainty           -0.528    25.603    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    24.579    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         24.579    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                 19.498    

Slack (MET) :             19.501ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 0.419ns (5.771%)  route 6.842ns (94.229%))
  Logic Levels:           0  
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 26.671 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.180ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         2.044    -2.180    z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y129       FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.419    -1.761 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.842     5.080    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.634    22.948    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.031 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    24.751    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.842 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    26.671    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    26.134    
                         clock uncertainty           -0.528    25.605    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    24.581    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         24.581    
                         arrival time                          -5.080    
  -------------------------------------------------------------------
                         slack                                 19.501    

Slack (MET) :             19.627ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.134ns  (logic 0.419ns (5.873%)  route 6.715ns (94.127%))
  Logic Levels:           0  
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 26.671 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.180ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         2.044    -2.180    z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y129       FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.419    -1.761 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.715     4.954    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.634    22.948    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.031 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    24.751    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.842 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    26.671    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    26.134    
                         clock uncertainty           -0.528    25.605    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    24.581    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         24.581    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                 19.627    

Slack (MET) :             19.651ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.112ns  (logic 0.419ns (5.891%)  route 6.693ns (94.109%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 26.672 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.180ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         2.044    -2.180    z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y129       FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.419    -1.761 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.693     4.932    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.634    22.948    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.031 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    24.751    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.842 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    26.672    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    26.135    
                         clock uncertainty           -0.528    25.606    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    24.582    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         24.582    
                         arrival time                          -4.932    
  -------------------------------------------------------------------
                         slack                                 19.651    

Slack (MET) :             19.789ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 0.419ns (6.009%)  route 6.554ns (93.991%))
  Logic Levels:           0  
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 26.671 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.180ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         2.044    -2.180    z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y129       FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.419    -1.761 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.554     4.792    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.634    22.948    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.031 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    24.751    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.842 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    26.671    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.538    26.134    
                         clock uncertainty           -0.528    25.605    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    24.581    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         24.581    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                 19.789    

Slack (MET) :             19.789ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.419ns (6.008%)  route 6.555ns (93.992%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 26.672 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.180ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         2.044    -2.180    z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y129       FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.419    -1.761 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.555     4.793    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.634    22.948    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.031 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    24.751    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.842 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    26.672    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.538    26.135    
                         clock uncertainty           -0.528    25.606    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    24.582    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         24.582    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                 19.789    

Slack (MET) :             20.381ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 0.456ns (6.725%)  route 6.325ns (93.275%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 26.671 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.181ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         2.043    -2.181    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y121       FDSE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDSE (Prop_fdse_C_Q)         0.456    -1.725 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           6.325     4.600    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.634    22.948    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.031 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    24.751    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.842 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    26.671    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.538    26.134    
                         clock uncertainty           -0.528    25.605    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    24.980    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         24.980    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                 20.381    

Slack (MET) :             20.392ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.456ns (6.734%)  route 6.315ns (93.266%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 26.669 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         2.039    -2.185    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDSE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDSE (Prop_fdse_C_Q)         0.456    -1.729 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           6.315     4.586    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.634    22.948    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.031 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    24.751    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.842 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    26.669    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    26.132    
                         clock uncertainty           -0.528    25.603    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    24.978    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         24.978    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                 20.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.128ns (4.107%)  route 2.989ns (95.893%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.709    -0.470    z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y129       FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.128    -0.342 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.989     2.647    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.869    -0.350    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     1.305    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.040     1.345    
                         clock uncertainty            0.528     1.873    
    OLOGIC_X1Y127        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.378    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.128ns (4.095%)  route 2.998ns (95.905%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.709    -0.470    z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y129       FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDPE (Prop_fdpe_C_Q)         0.128    -0.342 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.998     2.656    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.869    -0.350    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     1.306    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.040     1.346    
                         clock uncertainty            0.528     1.874    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.379    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.128ns (4.936%)  route 2.465ns (95.064%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.708    -0.471    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDSE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDSE (Prop_fdse_C_Q)         0.128    -0.343 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.465     2.122    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.869    -0.350    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     1.305    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.345    
                         clock uncertainty            0.528     1.873    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     1.839    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.128ns (4.914%)  route 2.477ns (95.086%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.710    -0.469    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y130       FDRE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.128    -0.341 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.477     2.136    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y130        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.869    -0.350    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     1.306    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.346    
                         clock uncertainty            0.528     1.874    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     1.840    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.148ns (5.667%)  route 2.463ns (94.333%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.709    -0.470    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDSE (Prop_fdse_C_Q)         0.148    -0.322 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.463     2.141    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y129        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.869    -0.350    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     1.306    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.040     1.346    
                         clock uncertainty            0.528     1.874    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     1.840    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.164ns (6.150%)  route 2.503ns (93.850%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.709    -0.470    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y129       FDSE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDSE (Prop_fdse_C_Q)         0.164    -0.306 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.503     2.197    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.869    -0.350    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     1.306    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.040     1.346    
                         clock uncertainty            0.528     1.874    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.893    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.164ns (6.143%)  route 2.506ns (93.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.706    -0.473    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.506     2.197    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.869    -0.350    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.304    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.344    
                         clock uncertainty            0.528     1.872    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.891    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.141ns (5.276%)  route 2.531ns (94.724%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.706    -0.473    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDRE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.531     2.199    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y126        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.869    -0.350    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.304    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.344    
                         clock uncertainty            0.528     1.872    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.891    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.128ns (4.885%)  route 2.492ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.710    -0.469    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y130       FDSE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDSE (Prop_fdse_C_Q)         0.128    -0.341 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.492     2.151    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.869    -0.350    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     1.306    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.346    
                         clock uncertainty            0.528     1.874    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     1.840    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 0.141ns (5.265%)  route 2.537ns (94.735%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.710    -0.469    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y130       FDSE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDSE (Prop_fdse_C_Q)         0.141    -0.328 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.537     2.209    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.869    -0.350    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     1.306    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.346    
                         clock uncertainty            0.528     1.874    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.893    z1top_fifo_display_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.316    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.315ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 22.996 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.861    -2.363    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.478    -1.885 f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.401    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDPE                                         f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.683    22.996    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.383    22.613    
                         clock uncertainty           -0.167    22.446    
    SLICE_X112Y61        FDPE (Recov_fdpe_C_PRE)     -0.532    21.914    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.914    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                 23.315    

Slack (MET) :             23.315ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 22.996 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.861    -2.363    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.478    -1.885 f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.401    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDCE                                         f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.683    22.996    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDCE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.383    22.613    
                         clock uncertainty           -0.167    22.446    
    SLICE_X112Y61        FDCE (Recov_fdce_C_CLR)     -0.532    21.914    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.914    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                 23.315    

Slack (MET) :             23.357ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 22.996 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.861    -2.363    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.478    -1.885 f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.401    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDCE                                         f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.683    22.996    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDCE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.383    22.613    
                         clock uncertainty           -0.167    22.446    
    SLICE_X112Y61        FDCE (Recov_fdce_C_CLR)     -0.490    21.956    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                 23.357    

Slack (MET) :             23.357ns  (required time - arrival time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@25.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.004ns = ( 22.996 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.861    -2.363    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.478    -1.885 f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484    -1.401    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDCE                                         f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    25.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         1.683    22.996    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDCE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.383    22.613    
                         clock uncertainty           -0.167    22.446    
    SLICE_X112Y61        FDCE (Recov_fdce_C_CLR)     -0.490    21.956    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.956    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                 23.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.633    -0.546    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.148    -0.398 f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.220    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDCE                                         f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.906    -0.313    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDCE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.217    -0.529    
    SLICE_X112Y61        FDCE (Remov_fdce_C_CLR)     -0.120    -0.649    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.633    -0.546    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.148    -0.398 f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.220    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDCE                                         f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.906    -0.313    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDCE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.217    -0.529    
    SLICE_X112Y61        FDCE (Remov_fdce_C_CLR)     -0.120    -0.649    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.633    -0.546    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.148    -0.398 f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.220    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDCE                                         f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.906    -0.313    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDCE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.217    -0.529    
    SLICE_X112Y61        FDCE (Remov_fdce_C_CLR)     -0.120    -0.649    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.649    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.633    -0.546    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y62        FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDPE (Prop_fdpe_C_Q)         0.148    -0.398 f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178    -0.220    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y61        FDPE                                         f  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  z1top_fifo_display_bd_i/z1top_fifo_display_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=798, routed)         0.906    -0.313    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y61        FDPE                                         r  z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.217    -0.529    
    SLICE_X112Y61        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.653    z1top_fifo_display_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.433    





