{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430839665624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430839665633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 10:27:45 2015 " "Processing started: Tue May 05 10:27:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430839665633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430839665633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430839665634 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430839667417 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier_sm.sv(14) " "Verilog HDL information at multiplier_sm.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier_sm.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/multiplier_sm.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430839691466 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier_sm.sv(58) " "Verilog HDL information at multiplier_sm.sv(58): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier_sm.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/multiplier_sm.sv" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430839691467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_sm.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_sm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_sm " "Found entity 1: multiplier_sm" {  } { { "multiplier_sm.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/multiplier_sm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839691502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839691502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839691533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839691533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/final_project_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/final_project_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc " "Found entity 1: final_project_soc" {  } { { "final_project_soc/synthesis/final_project_soc.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839691586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839691586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839691611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839691611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839691634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839691634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_irq_mapper " "Found entity 1: final_project_soc_irq_mapper" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839691652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839691652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0 " "Found entity 1: final_project_soc_mm_interconnect_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839691743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839691743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839691791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839691791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839691829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839691829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839691861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839691861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839691933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839691933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839691962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839691962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839691987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839691987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692006 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_demux_004 " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux_004" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_mux_004 " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux_004" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692234 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692234 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692234 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692234 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692234 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only_13_1 " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692234 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full_13_1 " "Found entity 7: altera_merlin_burst_adapter_full_13_1" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(265) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(265): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 6 6 " "Found 6 design units, including 6 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692333 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_full_new " "Found entity 2: altera_merlin_burst_adapter_full_new" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692333 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_uncompressed_only_new " "Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1971 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692333 ""} { "Info" "ISGN_ENTITY_NAME" "4 top_wrap_and_default_conveters " "Found entity 4: top_wrap_and_default_conveters" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692333 ""} { "Info" "ISGN_ENTITY_NAME" "5 top_wrap_incr_and_default_conveters " "Found entity 5: top_wrap_incr_and_default_conveters" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692333 ""} { "Info" "ISGN_ENTITY_NAME" "6 top_incr_and_default_conveters " "Found entity 6: top_incr_and_default_conveters" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 2300 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_project_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_project_soc/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692403 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_007_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_007_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692428 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_007 " "Found entity 2: final_project_soc_mm_interconnect_0_router_007" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692428 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_006_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_006_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692436 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_006 " "Found entity 2: final_project_soc_mm_interconnect_0_router_006" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_002_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692442 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_002 " "Found entity 2: final_project_soc_mm_interconnect_0_router_002" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_001_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692449 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router_001 " "Found entity 2: final_project_soc_mm_interconnect_0_router_001" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_soc_mm_interconnect_0_router_default_decode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692455 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_mm_interconnect_0_router " "Found entity 2: final_project_soc_mm_interconnect_0_router" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_to_sw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_to_sw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_to_sw_sig " "Found entity 1: final_project_soc_to_sw_sig" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_to_sw_sig.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_to_sw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_to_sw_port.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_to_sw_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_to_sw_port " "Found entity 1: final_project_soc_to_sw_port" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_to_sw_port.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_to_sw_port.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_to_hw_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_to_hw_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_to_hw_sig " "Found entity 1: final_project_soc_to_hw_sig" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_to_hw_sig.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_to_hw_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_to_hw_port.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_to_hw_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_to_hw_port " "Found entity 1: final_project_soc_to_hw_port" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_to_hw_port.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_to_hw_port.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sysid_qsys_0 " "Found entity 1: final_project_soc_sysid_qsys_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_soc_sdram_pll_dffpipe_l2c" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692671 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_soc_sdram_pll_stdsync_sv6" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692671 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_sdram_pll_altpll_lqa2 " "Found entity 3: final_project_soc_sdram_pll_altpll_lqa2" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692671 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_sdram_pll " "Found entity 4: final_project_soc_sdram_pll" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_sdram_input_efifo_module " "Found entity 1: final_project_soc_sdram_input_efifo_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692693 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_sdram " "Found entity 2: final_project_soc_sdram" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_onchip_memory2_0 " "Found entity 1: final_project_soc_onchip_memory2_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_register_bank_a_module " "Found entity 1: final_project_soc_nios2_qsys_0_register_bank_a_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_nios2_qsys_0_register_bank_b_module " "Found entity 2: final_project_soc_nios2_qsys_0_register_bank_b_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_nios2_qsys_0_nios2_oci_debug " "Found entity 3: final_project_soc_nios2_qsys_0_nios2_oci_debug" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: final_project_soc_nios2_qsys_0_ociram_sp_ram_module" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_soc_nios2_qsys_0_nios2_ocimem " "Found entity 5: final_project_soc_nios2_qsys_0_nios2_ocimem" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_soc_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: final_project_soc_nios2_qsys_0_nios2_avalon_reg" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_soc_nios2_qsys_0_nios2_oci_break " "Found entity 7: final_project_soc_nios2_qsys_0_nios2_oci_break" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_soc_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: final_project_soc_nios2_qsys_0_nios2_oci_xbrk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_soc_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: final_project_soc_nios2_qsys_0_nios2_oci_dbrk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_soc_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: final_project_soc_nios2_qsys_0_nios2_oci_itrace" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_soc_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: final_project_soc_nios2_qsys_0_nios2_oci_td_mode" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_soc_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: final_project_soc_nios2_qsys_0_nios2_oci_dtrace" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_soc_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: final_project_soc_nios2_qsys_0_nios2_oci_fifo" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_soc_nios2_qsys_0_nios2_oci_pib " "Found entity 17: final_project_soc_nios2_qsys_0_nios2_oci_pib" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_soc_nios2_qsys_0_nios2_oci_im " "Found entity 18: final_project_soc_nios2_qsys_0_nios2_oci_im" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_soc_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: final_project_soc_nios2_qsys_0_nios2_performance_monitors" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_soc_nios2_qsys_0_nios2_oci " "Found entity 20: final_project_soc_nios2_qsys_0_nios2_oci" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_soc_nios2_qsys_0 " "Found entity 21: final_project_soc_nios2_qsys_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: final_project_soc_nios2_qsys_0_jtag_debug_module_tck" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_oci_test_bench " "Found entity 1: final_project_soc_nios2_qsys_0_oci_test_bench" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_nios2_qsys_0_test_bench " "Found entity 1: final_project_soc_nios2_qsys_0_test_bench" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_led " "Found entity 1: final_project_soc_led" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_led.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: final_project_soc_jtag_uart_0_sim_scfifo_w" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692976 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_soc_jtag_uart_0_scfifo_w " "Found entity 2: final_project_soc_jtag_uart_0_scfifo_w" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692976 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: final_project_soc_jtag_uart_0_sim_scfifo_r" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692976 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_soc_jtag_uart_0_scfifo_r " "Found entity 4: final_project_soc_jtag_uart_0_scfifo_r" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692976 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_soc_jtag_uart_0 " "Found entity 5: final_project_soc_jtag_uart_0" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692976 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1430839692994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839692995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839692995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 Hex0 final_project.sv(26) " "Verilog HDL Declaration information at final_project.sv(26): object \"HEX0\" differs only in case from object \"Hex0\" in the same scope" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 Hex1 final_project.sv(26) " "Verilog HDL Declaration information at final_project.sv(26): object \"HEX1\" differs only in case from object \"Hex1\" in the same scope" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 Hex2 final_project.sv(26) " "Verilog HDL Declaration information at final_project.sv(26): object \"HEX2\" differs only in case from object \"Hex2\" in the same scope" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 Hex3 final_project.sv(26) " "Verilog HDL Declaration information at final_project.sv(26): object \"HEX3\" differs only in case from object \"Hex3\" in the same scope" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 Hex4 final_project.sv(26) " "Verilog HDL Declaration information at final_project.sv(26): object \"HEX4\" differs only in case from object \"Hex4\" in the same scope" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 Hex5 final_project.sv(26) " "Verilog HDL Declaration information at final_project.sv(26): object \"HEX5\" differs only in case from object \"Hex5\" in the same scope" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839692999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 Hex6 final_project.sv(26) " "Verilog HDL Declaration information at final_project.sv(26): object \"HEX6\" differs only in case from object \"Hex6\" in the same scope" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839693000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 Hex7 final_project.sv(27) " "Verilog HDL Declaration information at final_project.sv(27): object \"HEX7\" differs only in case from object \"Hex7\" in the same scope" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839693000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrement.sv 1 1 " "Found 1 design units, including 1 entities, in source file decrement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decrement " "Found entity 1: decrement" {  } { { "decrement.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/decrement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file io_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_module " "Found entity 1: io_module" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693024 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "prime_checker_sv.sv(20) " "Verilog HDL information at prime_checker_sv.sv(20): always construct contains both blocking and non-blocking assignments" {  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430839693030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prime_checker_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file prime_checker_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prime_checker_sv " "Found entity 1: prime_checker_sv" {  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693032 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modular_exponentiation.sv(91) " "Verilog HDL information at modular_exponentiation.sv(91): always construct contains both blocking and non-blocking assignments" {  } { { "modular_exponentiation.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/modular_exponentiation.sv" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430839693035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "modexp_done MODEXP_DONE modular_exponentiation.sv(3) " "Verilog HDL Declaration information at modular_exponentiation.sv(3): object \"modexp_done\" differs only in case from object \"MODEXP_DONE\" in the same scope" {  } { { "modular_exponentiation.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/modular_exponentiation.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839693035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modular_exponentiation.sv 1 1 " "Found 1 design units, including 1 entities, in source file modular_exponentiation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modular_exponentiation " "Found entity 1: modular_exponentiation" {  } { { "modular_exponentiation.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/modular_exponentiation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693037 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rsa_encrypt.sv(66) " "Verilog HDL information at rsa_encrypt.sv(66): always construct contains both blocking and non-blocking assignments" {  } { { "rsa_encrypt.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/rsa_encrypt.sv" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430839693052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsa_encrypt.sv 1 1 " "Found 1 design units, including 1 entities, in source file rsa_encrypt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rsa_encrypt " "Found entity 1: rsa_encrypt" {  } { { "rsa_encrypt.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/rsa_encrypt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693054 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modular.sv(54) " "Verilog HDL information at modular.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "modular.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/modular.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430839693062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modular.sv 1 1 " "Found 1 design units, including 1 entities, in source file modular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modular " "Found entity 1: modular" {  } { { "modular.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/modular.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsa_decrypt.sv 1 1 " "Found 1 design units, including 1 entities, in source file rsa_decrypt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rsa_decrypt " "Found entity 1: rsa_decrypt" {  } { { "rsa_decrypt.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/rsa_decrypt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693077 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "generate_d.sv(98) " "Verilog HDL information at generate_d.sv(98): always construct contains both blocking and non-blocking assignments" {  } { { "generate_d.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/generate_d.sv" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430839693093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file generate_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generate_d " "Found entity 1: generate_d" {  } { { "generate_d.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/generate_d.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_rsa.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_rsa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_rsa " "Found entity 1: testbench_rsa" {  } { { "testbench_rsa.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/testbench_rsa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_gend.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_gend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_gend " "Found entity 1: testbench_gend" {  } { { "testbench_gend.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/testbench_gend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_decrypt.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_decrypt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_decrypt " "Found entity 1: testbench_decrypt" {  } { { "testbench_decrypt.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/testbench_decrypt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phi_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file phi_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phi_gen " "Found entity 1: phi_gen" {  } { { "phi_gen.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/phi_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_gen " "Found entity 1: n_gen" {  } { { "n_gen.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/n_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modular_exponentiation_nosm.sv 1 1 " "Found 1 design units, including 1 entities, in source file modular_exponentiation_nosm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modular_exponentiation_nosm " "Found entity 1: modular_exponentiation_nosm" {  } { { "modular_exponentiation_nosm.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/modular_exponentiation_nosm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modular_nosm.sv 1 1 " "Found 1 design units, including 1 entities, in source file modular_nosm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modular_nosm " "Found entity 1: modular_nosm" {  } { { "modular_nosm.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/modular_nosm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsa_encrypt_nosm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rsa_encrypt_nosm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rsa_encrypt_nosm " "Found entity 1: rsa_encrypt_nosm" {  } { { "rsa_encrypt_nosm.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/rsa_encrypt_nosm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_modulo.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_modulo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_modulo " "Found entity 1: testbench_modulo" {  } { { "testbench_modulo.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/testbench_modulo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_modexp.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_modexp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_modexp " "Found entity 1: testbench_modexp" {  } { { "testbench_modexp.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/testbench_modexp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693231 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modular_multiplication.sv(81) " "Verilog HDL information at modular_multiplication.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "modular_multiplication.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/modular_multiplication.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1430839693242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "modmult_done MODMULT_DONE modular_multiplication.sv(3) " "Verilog HDL Declaration information at modular_multiplication.sv(3): object \"modmult_done\" differs only in case from object \"MODMULT_DONE\" in the same scope" {  } { { "modular_multiplication.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/modular_multiplication.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1430839693243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modular_multiplication.sv 1 1 " "Found 1 design units, including 1 entities, in source file modular_multiplication.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modular_multiplication " "Found entity 1: modular_multiplication" {  } { { "modular_multiplication.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/modular_multiplication.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_modmult.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_modmult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_modmult " "Found entity 1: testbench_modmult" {  } { { "testbench_modmult.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/testbench_modmult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839693260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839693260 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "decrypt_ready final_project.sv(110) " "Verilog HDL Implicit Net warning at final_project.sv(110): created implicit net for \"decrypt_ready\"" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839693290 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at final_project_soc_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430839693314 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at final_project_soc_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430839693314 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at final_project_soc_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430839693315 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at final_project_soc_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430839693321 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(316) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(316): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430839693327 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(326) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(326): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430839693328 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(336) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(336): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430839693328 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_soc_sdram.v(680) " "Verilog HDL or VHDL warning at final_project_soc_sdram.v(680): conditional expression evaluates to a constant" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1430839693331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430839693670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 final_project.sv(66) " "Verilog HDL assignment warning at final_project.sv(66): truncated value with size 8 to match size of target (6)" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1430839693809 "|final_project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..6\] final_project.sv(15) " "Output port \"LEDG\[7..6\]\" at final_project.sv(15) has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1430839693823 "|final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc final_project_soc:NiosII " "Elaborating entity \"final_project_soc\" for hierarchy \"final_project_soc:NiosII\"" {  } { { "final_project.sv" "NiosII" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839694042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_0 final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"final_project_soc_jtag_uart_0\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "jtag_uart_0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839694206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_0_scfifo_w final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"final_project_soc_jtag_uart_0_scfifo_w\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "the_final_project_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839694235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839697492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839697516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839697519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839697519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839697519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839697519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839697519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839697519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839697519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839697519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839697519 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839697519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839698081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839698081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839698082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839698134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839698134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839698136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839698214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839698214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839698216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839699021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839699021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839699023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839699543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839699543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839699545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839699825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839699825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839699827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839700573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839700573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839700575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_jtag_uart_0_scfifo_r final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"final_project_soc_jtag_uart_0_scfifo_r\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "the_final_project_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839700602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "final_project_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839700901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839700944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839700947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839700947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839700947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839700947 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839700947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839704093 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839704183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839704296 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"final_project_soc:NiosII\|final_project_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839704353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_led final_project_soc:NiosII\|final_project_soc_led:led " "Elaborating entity \"final_project_soc_led\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_led:led\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "led" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839704383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0 final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"final_project_soc_nios2_qsys_0\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "nios2_qsys_0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839704414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_test_bench final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_test_bench:the_final_project_soc_nios2_qsys_0_test_bench " "Elaborating entity \"final_project_soc_nios2_qsys_0_test_bench\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_test_bench:the_final_project_soc_nios2_qsys_0_test_bench\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_test_bench" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839704733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_register_bank_a_module final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a " "Elaborating entity \"final_project_soc_nios2_qsys_0_register_bank_a_module\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "final_project_soc_nios2_qsys_0_register_bank_a" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839704809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839705301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_soc_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"final_project_soc_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705321 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839705321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_61i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_61i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_61i1 " "Found entity 1: altsyncram_61i1" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/altsyncram_61i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839705460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839705460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_61i1 final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_61i1:auto_generated " "Elaborating entity \"altsyncram_61i1\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_61i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_register_bank_b_module final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b " "Elaborating entity \"final_project_soc_nios2_qsys_0_register_bank_b_module\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "final_project_soc_nios2_qsys_0_register_bank_b" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839705936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839706003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_soc_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"final_project_soc_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706006 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839706006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71i1 " "Found entity 1: altsyncram_71i1" {  } { { "db/altsyncram_71i1.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/altsyncram_71i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839706123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839706123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71i1 final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_71i1:auto_generated " "Elaborating entity \"altsyncram_71i1\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_71i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_debug final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839706516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839707623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839707657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839707657 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839707657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_ocimem final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_ocimem\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839707661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_ociram_sp_ram_module final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"final_project_soc_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "final_project_soc_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839707791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839708664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839708730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_soc_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"final_project_soc_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839708737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839708737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839708737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839708737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839708737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839708737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839708737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839708737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839708737 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839708737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p7a1 " "Found entity 1: altsyncram_p7a1" {  } { { "db/altsyncram_p7a1.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/altsyncram_p7a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839708849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839708849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p7a1 final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p7a1:auto_generated " "Elaborating entity \"altsyncram_p7a1\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem\|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_p7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839708851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_avalon_reg final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839709264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_break final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_break:the_final_project_soc_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_break\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_break:the_final_project_soc_nios2_qsys_0_nios2_oci_break\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839709337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_xbrk final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839709430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_dbrk final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839709519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_itrace final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839709558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_dtrace final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839709600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_td_mode final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_nios2_oci_dtrace\|final_project_soc_nios2_qsys_0_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_nios2_oci_dtrace\|final_project_soc_nios2_qsys_0_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "final_project_soc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839709659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_fifo final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839709731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839709895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839709961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839709991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_oci_test_bench final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_oci_test_bench:the_final_project_soc_nios2_qsys_0_oci_test_bench " "Elaborating entity \"final_project_soc_nios2_qsys_0_oci_test_bench\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo\|final_project_soc_nios2_qsys_0_oci_test_bench:the_final_project_soc_nios2_qsys_0_oci_test_bench\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710019 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "final_project_soc_nios2_qsys_0_oci_test_bench " "Entity \"final_project_soc_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 2109 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1430839710021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_pib final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_nios2_oci_pib\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_nios2_oci_im final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_im:the_final_project_soc_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"final_project_soc_nios2_qsys_0_nios2_oci_im\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_nios2_oci_im:the_final_project_soc_nios2_qsys_0_nios2_oci_im\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_jtag_debug_module_tck final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"final_project_soc_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "final_project_soc_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839710413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710423 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839710423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_nios2_qsys_0:nios2_qsys_0\|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci\|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_onchip_memory2_0 final_project_soc:NiosII\|final_project_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_project_soc_onchip_memory2_0\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "onchip_memory2_0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project_soc:NiosII\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project_soc:NiosII\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project_soc:NiosII\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839710911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project_soc:NiosII\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project_soc:NiosII\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"final_project_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839710922 ""}  } { { "final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839710922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fod1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fod1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fod1 " "Found entity 1: altsyncram_fod1" {  } { { "db/altsyncram_fod1.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/altsyncram_fod1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839711036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839711036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fod1 final_project_soc:NiosII\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fod1:auto_generated " "Elaborating entity \"altsyncram_fod1\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fod1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839711038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram final_project_soc:NiosII\|final_project_soc_sdram:sdram " "Elaborating entity \"final_project_soc_sdram\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_sdram:sdram\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sdram" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839711307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_input_efifo_module final_project_soc:NiosII\|final_project_soc_sdram:sdram\|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module " "Elaborating entity \"final_project_soc_sdram_input_efifo_module\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_sdram:sdram\|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "the_final_project_soc_sdram_input_efifo_module" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839711471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll final_project_soc:NiosII\|final_project_soc_sdram_pll:sdram_pll " "Elaborating entity \"final_project_soc_sdram_pll\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_sdram_pll:sdram_pll\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sdram_pll" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839711522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_stdsync_sv6 final_project_soc:NiosII\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_soc_sdram_pll_stdsync_sv6\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839711578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_dffpipe_l2c final_project_soc:NiosII\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_stdsync_sv6:stdsync2\|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839711627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sdram_pll_altpll_lqa2 final_project_soc:NiosII\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"final_project_soc_sdram_pll_altpll_lqa2\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_sdram_pll:sdram_pll\|final_project_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "sd1" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839711684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_sysid_qsys_0 final_project_soc:NiosII\|final_project_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_project_soc_sysid_qsys_0\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "sysid_qsys_0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839711895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_to_hw_port final_project_soc:NiosII\|final_project_soc_to_hw_port:to_hw_port " "Elaborating entity \"final_project_soc_to_hw_port\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_to_hw_port:to_hw_port\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "to_hw_port" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839711914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_to_hw_sig final_project_soc:NiosII\|final_project_soc_to_hw_sig:to_hw_sig " "Elaborating entity \"final_project_soc_to_hw_sig\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_to_hw_sig:to_hw_sig\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "to_hw_sig" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839711964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_to_sw_port final_project_soc:NiosII\|final_project_soc_to_sw_port:to_sw_port " "Elaborating entity \"final_project_soc_to_sw_port\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_to_sw_port:to_sw_port\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "to_sw_port" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839712058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_to_sw_sig final_project_soc:NiosII\|final_project_soc_to_sw_sig:to_sw_sig " "Elaborating entity \"final_project_soc_to_sw_sig\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_to_sw_sig:to_sw_sig\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "to_sw_sig" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839712143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0 final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_soc_mm_interconnect_0\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "mm_interconnect_0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839712248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839713404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839713445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839713549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839713591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839713638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839713702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839713760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839713808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839713899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839713953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839714065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839714109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839714160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent_rsp_fifo" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 1966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839714210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839714358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839714473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839714560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 2627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839714824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router " "Elaborating entity \"final_project_soc_mm_interconnect_0_router\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839714967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_default_decode final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router:router\|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_001 final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_001\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_001_default_decode final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_001:router_001\|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_002 final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_002\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_002_default_decode final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_002:router_002\|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_006 final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_006\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_006:router_006\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_006" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_006_default_decode final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_006:router_006\|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_006_default_decode\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_006:router_006\|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_007 final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_007\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_007:router_007\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "router_007" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_router_007_default_decode final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_007:router_007\|final_project_soc_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"final_project_soc_mm_interconnect_0_router_007_default_decode\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_router_007:router_007\|final_project_soc_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter_13_1" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only_13_1 final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1 " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only_13_1\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1\|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_demux final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_demux_001 final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_mux final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839715911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_cmd_mux_004 final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"final_project_soc_mm_interconnect_0_cmd_mux_004\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839716020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_demux final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839716345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_demux_004 final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_demux_004\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 3949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839716414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_mux final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839716508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839716694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839716787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_mm_interconnect_0_rsp_mux_001 final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"final_project_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839716918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839716999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839717021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839717075 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430839717102 "|final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1430839717102 "|final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839717202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839717308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839717345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_soc_irq_mapper final_project_soc:NiosII\|final_project_soc_irq_mapper:irq_mapper " "Elaborating entity \"final_project_soc_irq_mapper\" for hierarchy \"final_project_soc:NiosII\|final_project_soc_irq_mapper:irq_mapper\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "irq_mapper" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839717632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:NiosII\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:NiosII\|altera_reset_controller:rst_controller\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839717653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_soc:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_soc:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839717684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project_soc:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project_soc:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_project_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839717733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project_soc:NiosII\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project_soc:NiosII\|altera_reset_controller:rst_controller_001\"" {  } { { "final_project_soc/synthesis/final_project_soc.v" "rst_controller_001" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839717850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_module io_module:io_module0 " "Elaborating entity \"io_module\" for hierarchy \"io_module:io_module0\"" {  } { { "final_project.sv" "io_module0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839717899 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "io_module.sv(102) " "Verilog HDL Case Statement information at io_module.sv(102): all case item expressions in this case statement are onehot" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1430839717902 "|final_project|io_module:io_module0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ciphertext io_module.sv(86) " "Verilog HDL Always Construct warning at io_module.sv(86): inferring latch(es) for variable \"ciphertext\", which holds its previous value in one or more paths through the always construct" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1430839717907 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[0\] io_module.sv(86) " "Inferred latch for \"ciphertext\[0\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717988 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[1\] io_module.sv(86) " "Inferred latch for \"ciphertext\[1\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717988 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[2\] io_module.sv(86) " "Inferred latch for \"ciphertext\[2\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717988 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[3\] io_module.sv(86) " "Inferred latch for \"ciphertext\[3\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717989 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[4\] io_module.sv(86) " "Inferred latch for \"ciphertext\[4\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717989 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[5\] io_module.sv(86) " "Inferred latch for \"ciphertext\[5\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717989 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[6\] io_module.sv(86) " "Inferred latch for \"ciphertext\[6\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717989 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[7\] io_module.sv(86) " "Inferred latch for \"ciphertext\[7\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717989 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[8\] io_module.sv(86) " "Inferred latch for \"ciphertext\[8\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717989 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[9\] io_module.sv(86) " "Inferred latch for \"ciphertext\[9\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717989 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[10\] io_module.sv(86) " "Inferred latch for \"ciphertext\[10\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717990 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[11\] io_module.sv(86) " "Inferred latch for \"ciphertext\[11\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717990 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[12\] io_module.sv(86) " "Inferred latch for \"ciphertext\[12\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717990 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[13\] io_module.sv(86) " "Inferred latch for \"ciphertext\[13\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717990 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[14\] io_module.sv(86) " "Inferred latch for \"ciphertext\[14\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717990 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[15\] io_module.sv(86) " "Inferred latch for \"ciphertext\[15\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717990 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[16\] io_module.sv(86) " "Inferred latch for \"ciphertext\[16\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717990 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[17\] io_module.sv(86) " "Inferred latch for \"ciphertext\[17\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717991 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[18\] io_module.sv(86) " "Inferred latch for \"ciphertext\[18\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717991 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[19\] io_module.sv(86) " "Inferred latch for \"ciphertext\[19\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717991 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[20\] io_module.sv(86) " "Inferred latch for \"ciphertext\[20\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717991 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[21\] io_module.sv(86) " "Inferred latch for \"ciphertext\[21\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717991 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[22\] io_module.sv(86) " "Inferred latch for \"ciphertext\[22\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717991 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[23\] io_module.sv(86) " "Inferred latch for \"ciphertext\[23\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717991 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[24\] io_module.sv(86) " "Inferred latch for \"ciphertext\[24\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717992 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[25\] io_module.sv(86) " "Inferred latch for \"ciphertext\[25\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717992 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[26\] io_module.sv(86) " "Inferred latch for \"ciphertext\[26\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717992 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[27\] io_module.sv(86) " "Inferred latch for \"ciphertext\[27\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717992 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[28\] io_module.sv(86) " "Inferred latch for \"ciphertext\[28\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717992 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[29\] io_module.sv(86) " "Inferred latch for \"ciphertext\[29\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717992 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[30\] io_module.sv(86) " "Inferred latch for \"ciphertext\[30\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717992 "|final_project|io_module:io_module0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ciphertext\[31\] io_module.sv(86) " "Inferred latch for \"ciphertext\[31\]\" at io_module.sv(86)" {  } { { "io_module.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430839717993 "|final_project|io_module:io_module0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prime_checker_sv prime_checker_sv:prime_checker_sv0 " "Elaborating entity \"prime_checker_sv\" for hierarchy \"prime_checker_sv:prime_checker_sv0\"" {  } { { "final_project.sv" "prime_checker_sv0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839718169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phi_gen phi_gen:phi_gen0 " "Elaborating entity \"phi_gen\" for hierarchy \"phi_gen:phi_gen0\"" {  } { { "final_project.sv" "phi_gen0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839718226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_sm phi_gen:phi_gen0\|multiplier_sm:phi_multiplier " "Elaborating entity \"multiplier_sm\" for hierarchy \"phi_gen:phi_gen0\|multiplier_sm:phi_multiplier\"" {  } { { "phi_gen.sv" "phi_multiplier" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/phi_gen.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839718279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_gen n_gen:n_gen0 " "Elaborating entity \"n_gen\" for hierarchy \"n_gen:n_gen0\"" {  } { { "final_project.sv" "n_gen0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839718406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_d generate_d:generate_d0 " "Elaborating entity \"generate_d\" for hierarchy \"generate_d:generate_d0\"" {  } { { "final_project.sv" "generate_d0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839718514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modular_multiplication generate_d:generate_d0\|modular_multiplication:mm0 " "Elaborating entity \"modular_multiplication\" for hierarchy \"generate_d:generate_d0\|modular_multiplication:mm0\"" {  } { { "generate_d.sv" "mm0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/generate_d.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839718625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modular generate_d:generate_d0\|modular_multiplication:mm0\|modular:modular0 " "Elaborating entity \"modular\" for hierarchy \"generate_d:generate_d0\|modular_multiplication:mm0\|modular:modular0\"" {  } { { "modular_multiplication.sv" "modular0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/modular_multiplication.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839718692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsa_encrypt rsa_encrypt:rsa_encrypt0 " "Elaborating entity \"rsa_encrypt\" for hierarchy \"rsa_encrypt:rsa_encrypt0\"" {  } { { "final_project.sv" "rsa_encrypt0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839718757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modular_exponentiation rsa_encrypt:rsa_encrypt0\|modular_exponentiation:me0 " "Elaborating entity \"modular_exponentiation\" for hierarchy \"rsa_encrypt:rsa_encrypt0\|modular_exponentiation:me0\"" {  } { { "rsa_encrypt.sv" "me0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/rsa_encrypt.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839718802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Hex0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Hex0\"" {  } { { "final_project.sv" "Hex0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839718951 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1430839727129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1430839756672 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1430839757880 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1430839782552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1430839782601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1430839782721 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1430839783368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1430839783514 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1430839784471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde12e9b63/alt_sld_fab.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/ip/slde12e9b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839784884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839784884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/ip/slde12e9b63/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839784889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839784889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/ip/slde12e9b63/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839784910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839784910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839784978 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839784978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839784978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/ip/slde12e9b63/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839785007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839785007 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project_soc:NiosII\|final_project_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1430839797864 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1430839797864 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "prime_checker_sv:prime_checker_sv1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"prime_checker_sv:prime_checker_sv1\|Mod0\"" {  } { { "prime_checker_sv.sv" "Mod0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839809078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "prime_checker_sv:prime_checker_sv1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"prime_checker_sv:prime_checker_sv1\|Mod1\"" {  } { { "prime_checker_sv.sv" "Mod1" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839809078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "prime_checker_sv:prime_checker_sv1\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"prime_checker_sv:prime_checker_sv1\|Mod2\"" {  } { { "prime_checker_sv.sv" "Mod2" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839809078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "prime_checker_sv:prime_checker_sv1\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"prime_checker_sv:prime_checker_sv1\|Mod3\"" {  } { { "prime_checker_sv.sv" "Mod3" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839809078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "prime_checker_sv:prime_checker_sv1\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"prime_checker_sv:prime_checker_sv1\|Mod4\"" {  } { { "prime_checker_sv.sv" "Mod4" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839809078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "prime_checker_sv:prime_checker_sv1\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"prime_checker_sv:prime_checker_sv1\|Mod5\"" {  } { { "prime_checker_sv.sv" "Mod5" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839809078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "prime_checker_sv:prime_checker_sv1\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"prime_checker_sv:prime_checker_sv1\|Mod6\"" {  } { { "prime_checker_sv.sv" "Mod6" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839809078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "prime_checker_sv:prime_checker_sv0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"prime_checker_sv:prime_checker_sv0\|Mod0\"" {  } { { "prime_checker_sv.sv" "Mod0" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839809078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "prime_checker_sv:prime_checker_sv0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"prime_checker_sv:prime_checker_sv0\|Mod1\"" {  } { { "prime_checker_sv.sv" "Mod1" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839809078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "prime_checker_sv:prime_checker_sv0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"prime_checker_sv:prime_checker_sv0\|Mod2\"" {  } { { "prime_checker_sv.sv" "Mod2" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839809078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "prime_checker_sv:prime_checker_sv0\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"prime_checker_sv:prime_checker_sv0\|Mod3\"" {  } { { "prime_checker_sv.sv" "Mod3" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839809078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "prime_checker_sv:prime_checker_sv0\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"prime_checker_sv:prime_checker_sv0\|Mod4\"" {  } { { "prime_checker_sv.sv" "Mod4" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839809078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "prime_checker_sv:prime_checker_sv0\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"prime_checker_sv:prime_checker_sv0\|Mod5\"" {  } { { "prime_checker_sv.sv" "Mod5" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839809078 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "prime_checker_sv:prime_checker_sv0\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"prime_checker_sv:prime_checker_sv0\|Mod6\"" {  } { { "prime_checker_sv.sv" "Mod6" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839809078 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1430839809078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod0\"" {  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839811028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod0 " "Instantiated megafunction \"prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839811044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839811044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839811044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839811044 ""}  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839811044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/lpm_divide_1bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839811339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839811339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839811393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839811393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839811507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839811507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839811872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839811872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839812078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839812078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod1\"" {  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839812988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod1 " "Instantiated megafunction \"prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839812999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839812999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839812999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839812999 ""}  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839812999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/lpm_divide_2bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839813091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839813091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839813158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839813158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839813306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839813306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod2\"" {  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839813509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod2 " "Instantiated megafunction \"prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839813511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839813511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839813511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839813511 ""}  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839813511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod3\"" {  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839816878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod3 " "Instantiated megafunction \"prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839816880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839816880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839816880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839816880 ""}  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839816880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839816999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839816999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839817064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839817064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839817178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839817178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod4\"" {  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839817429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod4 " "Instantiated megafunction \"prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839817535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839817535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839817535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839817535 ""}  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839817535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod5\"" {  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839818439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod5 " "Instantiated megafunction \"prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839818440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839818440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839818440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839818440 ""}  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839818440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/lpm_divide_4bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839818533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839818533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839818614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839818614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430839818711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430839818711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod6\"" {  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839818905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod6 " "Instantiated megafunction \"prime_checker_sv:prime_checker_sv1\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839818947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839818947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839818947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430839818947 ""}  } { { "prime_checker_sv.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1430839818947 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1430839824902 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 21 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1430839825422 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1430839825422 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 440 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 354 -1 0 } } { "final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 4172 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3205 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 348 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 3780 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v" 393 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v" 611 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v" 249 -1 0 } } { "final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1430839825654 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1430839825655 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430839835867 "|final_project|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430839835867 "|final_project|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430839835867 "|final_project|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430839835867 "|final_project|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430839835867 "|final_project|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "final_project.sv" "" { Text "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430839835867 "|final_project|DRAM_DQM[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430839835867 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839838066 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "392 " "392 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430839849450 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1430839850852 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1430839850853 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839851206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/output_files/final_project.map.smsg " "Generated suppressed messages file C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1430839853364 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430839859752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430839859752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12630 " "Implemented 12630 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430839867830 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430839867830 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1430839867830 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12338 " "Implemented 12338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430839867830 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1430839867830 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1430839867830 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430839867830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430839868287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 10:31:08 2015 " "Processing ended: Tue May 05 10:31:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430839868287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:23 " "Elapsed time: 00:03:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430839868287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:32 " "Total CPU time (on all processors): 00:02:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430839868287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430839868287 ""}
