
``` systemverilog
if(cfg.pwm_env_cfg.inst_sel == 0) begin
	if(cfg.pwm_env_cfg.common_pin_mux_sel == 0) begin   
		reg32_write(`SYS_CTRL_BASE+)
		
	end

end
else if(cfg.pwm_env_cfg.inst_sel ==1) begin


end
....



```
top.u_dut_top.u_dut.chip_core.A_ssperi_sys_pr_wrap.A_ssperi_sys_pr.A_ssperi_sys.A_ssperi_cdma0.m0_data_rid[4:0]
