#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
<<<<<<< Updated upstream
<<<<<<< Updated upstream
# Start of session at: Tue Feb 10 21:04:23 2026
# Process ID: 12200
# Current directory: D:/ECE385/Lab3/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26288 D:\ECE385\Lab3\Lab3\Lab3.xpr
=======
# Start of session at: Tue Feb 10 22:03:04 2026
# Process ID: 2000
# Current directory: D:/ECE385/Lab3/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6440 D:\ECE385\Lab3\Lab3\Lab3.xpr
>>>>>>> Stashed changes
=======
# Start of session at: Tue Feb 10 22:03:04 2026
# Process ID: 2000
# Current directory: D:/ECE385/Lab3/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6440 D:\ECE385\Lab3\Lab3\Lab3.xpr
>>>>>>> Stashed changes
# Log file: D:/ECE385/Lab3/Lab3/vivado.log
# Journal file: D:/ECE385/Lab3/Lab3\vivado.jou
# Running On: Nakano_Miku, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 16, Host memory: 34282 MB
#-----------------------------------------------------------
start_gui
open_project D:/ECE385/Lab3/Lab3/Lab3.xpr
update_compile_order -fileset sources_1
<<<<<<< Updated upstream
<<<<<<< Updated upstream
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse D:/ECE385/Lab2/sim_sources/testbench.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
=======
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
<<<<<<< Updated upstream
<<<<<<< Updated upstream
=======
=======
>>>>>>> Stashed changes
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
launch_simulation
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source testbench.tcl
refresh_design
refresh_design
close_sim
launch_simulation
source testbench.tcl
close_sim
<<<<<<< Updated upstream
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
