Warnings, critical warnings and errors from synthesis and implementation

Created: 2024-09-13 00:20:29

----SYNTHESIS----
WARNING: [Synth 8-3848] Net vga_out\.rgb in module/entity vga_timing does not have driver. [rtl/vga_timing.sv:17]
WARNING: [Synth 8-6014] Unused sequential element set_x.inc_reg was removed.  [rtl/mouse/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element set_x.x_inter_reg was removed.  [rtl/mouse/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element set_y.inc_reg was removed.  [rtl/mouse/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element set_y.y_inter_reg was removed.  [rtl/mouse/MouseCtl.vhd:520]
WARNING: [Synth 8-7071] port 'xpos' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [rtl/top_vga.sv:53]
WARNING: [Synth 8-7071] port 'ypos' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [rtl/top_vga.sv:53]
WARNING: [Synth 8-7071] port 'zpos' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [rtl/top_vga.sv:53]
WARNING: [Synth 8-7071] port 'middle' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [rtl/top_vga.sv:53]
WARNING: [Synth 8-7071] port 'setx' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [rtl/top_vga.sv:53]
WARNING: [Synth 8-7071] port 'sety' of module 'MouseCtl' is unconnected for instance 'u_mouse_ctl' [rtl/top_vga.sv:53]
WARNING: [Synth 8-7023] instance 'u_mouse_ctl' of module 'MouseCtl' has 16 connections declared, but only 10 given [rtl/top_vga.sv:53]
WARNING: [Synth 8-6014] Unused sequential element vcount_diff2_stage1_reg was removed.  [rtl/LEVEL_1/draw_player_2.sv:61]
WARNING: [Synth 8-6014] Unused sequential element vcount_d1_reg was removed.  [rtl/LEVEL_1/draw_player_1.sv:49]
WARNING: [Synth 8-6014] Unused sequential element hcount_d1_reg was removed.  [rtl/LEVEL_1/draw_player_1.sv:51]
WARNING: [Synth 8-6014] Unused sequential element vcount_diff2_stage1_reg was removed.  [rtl/LEVEL_1/draw_player_1.sv:60]
WARNING: [Synth 8-3848] Net pclk in module/entity top_vga_basys3 does not have driver. [fpga/rtl/top_vga_basys3.sv:64]
WARNING: [Synth 8-7129] Port vga_in\.rgb[11] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[10] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[9] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[8] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[7] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[6] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[5] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[4] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[3] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[2] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[1] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[0] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[11] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[10] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[9] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[8] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[7] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[6] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[5] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[4] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[3] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[2] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[1] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[0] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[11] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[10] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[9] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[8] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[7] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[6] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[5] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[4] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[3] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[2] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[1] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[0] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[11] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[10] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[9] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[8] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[7] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[6] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[5] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[4] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[3] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[2] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[1] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_out\.rgb[0] in module vga_timing is either unconnected or has no load
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'hcount_centered_pipe2_reg' and it is trimmed from '48' to '2' bits. [rtl/LEVEL_1/level_1.sv:59]
WARNING: [Synth 8-3936] Found unconnected internal register 'hcount_centered_pipe2_reg' and it is trimmed from '48' to '17' bits. [rtl/LEVEL_1/level_1.sv:59]
WARNING: [Synth 8-3936] Found unconnected internal register 'hcount_centered_pipe1_reg' and it is trimmed from '3' to '2' bits. [rtl/LEVEL_1/level_1.sv:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'vcount_centered_pipe2_reg' and it is trimmed from '48' to '2' bits. [rtl/LEVEL_1/level_1.sv:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'vcount_centered_pipe2_reg' and it is trimmed from '48' to '17' bits. [rtl/LEVEL_1/level_1.sv:58]
WARNING: [Synth 8-3936] Found unconnected internal register 'vcount_centered_pipe1_reg' and it is trimmed from '3' to '2' bits. [rtl/LEVEL_1/level_1.sv:55]
WARNING: [Synth 8-7129] Port vga_in\.rgb[11] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[10] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[9] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[8] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[7] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[6] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[5] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[4] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[3] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[2] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[1] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[0] in module finish_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[11] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[10] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[9] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[8] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[7] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[6] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[5] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[4] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[3] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[2] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[1] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[0] in module level_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[11] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[10] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[9] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[8] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[7] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[6] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[5] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[4] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[3] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[2] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[1] in module start_screen is either unconnected or has no load
WARNING: [Synth 8-7129] Port vga_in\.rgb[0] in module start_screen is either unconnected or has no load

----IMPLEMENTATION----
WARNING: [Route 35-328] Router estimated timing not met.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_draw_player_1/dist1_stage21 output u_top_vga/u_start_game/u_draw_player_1/dist1_stage21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_draw_player_1/dist1_stage21__0 output u_top_vga/u_start_game/u_draw_player_1/dist1_stage21__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_draw_player_1/dist2_stage21 output u_top_vga/u_start_game/u_draw_player_1/dist2_stage21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_draw_player_2/dist1_stage21 output u_top_vga/u_start_game/u_draw_player_2/dist1_stage21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_draw_player_2/dist1_stage21__0 output u_top_vga/u_start_game/u_draw_player_2/dist1_stage21__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_draw_player_2/dist2_stage21 output u_top_vga/u_start_game/u_draw_player_2/dist2_stage21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/hcount_centered_pipe20 output u_top_vga/u_start_game/u_level_1/hcount_centered_pipe20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5 output u_top_vga/u_start_game/u_level_1/rgb_nxt5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__0 output u_top_vga/u_start_game/u_level_1/rgb_nxt5__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/vcount_centered_pipe20 output u_top_vga/u_start_game/u_level_1/vcount_centered_pipe20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_draw_player_1/dist1_stage21 multiplier stage u_top_vga/u_start_game/u_draw_player_1/dist1_stage21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_draw_player_1/dist1_stage21__0 multiplier stage u_top_vga/u_start_game/u_draw_player_1/dist1_stage21__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_draw_player_1/dist2_stage21 multiplier stage u_top_vga/u_start_game/u_draw_player_1/dist2_stage21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_draw_player_2/dist1_stage21 multiplier stage u_top_vga/u_start_game/u_draw_player_2/dist1_stage21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_draw_player_2/dist1_stage21__0 multiplier stage u_top_vga/u_start_game/u_draw_player_2/dist1_stage21__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_draw_player_2/dist2_stage21 multiplier stage u_top_vga/u_start_game/u_draw_player_2/dist2_stage21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/hcount_centered_pipe20 multiplier stage u_top_vga/u_start_game/u_level_1/hcount_centered_pipe20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/rgb_nxt5__0 multiplier stage u_top_vga/u_start_game/u_level_1/rgb_nxt5__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP u_top_vga/u_start_game/u_level_1/vcount_centered_pipe20 multiplier stage u_top_vga/u_start_game/u_level_1/vcount_centered_pipe20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
