module riscv_alu (
    input  logic [31:0] a,           
    input  logic [31:0] b,           
    input  logic [3:0]  alu_control, // 4-bit Control Signal (Opcode)
    output logic [31:0] result,      
    output logic        zero         // High if result is exactly 0
);

    always_comb begin
        case (alu_control)
            4'b0000: result = a + b;                                  // ADD
            4'b1000: result = a - b;                                  // SUB
            4'b0001: result = a << b[4:0];                            // SLL (Shift Left Logical)
            4'b0010: result = $signed(a) < $signed(b) ? 32'd1 : 32'd0; // SLT (Set Less Than - Signed)
            4'b0011: result = a < b ? 32'd1 : 32'd0;                  // SLTU (Set Less Than - Unsigned)
            4'b0100: result = a ^ b;                                  // XOR
            4'b0101: result = a >> b[4:0];                            // SRL (Shift Right Logical)
            4'b1101: result = $signed(a) >>> b[4:0];                  // SRA (Shift Right Arithmetic)
            4'b0110: result = a | b;                                  // OR
            4'b0111: result = a & b;                                  // AND
            default: result = 32'd0;                                  
        endcase
    end

    // zero flag
    assign zero = (result == 32'd0);

endmodule
