
*** Running vivado
    with args -log NV_NVDLA_CSC_pra_cell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NV_NVDLA_CSC_pra_cell.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source NV_NVDLA_CSC_pra_cell.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/utils_1/imports/synth_1/top_design.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/utils_1/imports/synth_1/top_design.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top NV_NVDLA_CSC_pra_cell -part xc7z020clg400-1 -gated_clock_conversion auto -keep_equivalent_registers
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7120 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 992.660 ; gain = 235.574
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSC_pra_cell' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSC_PRA_CELL_pipe_p1' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v:537]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSC_PRA_CELL_pipe_p1' (1#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v:537]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSC_PRA_CELL_pipe_p2' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v:742]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSC_PRA_CELL_pipe_p2' (2#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v:742]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSC_PRA_CELL_pipe_p3' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v:947]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSC_PRA_CELL_pipe_p3' (3#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v:947]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_HLS_shiftrightsu' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v:9]
	Parameter IN_WIDTH bound to: 18 - type: integer 
	Parameter OUT_WIDTH bound to: 16 - type: integer 
	Parameter SHIFT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_HLS_shiftrightsu' (4#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_HLS_shiftrightsu__parameterized0' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v:9]
	Parameter IN_WIDTH bound to: 18 - type: integer 
	Parameter OUT_WIDTH bound to: 8 - type: integer 
	Parameter SHIFT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_HLS_shiftrightsu__parameterized0' (4#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v:9]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSC_PRA_CELL_pipe_p4' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v:1152]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSC_PRA_CELL_pipe_p4' (5#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v:1152]
INFO: [Synth 8-6157] synthesizing module 'NV_NVDLA_CSC_PRA_CELL_pipe_p5' [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v:1363]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSC_PRA_CELL_pipe_p5' (6#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v:1363]
INFO: [Synth 8-6155] done synthesizing module 'NV_NVDLA_CSC_pra_cell' (7#1) [D:/uni/2019-2020/thesis/cogitantium/nvdla/hw/outdir/nv_small/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1066.734 ; gain = 309.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1066.734 ; gain = 309.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1066.734 ; gain = 309.648
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1066.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'enable'. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_out'. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/uni/2019-2020/thesis/cogitantium/board_documentation/pynq-z2_v1.0.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1174.313 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1179.230 ; gain = 4.918
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1179.230 ; gain = 422.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1179.230 ; gain = 422.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1179.230 ; gain = 422.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.srcs/utils_1/imports/synth_1/top_design.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1179.230 ; gain = 422.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1179.230 ; gain = 422.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1179.230 ; gain = 422.145
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 



Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 12    
	   2 Input     18 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 12    
	   2 Input     17 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 16    
+---Registers : 
	              512 Bit    Registers := 2     
	              288 Bit    Registers := 2     
	              272 Bit    Registers := 2     
	              256 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    288 Bit        Muxes := 1     
	   2 Input    272 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 16    
	   3 Input      8 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NV_NVDLA_CSC_pra_cell 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 12    
	   2 Input     18 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 12    
	   2 Input     17 Bit       Adders := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
Module NV_NVDLA_CSC_PRA_CELL_pipe_p1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CSC_PRA_CELL_pipe_p2 
Detailed RTL Component Info : 
+---Registers : 
	              272 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    272 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CSC_PRA_CELL_pipe_p3 
Detailed RTL Component Info : 
+---Registers : 
	              288 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    288 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_HLS_shiftrightsu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module NV_NVDLA_HLS_shiftrightsu__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module NV_NVDLA_CSC_PRA_CELL_pipe_p4 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module NV_NVDLA_CSC_PRA_CELL_pipe_p5 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1179.230 ; gain = 422.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1179.230 ; gain = 422.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1179.230 ; gain = 422.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1230.961 ; gain = 473.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Gated Clock Conversion
---------------------------------------------------------------------------------
Gated Clock Conversion mode: auto
Starting Gated Clock analysis for module 'NV_NVDLA_CSC_pra_cell'
[INFO] Found 0 combinational gated clocks in this module ('NV_NVDLA_CSC_pra_cell')
End Gated Clock analysis for module 'NV_NVDLA_CSC_pra_cell'
-----------------------------------------------

Report Gated Clocks: 
+-+---------------------+-----------+------------+---------+--------+--------+------+
| |Gated Clock net name |Clock Name |Gating Type |#FF/SRLs |#RAMs_A |#RAMs_B |#DSPs |
+-+---------------------+-----------+------------+---------+--------+--------+------+
+-+---------------------+-----------+------------+---------+--------+--------+------+
---------------------------------------------------------------------------------
End Gated Clock Conversion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1236.738 ; gain = 479.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1236.738 ; gain = 479.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1236.738 ; gain = 479.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1236.738 ; gain = 479.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1236.738 ; gain = 479.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1236.738 ; gain = 479.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   224|
|3     |LUT1   |     9|
|4     |LUT2   |   567|
|5     |LUT3   |   944|
|6     |LUT4   |   757|
|7     |LUT5   |   532|
|8     |LUT6   |  1328|
|9     |FDCE   |    10|
|10    |FDPE   |    15|
|11    |FDRE   |  2528|
|12    |FDSE   |   640|
|13    |IBUF   |   264|
|14    |OBUF   |   258|
+------+-------+------+

Report Instance Areas: 
+------+----------+------------------------------+------+
|      |Instance  |Module                        |Cells |
+------+----------+------------------------------+------+
|1     |top       |                              |  8077|
|2     |  pipe_p1 |NV_NVDLA_CSC_PRA_CELL_pipe_p1 |  1117|
|3     |  pipe_p2 |NV_NVDLA_CSC_PRA_CELL_pipe_p2 |  1181|
|4     |  pipe_p3 |NV_NVDLA_CSC_PRA_CELL_pipe_p3 |  3033|
|5     |  pipe_p4 |NV_NVDLA_CSC_PRA_CELL_pipe_p4 |  1698|
|6     |  pipe_p5 |NV_NVDLA_CSC_PRA_CELL_pipe_p5 |   521|
+------+----------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1236.738 ; gain = 479.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1236.738 ; gain = 367.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1236.738 ; gain = 479.652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1247.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1247.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 6 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1247.309 ; gain = 784.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1247.309 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/uni/2019-2020/thesis/cogitantium/nvdla/project_2/project_2.runs/synth_1/NV_NVDLA_CSC_pra_cell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NV_NVDLA_CSC_pra_cell_utilization_synth.rpt -pb NV_NVDLA_CSC_pra_cell_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  2 12:09:53 2020...
