setting auto_restore_mw_cel_lib_setup true
Initializing gui preferences from file  /u/vinays/.synopsys_dv_prefs.tcl
dc_shell> set top_design fifo1_sramb
fifo1_sramb
dc_shell> source ../scripts/dc.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sramb.sv
set slow_corner "ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v"
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_target "ss0p95v125c" 
ss0p95v125c
#set synth_corners_target "ss0p95v125c" 
set synth_corners_slow $slow_corner
ss0p95v125c_2p25v ss0p95v125c ss0p75v125c_i0p75v
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "$lib_dir/io_std/db_nldm $lib_dir/sram_lp/db_nldm $lib_dir/pll/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm
set ndm_types "$lib_dir/stdcell_hvt/ndm $lib_dir/stdcell_hvt/ndm $lib_dir/sram_lp/ndm $lib_dir/io_std/ndm  $lib_dir/pll/ndm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/ndm /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/ndm  /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/ndm
set lib_types_target "$lib_dir/stdcell_hvt/db_nldm"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sramlp_ saed32io_wb_ saed32pll_
set sub_lib_type_target "saed32hvt_"
saed32hvt_
set lef_types [list $lib_dir/stdcell_hvt/lef  $lib_dir/stdcell_hvt/lef $lib_dir/stdcell_lvt/lef $lib_dir/sram_lp/lef/ $lib_dir/io_std/lef $lib_dir/pll/lef ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/lef/ /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/lef /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/lef
set sub_lef_type "saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef"
saed32nm_?vt_*.lef saed32_sramlp_*.lef saed32io_std_wb saed32_PLL.lef
set mwlib_types [list $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_hvt/milkyway $lib_dir/stdcell_lvt/milkyway  $lib_dir/io_std/milkyway $lib_dir/sram_lp/milkyway $lib_dir/pll/milkyway  ]
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/milkyway /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/milkyway
set sub_mwlib_type "saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*"
saed32nm_?vt_* SRAM32NM saed32io_wb_* SAED32_PLL_FR*
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/u/vinays/ECE581-2024/lab2-Vinaysshetty/
set FCL 0
0
set split_constraints 0
0
Warning: No designs to list. (UID-275)
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Warning: Defining design library 'WORK' at directory '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/work/WORK_autoread'. (AUTOREAD-107)
Information: Adding '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.  (AUTOREAD-100)
Information: Scanning file { fifo1_sramb.sv }. (AUTOREAD-303)
Compiling source file /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/dw_foundation.sldb'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/pkgs/synopsys/2020/design_compiler/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'saed32sramlp_ss0p75v125c_i0p75v'
  Loading link library 'saed32pll_ss0p95v125c_2p25v'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine fifo1_sramb line 19 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo1_sramb)
Elaborated 1 design.
Current design is now 'fifo1_sramb'.
Information: Building the design 'sync_r2w'. (HDL-193)

Inferred memory devices in process
        in routine sync_r2w line 145 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wq2_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wq1_rptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_r2w)
Information: Building the design 'sync_w2r'. (HDL-193)

Inferred memory devices in process
        in routine sync_w2r line 156 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rq2_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rq1_wptr_reg     | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sync_w2r)
Information: Building the design 'fifomem' instantiated from design 'fifo1_sramb' with
        the parameters "8,10". (HDL-193)
Warning:  /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv:71: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv:86: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 69 in file
        '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            71            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 84 in file
        '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            86            |    auto/auto     |
===============================================
Presto compilation completed successfully. (fifomem_DATASIZE8_ADDRSIZE10)
Information: Building the design 'rptr_empty' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 175 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      rptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rptr_empty_ADDRSIZE10 line 186 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rempty_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rptr_empty_ADDRSIZE10)
Information: Building the design 'wptr_full' instantiated from design 'fifo1_sramb' with
        the parameters "10". (HDL-193)

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 203 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wbin_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wptr_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine wptr_full_ADDRSIZE10 line 218 in file
                '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/rtl/fifo1_sramb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wfull_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wptr_full_ADDRSIZE10)
#####################################################
proc insert_io { port side} {
  set this_io io_${side}_${port}
  if {  $side == "t"   } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "b"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if {  $side == "r"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  if { $side == "l"  } {
   if { [get_attribute [get_ports $port ] direction ] == "in" } {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/I1025_NS
   } else {
    create_cell $this_io saed32io_wb_ss0p95v125c_2p25v/D8I1025_NS
   }
  }
  set pins [ get_pins -of_obj [ get_net $port ] ]
  foreach_in i $pins { disconnect_net [get_net $port ] $i }
  set port_net [get_nets -quiet $port ]

  # If only a port is created, the related net is not created and connected to the port.  Do that here.
  if { [sizeof_collection $port_net ] == 0 } { 
      create_net $port 
      connect_net $port [get_ports $port ]
  }

  connect_net [get_net $port ]  $this_io/PADIO
  create_net ${this_io}_net
  foreach_in i $pins { connect_net ${this_io}_net $i }
  #DIN is input to IO_PAD
  #DOUT is output of IO_PAD
  #EN is the IO_PAD enable to output
  if { [get_attribute [get_ports $port ] direction ] == "in" } {
     #connect_net [get_nets  *Logic0* ] ${this_io}/EN 
     connect_net [get_nets  *Logic1* ] ${this_io}/R_EN 
     connect_net ${this_io}_net ${this_io}/DOUT
  } else {
     connect_net [get_nets  *Logic1* ] $this_io/EN 
     #connect_net [get_nets  *Logic0* ] $this_io/R_EN 
     connect_net ${this_io}_net $this_io/DIN
  }
}
####################################################
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
set wclk_period 1.5
1.5
set rclk_period 1.5
1.5
set wclk2x_period [ expr $wclk_period / 2 ]
0.75
create_clock -name "wclk" -period $wclk_period  wclk
1
create_clock -name "rclk" -period $rclk_period rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
# I like set_driving_cell to a std cell from the library.  set_drive works to.
set_clock_transition 0.2{rclk wclk wclk2x}
Error: value '0.2{rclk' for option 'transition' not of type 'float' (CMD-009)
Error: extra positional option 'wclk2x}' (CMD-012)
set_clock_latency 0.1 {rclk wclk wclk2x}
1
set_clock_uncertainty 0.4 {rclk wclk wclk2x}
1
# set_load
set_input_delay 0.2 -max -clock wclk -add_delay [get_ports wdata*]
1
set_input_delay 0.2 -min -clock wclk -add_delay [get_ports wdata*]
1
set_input_delay 0.2 -max -clock wclk -add_delay [get_ports winc]
1
set_input_delay 0.2 -min -clock wclk -add_delay [get_ports winc]
1
set_input_delay 0.2 -max -clock rclk -add_delay [get_ports rinc]
1
set_input_delay 0.2 -min -clock rclk -add_delay [get_ports rinc]
1
set_output_delay 0.8 -max -clock rclk -add_delay [get_ports rdata*]
1
set_output_delay 0.8 -min -clock rclk -add_delay [get_ports rdata*]
1
set_output_delay 0.8 -max -clock rclk -add_delay [get_ports rempty]
1
set_output_delay 0.8 -min -clock rclk -add_delay [get_ports rempty]
1
set_output_delay 0.8 -max -clock wclk -add_delay [get_ports wfull]
1
set_output_delay 0.8 -min -clock wclk -add_delay [get_ports wfull]
1
set_drive 0.02 [get_ports wdata*]
1
set_drive 0.02 [get_ports winc]
1
set_drive 0.02 [get_ports rinc]
1
set_load 0.1 [get_ports rdata*]
1
set_load 0.1 [get_ports rempty]
1
set_load 0.1 [get_ports wfull]
1
#set_max_area 0.0
#set_input_delay 0.00001 -max -clock rclk -add_delay {winc}
#set_input_delay 0.00001 -max -clock wclk -add_delay {winc}
#set_input_delay 0.00001 -max -clock rclk -add_delay [all_inputs]
#set_input_delay 0.00001 -max -clock wclk -add_delay [all_inputs]
#set_input_delay 0.00001 -min -clock rclk -add_delay [all_inputs]
#set_input_delay 0.00001 -min -clock wclk -add_delay [all_inputs]
#set_output_delay 0.00001 -min -clock wclk -add_delay [all_outputs]
#set_output_delay 0.00001 -min -clock rclk -add_delay [all_outputs]
#set_output_delay 0.00001 -max -clock wclk -add_delay [all_outputs]
#set_output_delay 0.00001 -max -clock rclk -add_delay [all_outputs]
#set_drive 0.00001 [all_inputs]
#set_load 0.000001 [all_outputs]
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Current design is 'fifo1_sramb'.
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.3 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 65 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'fifo1_sramb'

Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'fifomem_DATASIZE8_ADDRSIZE10'
  Processing 'wptr_full_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'wptr_full_ADDRSIZE10'. (DDB-72)
Information: In design 'wptr_full_ADDRSIZE10', the register 'wptr_reg_10_' is removed because it is merged to 'wbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'wptr_full_ADDRSIZE10'.
  Processing 'rptr_empty_ADDRSIZE10'
Information: Added key list 'DesignWare' to design 'rptr_empty_ADDRSIZE10'. (DDB-72)
Information: In design 'rptr_empty_ADDRSIZE10', the register 'rptr_reg_10_' is removed because it is merged to 'rbin_reg_10_'. (OPT-1215)
 Implement Synthetic for 'rptr_empty_ADDRSIZE10'.
  Processing 'fifo1_sramb'
  Processing 'sync_w2r'
  Processing 'sync_r2w'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:48  211512.8      0.28       1.6      25.1                           32336218.0000
    0:00:48  211504.6      0.29       1.6      25.1                           32285736.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:00:49  211414.7      0.35       2.5      22.3                           26636514.0000
    0:00:57  211426.6      0.35       1.6      23.1                           26587350.0000
    0:00:57  211426.6      0.35       1.6      23.1                           26587350.0000
    0:00:58  211425.6      0.35       1.6      23.1                           26491234.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%
    0:00:58  211425.6      0.35       1.6      23.1                           26491234.0000
    0:00:58  211415.7      0.32       1.6      23.1                           26419064.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:58  211392.8      0.29       1.6      23.1                           25587462.0000
    0:00:58  211392.8      0.29       1.6      23.1                           25587462.0000
    0:00:58  211392.8      0.29       1.6      23.1                           25587462.0000
    0:00:58  211397.1      0.29       1.5      23.1                           25614558.0000
    0:00:58  211397.1      0.29       1.5      23.1                           25614558.0000
    0:00:59  211398.9      0.25       1.4      23.1                           25636248.0000
    0:01:00  211398.9      0.25       1.4      23.1                           25636248.0000
    0:01:00  211399.2      0.23       1.4      23.1                           25735908.0000
    0:01:00  211399.2      0.23       1.4      23.1                           25735908.0000
    0:01:02  211415.7      0.22       1.3      23.1                           26092190.0000
    0:01:02  211415.7      0.22       1.3      23.1                           26092190.0000
    0:01:09  211424.8      0.26       1.3      23.1                           26325638.0000
    0:01:09  211424.8      0.26       1.3      23.1                           26325638.0000
    0:01:12  211503.9      0.25       1.4      23.1                           27565726.0000
    0:01:12  211503.9      0.25       1.4      23.1                           27565726.0000
    0:01:17  211496.5      0.21       1.3      23.1                           27487468.0000
    0:01:17  211496.5      0.21       1.3      23.1                           27487468.0000
    0:01:24  211580.9      0.19       1.2      23.1                           28811914.0000
    0:01:24  211580.9      0.19       1.2      23.1                           28811914.0000
    0:01:29  211576.5      0.17       1.1      23.1                           28675780.0000
    0:01:29  211576.5      0.17       1.1      23.1                           28675780.0000
    0:01:45  211600.2      0.18       1.2      23.1                           29125244.0000


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:45  211600.2      0.18       1.2      23.1                           29125244.0000
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:01:46  211635.3      0.13       1.6      22.3 rptr_empty/rempty_reg/D   30930102.0000
    0:01:47  211647.2      0.13       1.6      22.3 wptr_full/wfull_reg/D     30988502.0000
    0:01:48  211650.8      0.13       1.6      22.3                           31110908.0000
    0:01:58  211610.3      0.17       1.3      28.7                           28707348.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:58  211610.3      0.17       1.3      28.7                           28707348.0000
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:01:59  211541.7      0.17       1.1      23.1                           26032094.0000
    0:02:01  211547.1      0.15       1.1      23.1                           26252886.0000
    0:02:01  211547.1      0.15       1.1      23.1                           26252886.0000
    0:02:01  211546.3      0.15       1.1      23.1                           26083294.0000
    0:02:01  211546.3      0.15       1.1      23.1                           26083294.0000
    0:02:02  211546.3      0.15       1.1      23.1                           26083294.0000
    0:02:02  211546.3      0.15       1.1      23.1                           26083294.0000
    0:02:02  211545.3      0.15       1.1      23.1                           26064694.0000
    0:02:02  211545.3      0.15       1.1      23.1                           26064694.0000
    0:02:03  211545.3      0.15       1.1      23.1                           26064694.0000
    0:02:03  211545.3      0.15       1.1      23.1                           26064694.0000
    0:02:09  211540.2      0.15       1.1      23.1                           26073858.0000
    0:02:09  211540.2      0.15       1.1      23.1                           26073858.0000
    0:02:31  211599.7      0.15       1.0      23.1                           27777830.0000
    0:02:31  211599.7      0.15       1.0      23.1                           27777830.0000
    0:02:37  211616.2      0.15       1.0      23.1                           28113200.0000
    0:02:37  211616.2      0.15       1.0      23.1                           28113200.0000
    0:02:39  211615.2      0.13       1.0      23.1                           28053950.0000
    0:02:39  211615.2      0.13       1.0      23.1                           28053950.0000
    0:02:46  211625.3      0.16       1.1      23.1                           28180254.0000
    0:02:46  211625.3      0.16       1.1      23.1                           28180254.0000
    0:03:01  211625.1      0.18       1.1      23.1                           28082738.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:03:01  211625.1      0.18       1.1      23.1                           28082738.0000
    0:03:02  211600.7      0.18       1.1      23.1                           26758138.0000
    0:03:02  211594.3      0.18       1.0      23.1                           26760416.0000
    0:03:02  211594.3      0.18       1.0      23.1                           26760416.0000
    0:03:02  211599.2      0.17       1.0      23.1                           26893610.0000
    0:03:03  211606.8      0.14       1.0      23.1 wptr_full/wfull_reg/D     26996574.0000
    0:03:04  211615.2      0.12       0.9      23.1 rptr_empty/rempty_reg/D   27008636.0000
    0:03:05  211648.5      0.12       1.5      22.3                           29112090.0000
    0:03:11  211635.8      0.15       1.0      23.1                           27527810.0000
    0:03:11  211635.8      0.15       1.0      23.1                           27527810.0000
    0:03:11  211635.8      0.15       1.0      23.1                           27527810.0000
    0:03:11  211635.8      0.15       1.0      23.1                           27527810.0000
    0:03:11  211635.8      0.15       1.0      23.1                           27527810.0000
    0:03:11  211627.6      0.15       1.0      23.1                           26908504.0000
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram_lp/db_nldm/saed32sramlp_ss0p75v125c_i0p75v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/pll/db_nldm/saed32pll_ss0p95v125c_2p25v.db'
Loading db file '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
Writing verilog file '/u/vinays/ECE581-2024/lab2-Vinaysshetty/syn/outputs/fifo1_sramb.dc.vg'.
Writing ddc file '../outputs/fifo1_sramb.dc.ddc'.
1
dc_shell> ls -lrt
total 6947
-rwx------. 1 vinays them     444 Jan 19 12:17 genus_startup.tcl
-rwx------. 1 vinays them    1630 Jan 19 12:17 .synopsys_dc.setup
-rwx------. 1 vinays them      46 Jan 19 12:17 .gitignore
drwx------. 7 vinays them       7 Jan 19 12:17 ..
-rw-------. 1 vinays them   44330 Jan 19 12:22 dc_shell.log.2024-01-19_12-17
-rw-------. 1 vinays them  304277 Jan 19 12:22 dc_shell.cmd.2024-01-19_12-17
-rw-------. 1 vinays them   44751 Jan 19 13:05 dc_shell.log.2024-01-19_12-26_initial
-rw-------. 1 vinays them  304492 Jan 19 13:05 dc_shell.cmd.2024-01-19_12-26
drwx------. 2 vinays them       4 Jan 20 16:36 alib-52
-rw-------. 1 vinays them   35039 Jan 20 16:37 dc_shell.log.2024-01-20_16-32
-rw-------. 1 vinays them  303479 Jan 20 16:37 dc_shell.cmd.2024-01-20_16-32
-rw-------. 1 vinays them   82818 Jan 20 16:41 dc_shell.log.2024-01-20_16-40
-rw-------. 1 vinays them  304239 Jan 20 16:41 dc_shell.cmd.2024-01-20_16-40
-rw-------. 1 vinays them   84352 Jan 20 20:02 dc_shell.log.2024-01-20_19-59
-rw-------. 1 vinays them  304264 Jan 20 20:02 dc_shell.cmd.2024-01-20_19-59
-rw-------. 1 vinays them  221502 Jan 21 03:42 dc_shell.log.2024-01-20_20-02_______
-rw-------. 1 vinays them  255266 Jan 21 14:48 dc_shell.log.2024-01-20_20-02
-rw-------. 1 vinays them 1690290 Jan 21 14:48 dc_shell.cmd.2024-01-20_20-02
-rw-------. 1 vinays them   95396 Jan 21 14:51 dc_shell.log.2024-01-21_14-49
-rw-------. 1 vinays them  310948 Jan 21 14:51 dc_shell.cmd.2024-01-21_14-49
-rw-------. 1 vinays them   83818 Jan 21 14:57 dc_shell.log.2024-01-21_14-55
-rw-------. 1 vinays them  304560 Jan 21 14:57 dc_shell.cmd.2024-01-21_14-55
-rw-------. 1 vinays them 1686261 Jan 21 22:51 dc_shell.cmd.2024-01-21_14-59
-rw-------. 1 vinays them  216235 Jan 21 22:51 dc_shell.log.2024-01-21_14-59
-rw-------. 1 vinays them  194963 Jan 22 01:23 dc_shell.log.2024-01-21_22-51
-rw-------. 1 vinays them  305260 Jan 22 01:23 dc_shell.cmd.2024-01-21_22-51
-rw-------. 1 vinays them  100491 Jan 22 01:28 dc_shell.log.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:28 dc_shell.cmd.2024-01-22_01-24
-rw-------. 1 vinays them  304393 Jan 22 01:29 dc_shell.cmd.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them  100491 Jan 22 01:29 dc_shell.log.2024-01-22_01-24_initial_ref
-rw-------. 1 vinays them 1687777 Jan 22 03:05 dc_shell.cmd.2024-01-22_02-19
-rw-------. 1 vinays them  980933 Jan 22 03:05 dc_shell.log.2024-01-22_02-19
-rw-------. 1 vinays them   76089 Jan 22 05:06 dc_shell.log.2024-01-22_03-05
-rw-------. 1 vinays them  306461 Jan 22 05:06 dc_shell.cmd.2024-01-22_03-05
-rw-------. 1 vinays them   88458 Jan 22 05:13 dc_shell.log.2024-01-22_05-06
-rw-------. 1 vinays them  304490 Jan 22 05:13 dc_shell.cmd.2024-01-22_05-06
-rw-------. 1 vinays them  794690 Jan 23 14:31 dc_shell.log.2024-01-22_10-19
-rw-------. 1 vinays them  307903 Jan 23 14:31 dc_shell.cmd.2024-01-22_10-19
-rw-------. 1 vinays them   65592 Jan 23 14:40 dc_shell.log.2024-01-23_14-34
-rw-------. 1 vinays them  314674 Jan 23 14:40 dc_shell.cmd.2024-01-23_14-34
-rw-------. 1 vinays them   68789 Jan 23 17:15 dc_shell.log.2024-01-23_17-03
-rw-------. 1 vinays them  305652 Jan 23 17:15 dc_shell.cmd.2024-01-23_17-03
-rw-------. 1 vinays them   48123 Jan 23 17:16 dc_shell.log.2024-01-23_17-15
-rw-------. 1 vinays them  305545 Jan 23 17:16 dc_shell.cmd.2024-01-23_17-15
-rw-------. 1 vinays them  124217 Jan 23 17:22 dc_shell.log.2024-01-23_17-16
-rw-------. 1 vinays them  305896 Jan 23 17:22 dc_shell.cmd.2024-01-23_17-16
-rw-------. 1 vinays them   37497 Jan 23 17:25 dc_shell.log.2024-01-23_17-22
-rw-------. 1 vinays them  305530 Jan 23 17:25 dc_shell.cmd.2024-01-23_17-22
-rw-------. 1 vinays them   42102 Jan 23 17:30 dc_shell.log.2024-01-23_17-25
-rw-------. 1 vinays them  305538 Jan 23 17:30 dc_shell.cmd.2024-01-23_17-25
-rw-------. 1 vinays them   47011 Jan 23 17:37 dc_shell.log.2024-01-23_17-30
-rw-------. 1 vinays them  306170 Jan 23 17:37 dc_shell.cmd.2024-01-23_17-30
-rw-------. 1 vinays them   56798 Jan 23 17:57 dc_shell.log.2024-01-23_17-37
-rw-------. 1 vinays them  305859 Jan 23 17:57 dc_shell.cmd.2024-01-23_17-37
-rw-------. 1 vinays them   37746 Jan 23 18:01 dc_shell.log.2024-01-23_17-57
-rw-------. 1 vinays them  305504 Jan 23 18:01 dc_shell.cmd.2024-01-23_17-57
-rw-------. 1 vinays them   40079 Jan 23 18:05 dc_shell.log.2024-01-23_18-01
-rw-------. 1 vinays them  305545 Jan 23 18:05 dc_shell.cmd.2024-01-23_18-01
-rw-------. 1 vinays them   40748 Jan 23 18:12 dc_shell.log.2024-01-23_18-06
-rw-------. 1 vinays them  305546 Jan 23 18:12 dc_shell.cmd.2024-01-23_18-06
-rw-------. 1 vinays them   66258 Jan 23 18:19 dc_shell.log.2024-01-23_18-12
-rw-------. 1 vinays them  305567 Jan 23 18:19 dc_shell.cmd.2024-01-23_18-12
-rw-------. 1 vinays them  319000 Jan 23 18:24 dc_shell.cmd.2024-01-23_18-19
-rw-------. 1 vinays them   54227 Jan 23 18:24 dc_shell.log.2024-01-23_18-19
-rw-------. 1 vinays them   37873 Jan 23 18:40 dc_shell.log.2024-01-23_18-25
-rw-------. 1 vinays them  305476 Jan 23 18:40 dc_shell.cmd.2024-01-23_18-25
-rw-------. 1 vinays them   43964 Jan 23 18:52 dc_shell.log.2024-01-23_18-41_fifo1_sramb_final
-rw-------. 1 vinays them  305741 Jan 23 18:52 dc_shell.cmd.2024-01-23_18-41_fifo1_sramb_final
-rw-------. 1 vinays them   44350 Jan 23 18:52 dc_shell.log.2024-01-23_18-41
-rw-------. 1 vinays them  305746 Jan 23 18:52 dc_shell.cmd.2024-01-23_18-41
-rw-------. 1 vinays them     843 Jan 23 18:55 genus.log
drwx------. 3 vinays them       3 Jan 23 18:56 fv
-rw-------. 1 vinays them   44947 Jan 23 19:09 genus.log.24-01-23_18-01
-rw-------. 1 vinays them     886 Jan 23 19:09 genus.cmd.24-01-23_18-01
-rw-------. 1 vinays them     843 Jan 23 19:10 genus.log1
-rw-------. 1 vinays them     843 Jan 23 19:27 genus.log2
-rw-------. 1 vinays them     842 Jan 23 19:39 genus.log3
-rw-------. 1 vinays them   12129 Jan 23 19:39 .rs_vinays.tstamp
-rw-------. 1 vinays them     720 Jan 23 19:56 genus.cmd.24-01-23_19-01
-rw-------. 1 vinays them  177415 Jan 23 19:56 genus.log.24-01-23_19-01
-rw-------. 1 vinays them   45467 Jan 24 05:01 dc_shell.log.2024-01-23_14-42
-rw-------. 1 vinays them  305561 Jan 24 05:01 dc_shell.cmd.2024-01-23_14-42
-rw-------. 1 vinays them    8448 Jan 24 05:06 default.svf
drwx------. 2 vinays them      26 Jan 24 05:06 WORK_autoread
drwx------. 5 vinays them      89 Jan 24 05:09 .
-rw-------. 1 vinays them     355 Jan 24 05:09 .fifo1_sramb_3969.cmvd
-rw-------. 1 vinays them    9706 Jan 24 05:09 filenames.log
-rw-------. 1 vinays them  307886 Jan 24 05:10 dc_shell.cmd.2024-01-24_05-06
-rw-------. 1 vinays them   33783 Jan 24 05:10 dc_shell.log.2024-01-24_05-06
dc_shell> report_qor
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:10:30 2024
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.88
  Critical Path Slack:          -0.15
  Critical Path Clk Period:      1.50
  Total Negative Slack:         -0.49
  No. of Violating Paths:       10.00
  Worst Hold Violation:         -0.13
  Total Hold Violation:         -1.04
  No. of Hold Violations:        8.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.34
  Critical Path Slack:          -0.04
  Critical Path Clk Period:      1.50
  Total Negative Slack:         -0.31
  No. of Violating Paths:        8.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.99
  Critical Path Slack:          -0.09
  Critical Path Clk Period:      1.50
  Total Negative Slack:         -0.09
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.43
  Total Hold Violation:        -23.86
  No. of Hold Violations:       71.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          1.01
  Critical Path Slack:          -0.08
  Critical Path Clk Period:      1.50
  Total Negative Slack:         -0.08
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.44
  Total Hold Violation:        -52.71
  No. of Hold Violations:      137.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                551
  Buf/Inv Cell Count:              83
  Buf Cell Count:                  15
  Inv Cell Count:                  68
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       447
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      880.100686
  Noncombinational Area:   840.200082
  Buf/Inv Area:            119.447681
  Total Buffer Area:            31.51
  Total Inverter Area:          87.93
  Macro/Black Box Area: 209907.328125
  Net Area:                983.598415
  -----------------------------------
  Cell Area:            211627.628892
  Design Area:          212611.227308


  Design Rules
  -----------------------------------
  Total Number of Nets:           688
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 13.27
  Mapping Optimization:              138.58
  -----------------------------------------
  Overall Compile Time:              162.31
  Overall Compile Wall Clock Time:   163.48

  --------------------------------------------------------------------

  Design  WNS: 0.15  TNS: 0.80  Number of Violating Paths: 18


  Design (Hold)  WNS: 0.44  TNS: 77.61  Number of Violating Paths: 216

  --------------------------------------------------------------------


1
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> report_timing -from [all_inputs]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:11:23 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  input external delay                                    0.20       0.30 r
  winc (in)                                               0.01       0.31 r
  U13/Y (NBUFFX4_HVT)                                     0.06       0.38 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.38 r
  wptr_full/U45/Y (AND2X1_HVT)                            0.09       0.47 r
  wptr_full/U18/Y (NAND4X0_HVT)                           0.11       0.58 f
  wptr_full/U21/Y (NAND2X0_HVT)                           0.07       0.65 r
  wptr_full/U33/Y (AND2X1_HVT)                            0.09       0.74 r
  wptr_full/U17/Y (NAND2X0_HVT)                           0.08       0.82 f
  wptr_full/U27/Y (AND2X1_HVT)                            0.09       0.91 f
  wptr_full/U50/Y (OA21X1_HVT)                            0.08       0.99 f
  wptr_full/U34/Y (AND4X1_HVT)                            0.10       1.09 f
  wptr_full/U63/Y (AND3X1_HVT)                            0.09       1.18 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       1.18 f
  data arrival time                                                  1.18

  clock wclk (rise edge)                                  1.50       1.50
  clock network delay (ideal)                             0.10       1.60
  clock uncertainty                                      -0.40       1.20
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       1.20 r
  library setup time                                     -0.17       1.03
  data required time                                                 1.03
  --------------------------------------------------------------------------
  data required time                                                 1.03
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.15


1
dc_shell> sh gvim ../../constraints/fifo1_sramb.sdc &
12470
dc_shell> set_drive 0.02 [get_ports wdata*]
1
dc_shell> set_drive 0.02 [get_ports winc]
1
dc_shell> set_drive 0.02 [get_ports rinc]
1
dc_shell> set_drive 0.0000001 [get_ports wdata*]
1
dc_shell> set_drive 0.0000001 [get_ports rinc]
1
dc_shell> set_drive 0.0000001 [get_ports rinc]
1
dc_shell> set_drive 0.0000001 [get_ports winc]
1
dc_shell> report_timing -from winc -to wptr_full/wfull_reg/D
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:15:51 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  input external delay                                    0.20       0.30 r
  winc (in)                                               0.00       0.30 r
  U13/Y (NBUFFX4_HVT)                                     0.06       0.36 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.36 r
  wptr_full/U45/Y (AND2X1_HVT)                            0.09       0.44 r
  wptr_full/U18/Y (NAND4X0_HVT)                           0.11       0.56 f
  wptr_full/U21/Y (NAND2X0_HVT)                           0.07       0.63 r
  wptr_full/U33/Y (AND2X1_HVT)                            0.09       0.72 r
  wptr_full/U17/Y (NAND2X0_HVT)                           0.08       0.80 f
  wptr_full/U27/Y (AND2X1_HVT)                            0.09       0.89 f
  wptr_full/U50/Y (OA21X1_HVT)                            0.08       0.97 f
  wptr_full/U34/Y (AND4X1_HVT)                            0.10       1.07 f
  wptr_full/U63/Y (AND3X1_HVT)                            0.09       1.16 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  1.50       1.50
  clock network delay (ideal)                             0.10       1.60
  clock uncertainty                                      -0.40       1.20
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       1.20 r
  library setup time                                     -0.17       1.03
  data required time                                                 1.03
  --------------------------------------------------------------------------
  data required time                                                 1.03
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


1
dc_shell> report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:16:44 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                            0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.20       0.30 r
  winc (in)                                     0.74      0.00      0.00       0.30 r
  U13/Y (NBUFFX4_HVT)                           4.72      0.04      0.06       0.36 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                             0.00       0.36 r
  wptr_full/U45/Y (AND2X1_HVT)                  2.77      0.05      0.09       0.44 r
  wptr_full/U18/Y (NAND4X0_HVT)                 0.55      0.09      0.11       0.56 f
  wptr_full/U21/Y (NAND2X0_HVT)                 0.61      0.06      0.07       0.63 r
  wptr_full/U33/Y (AND2X1_HVT)                  2.22      0.04      0.09       0.72 r
  wptr_full/U17/Y (NAND2X0_HVT)                 1.69      0.09      0.08       0.80 f
  wptr_full/U27/Y (AND2X1_HVT)                  0.56      0.03      0.09       0.89 f
  wptr_full/U50/Y (OA21X1_HVT)                  0.52      0.03      0.08       0.97 f
  wptr_full/U34/Y (AND4X1_HVT)                  0.50      0.05      0.10       1.07 f
  wptr_full/U63/Y (AND3X1_HVT)                  0.57      0.03      0.09       1.16 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.03      0.00       1.16 f
  data arrival time                                                            1.16

  clock wclk (rise edge)                                            1.50       1.50
  clock network delay (ideal)                                       0.10       1.60
  clock uncertainty                                                -0.40       1.20
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                            0.00       1.20 r
  library setup time                                               -0.17       1.03
  data required time                                                           1.03
  ------------------------------------------------------------------------------------
  data required time                                                           1.03
  data arrival time                                                           -1.16
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.13


1
dc_shell> report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:17:40 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  input external delay                                           0.20000    0.30000 r
  winc (in)                                  0.73694   0.00000   0.00000    0.30000 r
  U13/Y (NBUFFX4_HVT)                        4.71891   0.03576   0.05610    0.35610 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                          0.00000    0.35610 r
  wptr_full/U45/Y (AND2X1_HVT)               2.77172   0.04929   0.08842    0.44452 r
  wptr_full/U18/Y (NAND4X0_HVT)              0.55376   0.09195   0.11134    0.55586 f
  wptr_full/U21/Y (NAND2X0_HVT)              0.60508   0.05757   0.07186    0.62772 r
  wptr_full/U33/Y (AND2X1_HVT)               2.22388   0.04423   0.09317    0.72088 r
  wptr_full/U17/Y (NAND2X0_HVT)              1.68806   0.08741   0.07908    0.79997 f
  wptr_full/U27/Y (AND2X1_HVT)               0.56342   0.03108   0.09141    0.89138 f
  wptr_full/U50/Y (OA21X1_HVT)               0.52106   0.03178   0.07926    0.97064 f
  wptr_full/U34/Y (AND4X1_HVT)               0.50386   0.04584   0.09764    1.06828 f
  wptr_full/U63/Y (AND3X1_HVT)               0.56830   0.03463   0.09148    1.15976 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                 0.03463   0.00000    1.15976 f
  data arrival time                                                         1.15976

  clock wclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                         0.00000    1.20000 r
  library setup time                                            -0.17175    1.02825
  data required time                                                        1.02825
  ------------------------------------------------------------------------------------
  data required time                                                        1.02825
  data arrival time                                                        -1.15976
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.13152


1
dc_shell> set_drive 0.02 [get_ports wdata*]
1
dc_shell> set_drive 0.02 [get_ports winc]
1
dc_shell> set_drive 0.02 [get_ports rinc]
1
dc_shell> report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:18:55 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  input external delay                                           0.20000    0.30000 r
  winc (in)                                  0.73694   0.01474   0.01474    0.31474 r
  U13/Y (NBUFFX4_HVT)                        4.71891   0.03602   0.06314    0.37788 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                          0.00000    0.37788 r
  wptr_full/U45/Y (AND2X1_HVT)               2.77172   0.04929   0.08852    0.46640 r
  wptr_full/U18/Y (NAND4X0_HVT)              0.55376   0.09195   0.11134    0.57774 f
  wptr_full/U21/Y (NAND2X0_HVT)              0.60508   0.05757   0.07186    0.64960 r
  wptr_full/U33/Y (AND2X1_HVT)               2.22388   0.04423   0.09317    0.74276 r
  wptr_full/U17/Y (NAND2X0_HVT)              1.68806   0.08741   0.07908    0.82185 f
  wptr_full/U27/Y (AND2X1_HVT)               0.56342   0.03108   0.09141    0.91326 f
  wptr_full/U50/Y (OA21X1_HVT)               0.52106   0.03178   0.07926    0.99252 f
  wptr_full/U34/Y (AND4X1_HVT)               0.50386   0.04584   0.09764    1.09017 f
  wptr_full/U63/Y (AND3X1_HVT)               0.56830   0.03463   0.09148    1.18164 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                 0.03463   0.00000    1.18164 f
  data arrival time                                                         1.18164

  clock wclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                         0.00000    1.20000 r
  library setup time                                            -0.17175    1.02825
  data required time                                                        1.02825
  ------------------------------------------------------------------------------------
  data required time                                                        1.02825
  data arrival time                                                        -1.18164
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.15340


1
dc_shell> set_drive 0.02 [get_ports wdata*]
1
dc_shell> 
dc_shell> set_drive 0.02 [get_ports winc]
1
dc_shell> 
dc_shell> set_drive 0.02 [get_ports rinc] ]
Error: extra positional option ']' (CMD-012)
dc_shell> set_drive 0.02 [get_ports rinc]
1
dc_shell> set_drive 5 [get_ports rinc]
1
dc_shell> set_drive 5 [get_ports winc]
1
dc_shell> set_drive 5 [get_ports wdata*]
1
dc_shell> report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:49:33 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  input external delay                                           0.20000    0.30000 r
  winc (in)                                  0.73694   3.68471   3.68471    3.98471 r
  U13/Y (NBUFFX4_HVT)                        4.71891   0.49665   0.47517    4.45988 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                          0.00000    4.45988 r
  wptr_full/U45/Y (AND2X1_HVT)               2.77172   0.09998   0.17467    4.63455 r
  wptr_full/U18/Y (NAND4X0_HVT)              0.55376   0.09363   0.13079    4.76533 f
  wptr_full/U21/Y (NAND2X0_HVT)              0.60508   0.05826   0.07253    4.83786 r
  wptr_full/U33/Y (AND2X1_HVT)               2.22388   0.04425   0.09344    4.93130 r
  wptr_full/U17/Y (NAND2X0_HVT)              1.68806   0.08741   0.07909    5.01039 f
  wptr_full/U27/Y (AND2X1_HVT)               0.56342   0.03108   0.09141    5.10181 f
  wptr_full/U50/Y (OA21X1_HVT)               0.52106   0.03178   0.07926    5.18107 f
  wptr_full/U34/Y (AND4X1_HVT)               0.50386   0.04584   0.09764    5.27871 f
  wptr_full/U63/Y (AND3X1_HVT)               0.56830   0.03463   0.09148    5.37019 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                 0.03463   0.00000    5.37019 f
  data arrival time                                                         5.37019

  clock wclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                         0.00000    1.20000 r
  library setup time                                            -0.17175    1.02825
  data required time                                                        1.02825
  ------------------------------------------------------------------------------------
  data required time                                                        1.02825
  data arrival time                                                        -5.37019
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -4.34194


1
dc_shell> set_drive 0.02 [get_ports wdata*]
1
dc_shell> set_drive 0.02 [get_ports winc]
1
dc_shell> set_drive 0.02 [get_ports rinc]
1
dc_shell> report_timing -to [all_outputs ]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:55:17 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       0.10 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)             0.11       0.21 r
  fifomem/U11/Y (AND4X1_HVT)                              0.15       0.36 r
  fifomem/U33/Y (AND2X1_HVT)                              0.08       0.44 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.44 r
  rdata[7] (out)                                          0.00       0.44 r
  data arrival time                                                  0.44

  clock rclk (rise edge)                                  1.50       1.50
  clock network delay (ideal)                             0.10       1.60
  clock uncertainty                                      -0.40       1.20
  output external delay                                  -0.80       0.40
  data required time                                                 0.40
  --------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


1
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U
Warning: Can't find object 'fifomem/genblk1_6__U' in design 'fifo1_sramb'. (UID-95)
Error: Value for list '-from' must have 1 elements. (CMD-036)
0
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:56:10 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       0.10 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)             0.11       0.21 r
  fifomem/U11/Y (AND4X1_HVT)                              0.15       0.36 r
  fifomem/U33/Y (AND2X1_HVT)                              0.08       0.44 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.44 r
  rdata[7] (out)                                          0.00       0.44 r
  data arrival time                                                  0.44

  clock rclk (rise edge)                                  1.50       1.50
  clock network delay (ideal)                             0.10       1.60
  clock uncertainty                                      -0.40       1.20
  output external delay                                  -0.80       0.40
  data required time                                                 0.40
  --------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


1
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:56:22 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)            0.00000   0.00000    0.10000 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)
                                             0.44804   0.05187   0.11343    0.21343 r
  fifomem/U11/Y (AND4X1_HVT)                 0.54245   0.05025   0.14717    0.36060 r
  fifomem/U33/Y (AND2X1_HVT)                 0.10350   0.02553   0.07812    0.43872 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                0.00000    0.43872 r
  rdata[7] (out)                                       0.02553   0.00000    0.43872 r
  data arrival time                                                         0.43872

  clock rclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  output external delay                                         -0.80000    0.40000
  data required time                                                        0.40000
  ------------------------------------------------------------------------------------
  data required time                                                        0.40000
  data arrival time                                                        -0.43872
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.03872


1
dc_shell> set_load 0.1 [get_ports rdata*]
1
dc_shell> set_load 0.1 [get_ports rempty]
1
dc_shell> set_load 0.1 [get_ports wfull]
1
dc_shell> set_load 0.000001 [get_ports wfull]
1
dc_shell> set_load 0.000001 [get_ports wfull]
1
dc_shell> set_load 0.000001 [get_ports wfull]
1
dc_shell> set_load 0.000001 [get_ports rempty]
1
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:57:46 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)            0.00000   0.00000    0.10000 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)
                                             0.44804   0.05187   0.11343    0.21343 r
  fifomem/U11/Y (AND4X1_HVT)                 0.54245   0.05025   0.14717    0.36060 r
  fifomem/U33/Y (AND2X1_HVT)                 0.10350   0.02553   0.07812    0.43872 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                0.00000    0.43872 r
  rdata[7] (out)                                       0.02553   0.00000    0.43872 r
  data arrival time                                                         0.43872

  clock rclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  output external delay                                         -0.80000    0.40000
  data required time                                                        0.40000
  ------------------------------------------------------------------------------------
  data required time                                                        0.40000
  data arrival time                                                        -0.43872
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.03872


1
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 8
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:58:30 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                        0.00000000 0.00000000
  clock network delay (ideal)                                   0.10000000 0.10000000
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)           0.00000000
                                                                0.00000000 0.10000000 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)
                                            0.44803551
                                                      0.05186656
                                                                0.11343139 0.21343139 r
  fifomem/U11/Y (AND4X1_HVT)                0.54244751
                                                      0.05025132
                                                                0.14717296 0.36060435 r
  fifomem/U33/Y (AND2X1_HVT)                0.10350350
                                                      0.02553042
                                                                0.07812029 0.43872464 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)               0.00000000 0.43872464 r
  rdata[7] (out)                                      0.02553042
                                                                0.00000000 0.43872464 r
  data arrival time                                                        0.43872464

  clock rclk (rise edge)                                        1.50000000 1.50000000
  clock network delay (ideal)                                   0.10000000 1.60000002
  clock uncertainty                                             -0.40000001
                                                                           1.20000005
  output external delay                                         -0.80000001
                                                                           0.40000004
  data required time                                                       0.40000004
  ------------------------------------------------------------------------------------
  data required time                                                       0.40000004
  data arrival time                                                        -0.43872464
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.03872460


1
dc_shell> set_load 5 [get_ports rdata*]
1
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 8
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:58:52 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                        0.00000000 0.00000000
  clock network delay (ideal)                                   0.10000000 0.10000000
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)           0.00000000
                                                                0.00000000 0.10000000 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)
                                            0.44803551
                                                      0.05186656
                                                                0.11343139 0.21343139 r
  fifomem/U11/Y (AND4X1_HVT)                0.54244751
                                                      0.05025132
                                                                0.14717296 0.36060435 r
  fifomem/U33/Y (AND2X1_HVT)                5.00350332
                                                      0.06924382
                                                                0.11701322 0.47761756 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)               0.00000000 0.47761756 r
  rdata[7] (out)                                      0.06924382
                                                                0.00000000 0.47761756 r
  data arrival time                                                        0.47761756

  clock rclk (rise edge)                                        1.50000000 1.50000000
  clock network delay (ideal)                                   0.10000000 1.60000002
  clock uncertainty                                             -0.40000001
                                                                           1.20000005
  output external delay                                         -0.80000001
                                                                           0.40000004
  data required time                                                       0.40000004
  ------------------------------------------------------------------------------------
  data required time                                                       0.40000004
  data arrival time                                                        -0.47761756
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.07761753


1
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:58:58 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)            0.00000   0.00000    0.10000 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)
                                             0.44804   0.05187   0.11343    0.21343 r
  fifomem/U11/Y (AND4X1_HVT)                 0.54245   0.05025   0.14717    0.36060 r
  fifomem/U33/Y (AND2X1_HVT)                 5.00350   0.06924   0.11701    0.47762 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                0.00000    0.47762 r
  rdata[7] (out)                                       0.06924   0.00000    0.47762 r
  data arrival time                                                         0.47762

  clock rclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  output external delay                                         -0.80000    0.40000
  data required time                                                        0.40000
  ------------------------------------------------------------------------------------
  data required time                                                        0.40000
  data arrival time                                                        -0.47762
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.07762


1
dc_shell> set_load 0 [get_ports rdata*]
1
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 05:59:11 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)            0.00000   0.00000    0.10000 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)
                                             0.44804   0.05187   0.11343    0.21343 r
  fifomem/U11/Y (AND4X1_HVT)                 0.54245   0.05025   0.14717    0.36060 r
  fifomem/U33/Y (AND2X1_HVT)                 0.00350   0.02465   0.07689    0.43750 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                0.00000    0.43750 r
  rdata[7] (out)                                       0.02465   0.00000    0.43750 r
  data arrival time                                                         0.43750

  clock rclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  output external delay                                         -0.80000    0.40000
  data required time                                                        0.40000
  ------------------------------------------------------------------------------------
  data required time                                                        0.40000
  data arrival time                                                        -0.43750
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.03750


1
dc_shell> set_load 0.01 [get_ports rdata*]
1
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 06:01:56 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)            0.00000   0.00000    0.10000 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)
                                             0.44804   0.05187   0.11343    0.21343 r
  fifomem/U11/Y (AND4X1_HVT)                 0.54245   0.05025   0.14717    0.36060 r
  fifomem/U33/Y (AND2X1_HVT)                 0.01350   0.02474   0.07702    0.43762 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                0.00000    0.43762 r
  rdata[7] (out)                                       0.02474   0.00000    0.43762 r
  data arrival time                                                         0.43762

  clock rclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  output external delay                                         -0.80000    0.40000
  data required time                                                        0.40000
  ------------------------------------------------------------------------------------
  data required time                                                        0.40000
  data arrival time                                                        -0.43762
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.03762


1
dc_shell> set_load 0.01 [get_ports rdata*]
1
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 10:07:51 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)            0.00000   0.00000    0.10000 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)
                                             0.44804   0.05187   0.11343    0.21343 r
  fifomem/U11/Y (AND4X1_HVT)                 0.54245   0.05025   0.14717    0.36060 r
  fifomem/U33/Y (AND2X1_HVT)                 0.01350   0.02474   0.07702    0.43762 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                0.00000    0.43762 r
  rdata[7] (out)                                       0.02474   0.00000    0.43762 r
  data arrival time                                                         0.43762

  clock rclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  output external delay                                         -0.80000    0.40000
  data required time                                                        0.40000
  ------------------------------------------------------------------------------------
  data required time                                                        0.40000
  data arrival time                                                        -0.43762
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.03762


1
dc_shell> set_load 0.1 [get_ports rdata*]
1
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 10:08:26 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)            0.00000   0.00000    0.10000 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)
                                             0.44804   0.05187   0.11343    0.21343 r
  fifomem/U11/Y (AND4X1_HVT)                 0.54245   0.05025   0.14717    0.36060 r
  fifomem/U33/Y (AND2X1_HVT)                 0.10350   0.02553   0.07812    0.43872 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                0.00000    0.43872 r
  rdata[7] (out)                                       0.02553   0.00000    0.43872 r
  data arrival time                                                         0.43872

  clock rclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  output external delay                                         -0.80000    0.40000
  data required time                                                        0.40000
  ------------------------------------------------------------------------------------
  data required time                                                        0.40000
  data arrival time                                                        -0.43872
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.03872


1
dc_shell> set_load 5 [get_ports rdata*]
1
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 10:11:23 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)            0.00000   0.00000    0.10000 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)
                                             0.44804   0.05187   0.11343    0.21343 r
  fifomem/U11/Y (AND4X1_HVT)                 0.54245   0.05025   0.14717    0.36060 r
  fifomem/U33/Y (AND2X1_HVT)                 5.00350   0.06924   0.11701    0.47762 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                0.00000    0.47762 r
  rdata[7] (out)                                       0.06924   0.00000    0.47762 r
  data arrival time                                                         0.47762

  clock rclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  output external delay                                         -0.80000    0.40000
  data required time                                                        0.40000
  ------------------------------------------------------------------------------------
  data required time                                                        0.40000
  data arrival time                                                        -0.47762
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.07762


1
dc_shell> #set_load 5 [get_ports rdata*] set_load 5 [get_ports rdata*]
dc_shell> set_clock_transition 0.2{rclk wclk wclk2x}
Error: value '0.2{rclk' for option 'transition' not of type 'float' (CMD-009)
Error: extra positional option 'wclk2x}' (CMD-012)
dc_shell> set_clock_transition 0.2 {rclk wclk wclk2x}
1
dc_shell> 
dc_shell> sh gvim ../../constraints/fifo1_sramb.genus.sdc
dc_shell> set_clock_transition 0.2 [get_clocks]
1
dc_shell> set_clock_transition 0.2 [get_clocks]
1
dc_shell> report_timing
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 10:17:32 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  input external delay                                    0.20       0.30 r
  winc (in)                                               0.01       0.31 r
  U13/Y (NBUFFX4_HVT)                                     0.06       0.38 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                   0.00       0.38 r
  wptr_full/U45/Y (AND2X1_HVT)                            0.09       0.47 r
  wptr_full/U18/Y (NAND4X0_HVT)                           0.11       0.58 f
  wptr_full/U21/Y (NAND2X0_HVT)                           0.07       0.65 r
  wptr_full/U33/Y (AND2X1_HVT)                            0.09       0.74 r
  wptr_full/U17/Y (NAND2X0_HVT)                           0.08       0.82 f
  wptr_full/U16/Y (NAND3X0_HVT)                           0.06       0.88 r
  wptr_full/U50/Y (OA21X1_HVT)                            0.09       0.97 r
  wptr_full/U34/Y (AND4X1_HVT)                            0.11       1.09 r
  wptr_full/U63/Y (AND3X1_HVT)                            0.11       1.19 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       1.19 r
  data arrival time                                                  1.19

  clock wclk (rise edge)                                  1.50       1.50
  clock network delay (ideal)                             0.10       1.60
  clock uncertainty                                      -0.40       1.20
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       1.20 r
  library setup time                                     -0.12       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.11


  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[0] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       0.10 r
  fifomem/genblk1_6__U/O2[0] (SRAMLP2RW128x8)             0.20       0.30 r
  fifomem/U18/Y (AND4X1_HVT)                              0.15       0.45 r
  fifomem/U26/Y (AND2X1_HVT)                              0.12       0.56 r
  fifomem/rdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.56 r
  rdata[0] (out)                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock rclk (rise edge)                                  1.50       1.50
  clock network delay (ideal)                             0.10       1.60
  clock uncertainty                                      -0.40       1.20
  output external delay                                  -0.80       0.40
  data required time                                                 0.40
  --------------------------------------------------------------------------
  data required time                                                 0.40
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.16


  Startpoint: rptr_empty/rempty_reg
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  rptr_empty/rempty_reg/CLK (SDFFASX2_HVT)                0.00       0.10 r
  rptr_empty/rempty_reg/QN (SDFFASX2_HVT)                 0.32       0.42 r
  rptr_empty/U13/Y (AND2X1_HVT)                           0.10       0.52 r
  rptr_empty/U14/Y (AND3X1_HVT)                           0.09       0.61 r
  rptr_empty/U19/Y (AO22X1_HVT)                           0.15       0.76 r
  rptr_empty/U74/Y (INVX2_HVT)                            0.04       0.80 f
  rptr_empty/U20/Y (NAND2X0_HVT)                          0.05       0.85 r
  rptr_empty/U36/Y (NAND2X0_HVT)                          0.06       0.91 f
  rptr_empty/U17/Y (NAND2X0_HVT)                          0.05       0.96 r
  rptr_empty/U55/Y (AND2X1_HVT)                           0.07       1.03 r
  rptr_empty/U29/Y (NAND4X0_HVT)                          0.11       1.14 f
  rptr_empty/U48/Y (INVX1_HVT)                            0.04       1.19 r
  rptr_empty/U50/Y (AND2X1_HVT)                           0.08       1.27 r
  rptr_empty/rempty_reg/D (SDFFASX2_HVT)                  0.00       1.27 r
  data arrival time                                                  1.27

  clock rclk (rise edge)                                  1.50       1.50
  clock network delay (ideal)                             0.10       1.60
  clock uncertainty                                      -0.40       1.20
  rptr_empty/rempty_reg/CLK (SDFFASX2_HVT)                0.00       1.20 r
  library setup time                                     -0.06       1.14
  data required time                                                 1.14
  --------------------------------------------------------------------------
  data required time                                                 1.14
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       0.10 r
  wptr_full/wfull_reg/QN (SDFFARX1_HVT)                   0.27       0.37 r
  wptr_full/U48/Y (AND2X1_HVT)                            0.10       0.47 r
  wptr_full/U47/Y (NAND2X0_HVT)                           0.06       0.53 f
  wptr_full/U161/Y (NAND2X0_HVT)                          0.07       0.60 r
  wptr_full/U162/Y (AND2X1_HVT)                           0.08       0.68 r
  wptr_full/U39/Y (OA21X1_HVT)                            0.11       0.79 r
  wptr_full/U38/Y (XNOR2X2_HVT)                           0.13       0.92 r
  wptr_full/U46/Y (AND3X1_HVT)                            0.09       1.01 r
  wptr_full/U54/Y (AND3X1_HVT)                            0.10       1.11 r
  wptr_full/U63/Y (AND3X1_HVT)                            0.10       1.22 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       1.22 r
  data arrival time                                                  1.22

  clock wclk (rise edge)                                  1.50       1.50
  clock network delay (ideal)                             0.10       1.60
  clock uncertainty                                      -0.40       1.20
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       1.20 r
  library setup time                                     -0.12       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


1
dc_shell> report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 10:18:03 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       0.10 r
  wptr_full/wfull_reg/QN (SDFFARX1_HVT)                   0.27       0.37 r
  wptr_full/U48/Y (AND2X1_HVT)                            0.10       0.47 r
  wptr_full/U47/Y (NAND2X0_HVT)                           0.06       0.53 f
  wptr_full/U161/Y (NAND2X0_HVT)                          0.07       0.60 r
  wptr_full/U162/Y (AND2X1_HVT)                           0.08       0.68 r
  wptr_full/U39/Y (OA21X1_HVT)                            0.11       0.79 r
  wptr_full/U38/Y (XNOR2X2_HVT)                           0.13       0.92 r
  wptr_full/U46/Y (AND3X1_HVT)                            0.09       1.01 r
  wptr_full/U54/Y (AND3X1_HVT)                            0.10       1.11 r
  wptr_full/U63/Y (AND3X1_HVT)                            0.10       1.22 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                    0.00       1.22 r
  data arrival time                                                  1.22

  clock wclk (rise edge)                                  1.50       1.50
  clock network delay (ideal)                             0.10       1.60
  clock uncertainty                                      -0.40       1.20
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                  0.00       1.20 r
  library setup time                                     -0.12       1.08
  data required time                                                 1.08
  --------------------------------------------------------------------------
  data required time                                                 1.08
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.13


1
dc_shell> report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 10:18:11 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)               0.20000   0.00000    0.10000 r
  wptr_full/wfull_reg/QN (SDFFARX1_HVT)      2.65470   0.07531   0.26818    0.36818 r
  wptr_full/U48/Y (AND2X1_HVT)               1.49478   0.03809   0.10281    0.47100 r
  wptr_full/U47/Y (NAND2X0_HVT)              0.93642   0.06045   0.05881    0.52981 f
  wptr_full/U161/Y (NAND2X0_HVT)             1.21151   0.06155   0.07218    0.60199 r
  wptr_full/U162/Y (AND2X1_HVT)              0.57614   0.03021   0.08048    0.68247 r
  wptr_full/U39/Y (OA21X1_HVT)               2.24612   0.05345   0.10995    0.79242 r
  wptr_full/U38/Y (XNOR2X2_HVT)              0.54885   0.04496   0.12918    0.92160 r
  wptr_full/U46/Y (AND3X1_HVT)               0.46071   0.03715   0.09035    1.01195 r
  wptr_full/U54/Y (AND3X1_HVT)               0.46071   0.03705   0.10265    1.11460 r
  wptr_full/U63/Y (AND3X1_HVT)               0.56800   0.03806   0.10398    1.21858 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                 0.03806   0.00000    1.21858 r
  data arrival time                                                         1.21858

  clock wclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                         0.00000    1.20000 r
  library setup time                                            -0.11578    1.08422
  data required time                                                        1.08422
  ------------------------------------------------------------------------------------
  data required time                                                        1.08422
  data arrival time                                                        -1.21858
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.13436


1
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> set_clock_transition 0.000001 [get_clocks]
1
dc_shell> report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 10:19:24 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)               0.00000   0.00000    0.10000 r
  wptr_full/wfull_reg/QN (SDFFARX1_HVT)      2.65470   0.07527   0.18395    0.28395 r
  wptr_full/U45/Y (AND2X1_HVT)               2.77172   0.04929   0.11270    0.39665 r
  wptr_full/U18/Y (NAND4X0_HVT)              0.55376   0.09195   0.11134    0.50798 f
  wptr_full/U21/Y (NAND2X0_HVT)              0.60508   0.05757   0.07186    0.57984 r
  wptr_full/U33/Y (AND2X1_HVT)               2.22388   0.04423   0.09317    0.67301 r
  wptr_full/U17/Y (NAND2X0_HVT)              1.68806   0.08741   0.07908    0.75209 f
  wptr_full/U27/Y (AND2X1_HVT)               0.56342   0.03108   0.09141    0.84350 f
  wptr_full/U50/Y (OA21X1_HVT)               0.52106   0.03178   0.07926    0.92276 f
  wptr_full/U34/Y (AND4X1_HVT)               0.50386   0.04584   0.09764    1.02041 f
  wptr_full/U63/Y (AND3X1_HVT)               0.56830   0.03463   0.09148    1.11189 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                 0.03463   0.00000    1.11189 f
  data arrival time                                                         1.11189

  clock wclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                         0.00000    1.20000 r
  library setup time                                            -0.17175    1.02825
  data required time                                                        1.02825
  ------------------------------------------------------------------------------------
  data required time                                                        1.02825
  data arrival time                                                        -1.11189
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.08364


1
dc_shell> set_clock_transition 0.000001 [get_clocks]
1
dc_shell> report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 10:23:56 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)               0.00000   0.00000    0.10000 r
  wptr_full/wfull_reg/QN (SDFFARX1_HVT)      2.65470   0.07527   0.18395    0.28395 r
  wptr_full/U45/Y (AND2X1_HVT)               2.77172   0.04929   0.11270    0.39665 r
  wptr_full/U18/Y (NAND4X0_HVT)              0.55376   0.09195   0.11134    0.50798 f
  wptr_full/U21/Y (NAND2X0_HVT)              0.60508   0.05757   0.07186    0.57984 r
  wptr_full/U33/Y (AND2X1_HVT)               2.22388   0.04423   0.09317    0.67301 r
  wptr_full/U17/Y (NAND2X0_HVT)              1.68806   0.08741   0.07908    0.75209 f
  wptr_full/U27/Y (AND2X1_HVT)               0.56342   0.03108   0.09141    0.84350 f
  wptr_full/U50/Y (OA21X1_HVT)               0.52106   0.03178   0.07926    0.92276 f
  wptr_full/U34/Y (AND4X1_HVT)               0.50386   0.04584   0.09764    1.02041 f
  wptr_full/U63/Y (AND3X1_HVT)               0.56830   0.03463   0.09148    1.11189 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                 0.03463   0.00000    1.11189 f
  data arrival time                                                         1.11189

  clock wclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                         0.00000    1.20000 r
  library setup time                                            -0.17175    1.02825
  data required time                                                        1.02825
  ------------------------------------------------------------------------------------
  data required time                                                        1.02825
  data arrival time                                                        -1.11189
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.08364


1
dc_shell> set_clock_transition 5 [get_clocks]
1
dc_shell> report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 10:26:14 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)               5.00000   0.00000    0.10000 r
  wptr_full/wfull_reg/Q (SDFFARX1_HVT)       1.16011   0.06140   1.20890    1.30890 r
  wptr_full/U85/Y (INVX0_HVT)                0.53327   0.03699   0.04074    1.34963 f
  wptr_full/U41/Y (AND2X1_HVT)               0.55376   0.02718   0.07007    1.41971 f
  wptr_full/U40/Y (NAND2X0_HVT)              1.01514   0.05234   0.04798    1.46768 r
  wptr_full/U88/Y (NAND2X0_HVT)              1.59520   0.08333   0.08757    1.55526 f
  wptr_full/U43/Y (AND2X1_HVT)               1.58622   0.04039   0.09989    1.65514 f
  wptr_full/U42/Y (NAND2X0_HVT)              0.60508   0.04142   0.04805    1.70319 r
  wptr_full/U120/Y (AND2X1_HVT)              0.54165   0.02933   0.07212    1.77532 r
  wptr_full/U104/Y (OA22X1_HVT)              0.43831   0.03980   0.08516    1.86047 r
  wptr_full/U34/Y (AND4X1_HVT)               0.51407   0.04989   0.14178    2.00226 r
  wptr_full/U63/Y (AND3X1_HVT)               0.56800   0.03806   0.10667    2.10893 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                 0.03806   0.00000    2.10893 r
  data arrival time                                                         2.10893

  clock wclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                         0.00000    1.20000 r
  library setup time                                             0.05246    1.25246
  data required time                                                        1.25246
  ------------------------------------------------------------------------------------
  data required time                                                        1.25246
  data arrival time                                                        -2.10893
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.85647


1
dc_shell> set_clock_uncertainty 0.4 [get_clocks]
1
dc_shell> set_clock_transition 0.02 [get_clocks]
1
dc_shell> set_clock_uncertainty 0.4 [get_clocks]
1
dc_shell> report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 10:29:54 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)               0.02000   0.00000    0.10000 r
  wptr_full/wfull_reg/QN (SDFFARX1_HVT)      2.65470   0.07524   0.19330    0.29330 r
  wptr_full/U45/Y (AND2X1_HVT)               2.77172   0.04929   0.11268    0.40598 r
  wptr_full/U18/Y (NAND4X0_HVT)              0.55376   0.09195   0.11134    0.51732 f
  wptr_full/U21/Y (NAND2X0_HVT)              0.60508   0.05757   0.07186    0.58918 r
  wptr_full/U33/Y (AND2X1_HVT)               2.22388   0.04423   0.09317    0.68235 r
  wptr_full/U17/Y (NAND2X0_HVT)              1.68806   0.08741   0.07908    0.76143 f
  wptr_full/U27/Y (AND2X1_HVT)               0.56342   0.03108   0.09141    0.85284 f
  wptr_full/U50/Y (OA21X1_HVT)               0.52106   0.03178   0.07926    0.93210 f
  wptr_full/U34/Y (AND4X1_HVT)               0.50386   0.04584   0.09764    1.02975 f
  wptr_full/U63/Y (AND3X1_HVT)               0.56830   0.03463   0.09148    1.12123 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                 0.03463   0.00000    1.12123 f
  data arrival time                                                         1.12123

  clock wclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                         0.00000    1.20000 r
  library setup time                                            -0.16292    1.03708
  data required time                                                        1.03708
  ------------------------------------------------------------------------------------
  data required time                                                        1.03708
  data arrival time                                                        -1.12123
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.08415


1
dc_shell> set_clock_uncertainty 0 [get_clocks]
1
dc_shell> report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 10:30:56 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)               0.02000   0.00000    0.10000 r
  wptr_full/wfull_reg/QN (SDFFARX1_HVT)      2.65470   0.07524   0.19330    0.29330 r
  wptr_full/U45/Y (AND2X1_HVT)               2.77172   0.04929   0.11268    0.40598 r
  wptr_full/U18/Y (NAND4X0_HVT)              0.55376   0.09195   0.11134    0.51732 f
  wptr_full/U21/Y (NAND2X0_HVT)              0.60508   0.05757   0.07186    0.58918 r
  wptr_full/U33/Y (AND2X1_HVT)               2.22388   0.04423   0.09317    0.68235 r
  wptr_full/U17/Y (NAND2X0_HVT)              1.68806   0.08741   0.07908    0.76143 f
  wptr_full/U27/Y (AND2X1_HVT)               0.56342   0.03108   0.09141    0.85284 f
  wptr_full/U50/Y (OA21X1_HVT)               0.52106   0.03178   0.07926    0.93210 f
  wptr_full/U34/Y (AND4X1_HVT)               0.50386   0.04584   0.09764    1.02975 f
  wptr_full/U63/Y (AND3X1_HVT)               0.56830   0.03463   0.09148    1.12123 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                 0.03463   0.00000    1.12123 f
  data arrival time                                                         1.12123

  clock wclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                         0.00000    1.60000 r
  library setup time                                            -0.16292    1.43708
  data required time                                                        1.43708
  ------------------------------------------------------------------------------------
  data required time                                                        1.43708
  data arrival time                                                        -1.12123
  ------------------------------------------------------------------------------------
  slack (MET)                                                               0.31585


1
dc_shell> #set_clock_uncertainty 0 [get_clocks]
dc_shell> set_clock_uncertainty 0.0000000001 [get_clocks]
1
dc_shell> report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 10:34:52 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)               0.02000   0.00000    0.10000 r
  wptr_full/wfull_reg/QN (SDFFARX1_HVT)      2.65470   0.07524   0.19330    0.29330 r
  wptr_full/U45/Y (AND2X1_HVT)               2.77172   0.04929   0.11268    0.40598 r
  wptr_full/U18/Y (NAND4X0_HVT)              0.55376   0.09195   0.11134    0.51732 f
  wptr_full/U21/Y (NAND2X0_HVT)              0.60508   0.05757   0.07186    0.58918 r
  wptr_full/U33/Y (AND2X1_HVT)               2.22388   0.04423   0.09317    0.68235 r
  wptr_full/U17/Y (NAND2X0_HVT)              1.68806   0.08741   0.07908    0.76143 f
  wptr_full/U27/Y (AND2X1_HVT)               0.56342   0.03108   0.09141    0.85284 f
  wptr_full/U50/Y (OA21X1_HVT)               0.52106   0.03178   0.07926    0.93210 f
  wptr_full/U34/Y (AND4X1_HVT)               0.50386   0.04584   0.09764    1.02975 f
  wptr_full/U63/Y (AND3X1_HVT)               0.56830   0.03463   0.09148    1.12123 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                 0.03463   0.00000    1.12123 f
  data arrival time                                                         1.12123

  clock wclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                              0.00000    1.60000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                         0.00000    1.60000 r
  library setup time                                            -0.16292    1.43708
  data required time                                                        1.43708
  ------------------------------------------------------------------------------------
  data required time                                                        1.43708
  data arrival time                                                        -1.12123
  ------------------------------------------------------------------------------------
  slack (MET)                                                               0.31585


1
dc_shell> set_clock_uncertainty 5 [get_clocks]
1
dc_shell> report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 10:36:04 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)               0.02000   0.00000    0.10000 r
  wptr_full/wfull_reg/QN (SDFFARX1_HVT)      2.65470   0.07524   0.19330    0.29330 r
  wptr_full/U45/Y (AND2X1_HVT)               2.77172   0.04929   0.11268    0.40598 r
  wptr_full/U18/Y (NAND4X0_HVT)              0.55376   0.09195   0.11134    0.51732 f
  wptr_full/U21/Y (NAND2X0_HVT)              0.60508   0.05757   0.07186    0.58918 r
  wptr_full/U33/Y (AND2X1_HVT)               2.22388   0.04423   0.09317    0.68235 r
  wptr_full/U17/Y (NAND2X0_HVT)              1.68806   0.08741   0.07908    0.76143 f
  wptr_full/U27/Y (AND2X1_HVT)               0.56342   0.03108   0.09141    0.85284 f
  wptr_full/U50/Y (OA21X1_HVT)               0.52106   0.03178   0.07926    0.93210 f
  wptr_full/U34/Y (AND4X1_HVT)               0.50386   0.04584   0.09764    1.02975 f
  wptr_full/U63/Y (AND3X1_HVT)               0.56830   0.03463   0.09148    1.12123 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                 0.03463   0.00000    1.12123 f
  data arrival time                                                         1.12123

  clock wclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -5.00000   -3.40000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                         0.00000   -3.40000 r
  library setup time                                            -0.16292   -3.56292
  data required time                                                       -3.56292
  ------------------------------------------------------------------------------------
  data required time                                                       -3.56292
  data arrival time                                                        -1.12123
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -4.68415


1
dc_shell> history
     1  set top_design fifo1_sramb
     2  source ../scripts/dc.tcl
     3  ls -lrt
     4  report_qor
     5  report_timing -from [all_inputs]
     6  sh gvim ../../constraints/fifo1_sramb.sdc &
     7  set_drive 0.02 [get_ports wdata*]
     8  set_drive 0.02 [get_ports winc]
     9  set_drive 0.02 [get_ports rinc]
    10  set_drive 0.0000001 [get_ports wdata*]
    11  set_drive 0.0000001 [get_ports rinc]
    12  set_drive 0.0000001 [get_ports rinc]
    13  set_drive 0.0000001 [get_ports winc]
    14  report_timing -from winc -to wptr_full/wfull_reg/D
    15  report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time
    16  report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    17  set_drive 0.02 [get_ports wdata*]
    18  set_drive 0.02 [get_ports winc]
    19  set_drive 0.02 [get_ports rinc]
    20  report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    21  set_drive 0.02 [get_ports wdata*]
    22  set_drive 0.02 [get_ports winc]
    23  set_drive 0.02 [get_ports rinc] ]
    24  set_drive 0.02 [get_ports rinc]
    25  set_drive 5 [get_ports rinc]
    26  set_drive 5 [get_ports winc]
    27  set_drive 5 [get_ports wdata*]
    28  report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    29  set_drive 0.02 [get_ports wdata*]
    30  set_drive 0.02 [get_ports winc]
    31  set_drive 0.02 [get_ports rinc]
    32  report_timing -to [all_outputs ]
    33  report_timing -to rdata[7] -from fifomem/genblk1_6__U
    34  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2
    35  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    36  set_load 0.1 [get_ports rdata*]
    37  set_load 0.1 [get_ports rempty]
    38  set_load 0.1 [get_ports wfull]
    39  set_load 0.000001 [get_ports wfull]
    40  set_load 0.000001 [get_ports wfull]
    41  set_load 0.000001 [get_ports wfull]
    42  set_load 0.000001 [get_ports rempty]
    43  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    44  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 8
    45  set_load 5 [get_ports rdata*]
    46  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 8
    47  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    48  set_load 0 [get_ports rdata*]
    49  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    50  set_load 0.01 [get_ports rdata*]
    51  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    52  set_load 0.01 [get_ports rdata*]
    53  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    54  set_load 0.1 [get_ports rdata*]
    55  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    56  set_load 5 [get_ports rdata*]
    57  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    58  #set_load 5 [get_ports rdata*] set_load 5 [get_ports rdata*]
    59  set_clock_transition 0.2{rclk wclk wclk2x}
    60  set_clock_transition 0.2 {rclk wclk wclk2x}
    61  sh gvim ../../constraints/fifo1_sramb.genus.sdc
    62  set_clock_transition 0.2 [get_clocks]
    63  set_clock_transition 0.2 [get_clocks]
    64  report_timing
    65  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D
    66  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    67  set_clock_transition 0.000001 [get_clocks]
    68  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    69  set_clock_transition 0.000001 [get_clocks]
    70  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    71  set_clock_transition 5 [get_clocks]
    72  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    73  set_clock_uncertainty 0.4 [get_clocks]
    74  set_clock_transition 0.02 [get_clocks]
    75  set_clock_uncertainty 0.4 [get_clocks]
    76  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    77  set_clock_uncertainty 0 [get_clocks]
    78  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    79  #set_clock_uncertainty 0 [get_clocks]
    80  set_clock_uncertainty 0.0000000001 [get_clocks]
    81  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    82  set_clock_uncertainty 5 [get_clocks]
    83  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    84  history
dc_shell> 
dc_shell> set_load 0.000001 [get_ports rdata*]
1
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 10:59:49 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)            0.02000   0.00000    0.10000 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)
                                             0.44804   0.05203   0.12227    0.22227 r
  fifomem/U11/Y (AND4X1_HVT)                 0.54245   0.05025   0.14724    0.36951 r
  fifomem/U33/Y (AND2X1_HVT)                 0.00350   0.02465   0.07689    0.44640 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                0.00000    0.44640 r
  rdata[7] (out)                                       0.02465   0.00000    0.44640 r
  data arrival time                                                         0.44640

  clock rclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -5.00000   -3.40000
  output external delay                                         -0.80000   -4.20000
  data required time                                                       -4.20000
  ------------------------------------------------------------------------------------
  data required time                                                       -4.20000
  data arrival time                                                        -0.44640
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -4.64640


1
dc_shell> #set_clock_uncertainty 5 [get_clocks]
dc_shell> set_clock_uncertainty 0.4 [get_clocks]
1
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 11:00:26 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)            0.02000   0.00000    0.10000 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)
                                             0.44804   0.05203   0.12227    0.22227 r
  fifomem/U11/Y (AND4X1_HVT)                 0.54245   0.05025   0.14724    0.36951 r
  fifomem/U33/Y (AND2X1_HVT)                 0.00350   0.02465   0.07689    0.44640 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                0.00000    0.44640 r
  rdata[7] (out)                                       0.02465   0.00000    0.44640 r
  data arrival time                                                         0.44640

  clock rclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  output external delay                                         -0.80000    0.40000
  data required time                                                        0.40000
  ------------------------------------------------------------------------------------
  data required time                                                        0.40000
  data arrival time                                                        -0.44640
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.04640


1
dc_shell> report_qor
 
****************************************
Report : qor
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 11:08:52 2024
****************************************


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          0.88
  Critical Path Slack:          -0.14
  Critical Path Clk Period:      1.50
  Total Negative Slack:         -0.40
  No. of Violating Paths:       10.00
  Worst Hold Violation:         -0.14
  Total Hold Violation:         -1.13
  No. of Hold Violations:        8.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.35
  Critical Path Slack:          -0.05
  Critical Path Clk Period:      1.50
  Total Negative Slack:         -0.37
  No. of Violating Paths:        8.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'rclk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          1.00
  Critical Path Slack:          -0.09
  Critical Path Clk Period:      1.50
  Total Negative Slack:         -0.09
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.43
  Total Hold Violation:        -23.87
  No. of Hold Violations:       71.00
  -----------------------------------

  Timing Path Group 'wclk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          1.02
  Critical Path Slack:          -0.08
  Critical Path Clk Period:      1.50
  Total Negative Slack:         -0.08
  No. of Violating Paths:        1.00
  Worst Hold Violation:         -0.44
  Total Hold Violation:        -52.74
  No. of Hold Violations:      136.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:        160
  Leaf Cell Count:                551
  Buf/Inv Cell Count:              83
  Buf Cell Count:                  15
  Inv Cell Count:                  68
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       447
  Sequential Cell Count:          104
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      880.100686
  Noncombinational Area:   840.200082
  Buf/Inv Area:            119.447681
  Total Buffer Area:            31.51
  Total Inverter Area:          87.93
  Macro/Black Box Area: 209907.328125
  Net Area:                983.598415
  -----------------------------------
  Cell Area:            211627.628892
  Design Area:          212611.227308


  Design Rules
  -----------------------------------
  Total Number of Nets:           688
  Nets With Violations:            64
  Max Trans Violations:             0
  Max Cap Violations:              64
  -----------------------------------


  Hostname: mo.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.04
  Logic Optimization:                 13.27
  Mapping Optimization:              138.58
  -----------------------------------------
  Overall Compile Time:              162.31
  Overall Compile Wall Clock Time:   163.48

  --------------------------------------------------------------------

  Design  WNS: 0.14  TNS: 0.77  Number of Violating Paths: 18


  Design (Hold)  WNS: 0.44  TNS: 77.74  Number of Violating Paths: 215

  --------------------------------------------------------------------


1
dc_shell> #report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
dc_shell> set_load 0.1 [get_ports rdata*]
1
dc_shell> 
dc_shell> set_load 0.1 [get_ports rempty]
1
dc_shell> 
dc_shell> set_load 0.1 [get_ports wfull]
1
dc_shell> history
     1  set top_design fifo1_sramb
     2  source ../scripts/dc.tcl
     3  ls -lrt
     4  report_qor
     5  report_timing -from [all_inputs]
     6  sh gvim ../../constraints/fifo1_sramb.sdc &
     7  set_drive 0.02 [get_ports wdata*]
     8  set_drive 0.02 [get_ports winc]
     9  set_drive 0.02 [get_ports rinc]
    10  set_drive 0.0000001 [get_ports wdata*]
    11  set_drive 0.0000001 [get_ports rinc]
    12  set_drive 0.0000001 [get_ports rinc]
    13  set_drive 0.0000001 [get_ports winc]
    14  report_timing -from winc -to wptr_full/wfull_reg/D
    15  report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time
    16  report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    17  set_drive 0.02 [get_ports wdata*]
    18  set_drive 0.02 [get_ports winc]
    19  set_drive 0.02 [get_ports rinc]
    20  report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    21  set_drive 0.02 [get_ports wdata*]
    22  set_drive 0.02 [get_ports winc]
    23  set_drive 0.02 [get_ports rinc] ]
    24  set_drive 0.02 [get_ports rinc]
    25  set_drive 5 [get_ports rinc]
    26  set_drive 5 [get_ports winc]
    27  set_drive 5 [get_ports wdata*]
    28  report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    29  set_drive 0.02 [get_ports wdata*]
    30  set_drive 0.02 [get_ports winc]
    31  set_drive 0.02 [get_ports rinc]
    32  report_timing -to [all_outputs ]
    33  report_timing -to rdata[7] -from fifomem/genblk1_6__U
    34  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2
    35  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    36  set_load 0.1 [get_ports rdata*]
    37  set_load 0.1 [get_ports rempty]
    38  set_load 0.1 [get_ports wfull]
    39  set_load 0.000001 [get_ports wfull]
    40  set_load 0.000001 [get_ports wfull]
    41  set_load 0.000001 [get_ports wfull]
    42  set_load 0.000001 [get_ports rempty]
    43  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    44  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 8
    45  set_load 5 [get_ports rdata*]
    46  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 8
    47  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    48  set_load 0 [get_ports rdata*]
    49  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    50  set_load 0.01 [get_ports rdata*]
    51  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    52  set_load 0.01 [get_ports rdata*]
    53  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    54  set_load 0.1 [get_ports rdata*]
    55  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    56  set_load 5 [get_ports rdata*]
    57  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    58  #set_load 5 [get_ports rdata*] set_load 5 [get_ports rdata*]
    59  set_clock_transition 0.2{rclk wclk wclk2x}
    60  set_clock_transition 0.2 {rclk wclk wclk2x}
    61  sh gvim ../../constraints/fifo1_sramb.genus.sdc
    62  set_clock_transition 0.2 [get_clocks]
    63  set_clock_transition 0.2 [get_clocks]
    64  report_timing
    65  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D
    66  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    67  set_clock_transition 0.000001 [get_clocks]
    68  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    69  set_clock_transition 0.000001 [get_clocks]
    70  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    71  set_clock_transition 5 [get_clocks]
    72  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    73  set_clock_uncertainty 0.4 [get_clocks]
    74  set_clock_transition 0.02 [get_clocks]
    75  set_clock_uncertainty 0.4 [get_clocks]
    76  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    77  set_clock_uncertainty 0 [get_clocks]
    78  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    79  #set_clock_uncertainty 0 [get_clocks]
    80  set_clock_uncertainty 0.0000000001 [get_clocks]
    81  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    82  set_clock_uncertainty 5 [get_clocks]
    83  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    84  history
    85  set_load 0.000001 [get_ports rdata*]
    86  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    87  #set_clock_uncertainty 5 [get_clocks]
    88  set_clock_uncertainty 0.4 [get_clocks]
    89  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    90  report_qor
    91  #report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    92  set_load 0.1 [get_ports rdata*]
    93  set_load 0.1 [get_ports rempty]
    94  set_load 0.1 [get_ports wfull]
    95  history
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 11:34:44 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)            0.02000   0.00000    0.10000 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)
                                             0.44804   0.05203   0.12227    0.22227 r
  fifomem/U11/Y (AND4X1_HVT)                 0.54245   0.05025   0.14724    0.36951 r
  fifomem/U33/Y (AND2X1_HVT)                 0.10350   0.02553   0.07812    0.44763 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                0.00000    0.44763 r
  rdata[7] (out)                                       0.02553   0.00000    0.44763 r
  data arrival time                                                         0.44763

  clock rclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  output external delay                                         -0.80000    0.40000
  data required time                                                        0.40000
  ------------------------------------------------------------------------------------
  data required time                                                        0.40000
  data arrival time                                                        -0.44763
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.04763


1
dc_shell> set_load 0.01 [get_ports rdata*]
1
dc_shell> report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 11:35:18 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: fifomem/genblk1_6__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[7] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock rclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)            0.02000   0.00000    0.10000 r
  fifomem/genblk1_6__U/O2[7] (SRAMLP2RW128x8)
                                             0.44804   0.05203   0.12227    0.22227 r
  fifomem/U11/Y (AND4X1_HVT)                 0.54245   0.05025   0.14724    0.36951 r
  fifomem/U33/Y (AND2X1_HVT)                 0.01350   0.02474   0.07702    0.44652 r
  fifomem/rdata[7] (fifomem_DATASIZE8_ADDRSIZE10)                0.00000    0.44652 r
  rdata[7] (out)                                       0.02474   0.00000    0.44652 r
  data arrival time                                                         0.44652

  clock rclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  output external delay                                         -0.80000    0.40000
  data required time                                                        0.40000
  ------------------------------------------------------------------------------------
  data required time                                                        0.40000
  data arrival time                                                        -0.44652
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.04652


1
dc_shell> history
     1  set top_design fifo1_sramb
     2  source ../scripts/dc.tcl
     3  ls -lrt
     4  report_qor
     5  report_timing -from [all_inputs]
     6  sh gvim ../../constraints/fifo1_sramb.sdc &
     7  set_drive 0.02 [get_ports wdata*]
     8  set_drive 0.02 [get_ports winc]
     9  set_drive 0.02 [get_ports rinc]
    10  set_drive 0.0000001 [get_ports wdata*]
    11  set_drive 0.0000001 [get_ports rinc]
    12  set_drive 0.0000001 [get_ports rinc]
    13  set_drive 0.0000001 [get_ports winc]
    14  report_timing -from winc -to wptr_full/wfull_reg/D
    15  report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time
    16  report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    17  set_drive 0.02 [get_ports wdata*]
    18  set_drive 0.02 [get_ports winc]
    19  set_drive 0.02 [get_ports rinc]
    20  report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    21  set_drive 0.02 [get_ports wdata*]
    22  set_drive 0.02 [get_ports winc]
    23  set_drive 0.02 [get_ports rinc] ]
    24  set_drive 0.02 [get_ports rinc]
    25  set_drive 5 [get_ports rinc]
    26  set_drive 5 [get_ports winc]
    27  set_drive 5 [get_ports wdata*]
    28  report_timing -from winc -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    29  set_drive 0.02 [get_ports wdata*]
    30  set_drive 0.02 [get_ports winc]
    31  set_drive 0.02 [get_ports rinc]
    32  report_timing -to [all_outputs ]
    33  report_timing -to rdata[7] -from fifomem/genblk1_6__U
    34  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2
    35  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    36  set_load 0.1 [get_ports rdata*]
    37  set_load 0.1 [get_ports rempty]
    38  set_load 0.1 [get_ports wfull]
    39  set_load 0.000001 [get_ports wfull]
    40  set_load 0.000001 [get_ports wfull]
    41  set_load 0.000001 [get_ports wfull]
    42  set_load 0.000001 [get_ports rempty]
    43  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    44  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 8
    45  set_load 5 [get_ports rdata*]
    46  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 8
    47  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    48  set_load 0 [get_ports rdata*]
    49  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    50  set_load 0.01 [get_ports rdata*]
    51  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    52  set_load 0.01 [get_ports rdata*]
    53  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    54  set_load 0.1 [get_ports rdata*]
    55  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    56  set_load 5 [get_ports rdata*]
    57  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    58  #set_load 5 [get_ports rdata*] set_load 5 [get_ports rdata*]
    59  set_clock_transition 0.2{rclk wclk wclk2x}
    60  set_clock_transition 0.2 {rclk wclk wclk2x}
    61  sh gvim ../../constraints/fifo1_sramb.genus.sdc
    62  set_clock_transition 0.2 [get_clocks]
    63  set_clock_transition 0.2 [get_clocks]
    64  report_timing
    65  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D
    66  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    67  set_clock_transition 0.000001 [get_clocks]
    68  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    69  set_clock_transition 0.000001 [get_clocks]
    70  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    71  set_clock_transition 5 [get_clocks]
    72  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    73  set_clock_uncertainty 0.4 [get_clocks]
    74  set_clock_transition 0.02 [get_clocks]
    75  set_clock_uncertainty 0.4 [get_clocks]
    76  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    77  set_clock_uncertainty 0 [get_clocks]
    78  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    79  #set_clock_uncertainty 0 [get_clocks]
    80  set_clock_uncertainty 0.0000000001 [get_clocks]
    81  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    82  set_clock_uncertainty 5 [get_clocks]
    83  report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
    84  history
    85  set_load 0.000001 [get_ports rdata*]
    86  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    87  #set_clock_uncertainty 5 [get_clocks]
    88  set_clock_uncertainty 0.4 [get_clocks]
    89  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    90  report_qor
    91  #report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    92  set_load 0.1 [get_ports rdata*]
    93  set_load 0.1 [get_ports rempty]
    94  set_load 0.1 [get_ports wfull]
    95  history
    96  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    97  set_load 0.01 [get_ports rdata*]
    98  report_timing -to rdata[7] -from fifomem/genblk1_6__U/CE2 -capacitance -transition_time -significant_digits 5
    99  history
dc_shell> set_clock_transition 5
Error: Required argument 'clock_list' was not found (CMD-007)
dc_shell> set_clock_transition 5 [get_clocks]
1
dc_shell> report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 12:34:47 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)               5.00000   0.00000    0.10000 r
  wptr_full/wfull_reg/Q (SDFFARX1_HVT)       1.26010   0.06211   1.21002    1.31002 r
  wptr_full/U85/Y (INVX0_HVT)                0.53327   0.03728   0.04098    1.35100 f
  wptr_full/U41/Y (AND2X1_HVT)               0.55376   0.02718   0.07023    1.42123 f
  wptr_full/U40/Y (NAND2X0_HVT)              1.01514   0.05234   0.04798    1.46921 r
  wptr_full/U88/Y (NAND2X0_HVT)              1.59520   0.08333   0.08757    1.55678 f
  wptr_full/U43/Y (AND2X1_HVT)               1.58622   0.04039   0.09989    1.65667 f
  wptr_full/U42/Y (NAND2X0_HVT)              0.60508   0.04142   0.04805    1.70472 r
  wptr_full/U120/Y (AND2X1_HVT)              0.54165   0.02933   0.07212    1.77684 r
  wptr_full/U104/Y (OA22X1_HVT)              0.43831   0.03980   0.08516    1.86200 r
  wptr_full/U34/Y (AND4X1_HVT)               0.51407   0.04989   0.14178    2.00378 r
  wptr_full/U63/Y (AND3X1_HVT)               0.56800   0.03806   0.10667    2.11046 r
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                 0.03806   0.00000    2.11046 r
  data arrival time                                                         2.11046

  clock wclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                         0.00000    1.20000 r
  library setup time                                             0.05246    1.25246
  data required time                                                        1.25246
  ------------------------------------------------------------------------------------
  data required time                                                        1.25246
  data arrival time                                                        -2.11046
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.85800


1
dc_shell> set_clock_transition 0.000001 [get_clocks]
1
dc_shell> report_timing -from  wptr_full/wfull_reg/CLK -to wptr_full/wfull_reg/D -capacitance -transition_time -significant_digits 5
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sramb
Version: Q-2019.12-SP3
Date   : Wed Jan 24 12:35:11 2024
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: wptr_full/wfull_reg
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sramb        280000                saed32hvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32hvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                         0.00000    0.00000
  clock network delay (ideal)                                    0.10000    0.10000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)               0.00000   0.00000    0.10000 r
  wptr_full/wfull_reg/QN (SDFFARX1_HVT)      2.65470   0.07527   0.18395    0.28395 r
  wptr_full/U45/Y (AND2X1_HVT)               2.77172   0.04929   0.11270    0.39665 r
  wptr_full/U18/Y (NAND4X0_HVT)              0.55376   0.09195   0.11134    0.50798 f
  wptr_full/U21/Y (NAND2X0_HVT)              0.60508   0.05757   0.07186    0.57984 r
  wptr_full/U33/Y (AND2X1_HVT)               2.22388   0.04423   0.09317    0.67301 r
  wptr_full/U17/Y (NAND2X0_HVT)              1.68806   0.08741   0.07908    0.75209 f
  wptr_full/U27/Y (AND2X1_HVT)               0.56342   0.03108   0.09141    0.84350 f
  wptr_full/U50/Y (OA21X1_HVT)               0.52106   0.03178   0.07926    0.92276 f
  wptr_full/U34/Y (AND4X1_HVT)               0.50386   0.04584   0.09764    1.02041 f
  wptr_full/U63/Y (AND3X1_HVT)               0.56830   0.03463   0.09148    1.11189 f
  wptr_full/wfull_reg/D (SDFFARX1_HVT)                 0.03463   0.00000    1.11189 f
  data arrival time                                                         1.11189

  clock wclk (rise edge)                                         1.50000    1.50000
  clock network delay (ideal)                                    0.10000    1.60000
  clock uncertainty                                             -0.40000    1.20000
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)                         0.00000    1.20000 r
  library setup time                                            -0.17175    1.02825
  data required time                                                        1.02825
  ------------------------------------------------------------------------------------
  data required time                                                        1.02825
  data arrival time                                                        -1.11189
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                         -0.08364


1
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> set_drive -5
Error: value '-5' for option 'resistance' is invalid: must be >= 0. (CMD-037)
Error: Required argument 'port_list' was not found (CMD-007)
dc_shell> set_drive -5 [all_inputs ]
Error: value '-5' for option 'resistance' is invalid: must be >= 0. (CMD-037)
dc_shell> exit

Memory usage for this session 201 Mbytes.
Memory usage for this session including child processes 201 Mbytes.
CPU usage for this session 167 seconds ( 0.05 hours ).
Elapsed time for this session 32091 seconds ( 8.91 hours ).

Thank you...

