---
layout: default
title: Publications
description: Publications
---

## Uluslararası hakemli dergilerde yayınlanan makaleler

* V.E. Levent, A.E. Guzel, M. Tosun, M. Buyukmihci, F. Aydin, S. Gören, C. Erbas, T. Akgün, H.F. Ugurdag. Tools and Techniques for Implementation of Real-time Video Processing Algorithms. J Sign Process Syst. 91(1), 93–113. https://doi.org/10.1007/s11265-018-1402-7. 2019.

* M.Y. Gök, S. Gören, C. Unsalan, M. S. Sagiroglu. “Highly accurate and sensitive short read aligner.” Turkish Journal of Electrical and Computer Sciences. 26(2), 721-731, 2018.

* A. Kakacak, A.E. Guzel, O. Cihangir, S. Gören, H.F. Ugurdag. Fast Multiplier Generator for FPGAs with LUT based Partial Product Generation and Column/Row Compression. Integration, the VLSI Journal, 57, pp. 147-157, Elsevier, 2017.

* H.F. Ugurdag, F. De Dinechin, Y.S. Gener, S. Gören, L.S. Didier. Hardware division by small integer constants. IEEE Transactions on  Computers, 66(12),  pp. 2097-2110, 2017.

* F. Canbay, V.E. Levent, G. Serbes, H.F. Ugurdag, S. Gören, N. Aydin. A Code Generator for Implementing Dual Tree Complex Wavelet Transform on Reconfigurable Architectures for Mobile Applications. Healthcare Technology Letters (IET), 3(3), pp. 184-88, 2016.

* S. Gören, C.C. Gürsoy, A. Yıldız. Speeding Up Logic Locking via Fault Emulation and Dynamic Multiple Fault Injection. Journal of Electronic Testing: Theory and Applications (JETTA), Springer US, 31(5–6), pp. 525–536, 2015.

* B. Yüce, H.F. Ugurdag, S. Gören, G. Dündar. Fast and Efficient Circuit Topologies for Finding the Maximum of n k-bit Numbers. IEEE Transactions on Computers, 63(8), pp. 1868 – 1881, 2014.

* S. Gören, Ö. Özkurt, Y. Türk, A. Yıldız, H.F. Ugurdag, R.S. Chakraborty, D. Mukhopadhyay. Partial Bitstream Protection for Low-Cost FPGAs with Physical Unclonable Function, Obfuscation, and Dynamic Partial Self Reconfiguration. Computers and Electrical Engineering, Elsevier, 39(2), pp. 386-397, February 2013.

* S. Gören, H.F. Ugurdag, O. Palaz. Defect-Aware Nanocrossbar Logic Mapping through Matrix Canonization using Two-Dimensional Radix Sort.  ACM Journal of Emerging Technologies in Computing Systems, 7(3), Article 12, 2011.

* H.F. Uğurdağ, S. Gören, F. Canbay. Gravitational Pose Estimation. Computers and Electrical Engineering, Elsevier, 36(6), pp. 1165-1180, 2010.

* S. Gören. Optimization of Embedded Controllers Based on Redundant Transition Removal and Fault Simulation Using K-wise Tests. Journal of Circuits, Systems, and Computers, 18(4), 647- 63. 2009.

* S. Gören, A. Karahoca, F. Y. Onat, M.Z. Gören. Prediction of cyclosporine A blood levels: an application of the adaptive-network-based fuzzy inference system (ANFIS) in assisting drug therapy. European Journal of Clinical Pharmacology, 64(8), 807-814. 2008

* S. Gören, F. J. Ferguson. On state reduction of incompletely specified finite state machines. Computers and Electrical Engineering, 33(1), 58-69. 2007.

* S. Gören, F. J. Ferguson. Test sequence generation for controller verification and test with high coverage. ACM Trans. Design Autom. Electr. Syst. 11(4), 916-38. 2006.

## Uluslararası bilimsel toplantılarda sunulan ve bildiri kitabında (proceeding) basılan bildiriler

* Halil Can Kaşkavalcı, S. Gören, “A Deep Learning Based Distributed Smart Surveillance Architecture using Edge and Cloud Computing”,  The International Conference on Deep Learning and Machine Learning in Emerging Applications (Deep-ML), August 26-28, İstanbul, Turkey, 2019.

* Y. Serhan Gener,  S. Gören, H. Fatih Ugurdag, “Lossless Look-Up Table Compression for Hardware Implementation of Transcendental Functions”,  27th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC’2019), October 6-9, Cusco, Peru, 2019.

* İ. Alper Koç, T. Serif, S. Gören, G. Ghinea, “Indoor Mapping and Positioning using  Augmented Reality,”  The 7th International Conference on Future Internet of Things and Cloud (FiCloud 2019), 26-28 August, İstanbul, Turkey, 2019.

* A. Yıldız, D. Iskender, G. Özlü, H.F. Ugurdag, T.B. Aktemur, S. Gören. Software UART: A Use Case for VSCPU Worst-Case Execution Time Analyzer. 4th International Conference on Computer Science and Engineering (UBMK’19). Samsun, Turkey, 10-15 September, 2019.

* M. Gürol,  S. Gören, K.D. Yıldız, G. Başol, and Y. Turk. Predicting Fuel Consumption via OpenXC and Machine Learning. 4th International Conference on Computer, Communication and Control Technology (I4CT’2018).  Thailand, Krabi, 20-22 March, 2018.

* S. Helvaci, A. Senova, G. Kar, S. Gören. Improving Driver Behavior Using Gamification. The International Conference on Mobile Web and Intelligent Information Systems (MOBIWIS’2018). Barcelona, Spain, 6-8 August, 2018.

* B. Kurt,  S. Gören. Development of a Mobile News Reader Application Compatible with In-Vehicle Infotainment. The International Conference on Mobile Web and Intelligent Information Systems (MOBIWIS’2018). Barcelona, Spain, 6-8 August, 2018.

* Y. Turk, B. Ozcan, S. Gören. Precise Vehicle Positioning for Indoor Navigation via OpenXC. International Conference on Vehicle Technology and Intelligent Transport Systems (VEHITS’2018), Funchal, Portugal, 16-18 March, 2018.

* A. Yildiz, H. F. Ugurdag, B. Aktemur, D. ̇Iskender, S. Gören. Cpu Design Simplified. 3rd International Conference on Computer Science and Engineering UBMK’18, Sarajevo, Bosnia and Herzegovina, September, 2018.

* Y. Turk, S. Gören, Gamified Self-Paced E-Learning Platform for Computer Science Courses. 9th International Conference ICT Innovations (ICT’2017), Sept. 21-23, 2017

* A.Yıldız, C.C.Gursoy, S. Gören. Fault Emulation on Heterogeneous Architectures. Uluslararası Bilgi​sayar Bilimleri ve Mühendisliği ​Konferansı (UBMK’2017), Oct. 5-8 2017

* M. Buyukmihci, V.E. Levent, A.E. Guzel, O. Ates, M. Tosun, T. Akgun, C. Erbas, S. Gören, H.F. Ugurdag. Output Domain Downscaler. International Symposium on Computer and Information Sciences (ISCIS’2016), Krakow, Poland, 2016.

* H.F. Ugurdag, A. Bayram, V.E. Levent, S. Gören. Efficient Combinational Circuits for Division by Small Integer Constants. 23rd IEEE Symposium on Computer Arithmetic (ARITH’2016), Santa Clara, CA, USA, 2016.

* F. Canbay, V.E. Levent, G. Serbes, H.F. Ugurdag, S. Gören, N. Aydın. A Multi-channel Real Time Implementation of Dual Tree Complex Wavelet Transform in Field Programmable Gate Arrays. 14th Mediterranean Conference on Medical and Biological Engineering and Computing (MEDICON’2016), vol. 57, pp 114-118, Cyprus, 2016.

* C.C. Gursoy, A. Yildiz, S. Gören. On optimization of multi-cycle tests for test quality and application time. 14th IEEE East-West Design & Test Symposium, Yerevan, Armenia, 2016.

* F. Canbay, V.E. Levent, G. Serbes, H.F. Uğurdağ, S. Gören, N. Aydın. An area efficient real time implementation of dual tree complex wavelet transform in field programmable gate arrays. 15th IEEE International Conference on Bioinformatics and Bioengineering (BIBE’2015), Belgrade, Serbia, 2015.

* Y.S. Gener, A. Yıldız, S. Gören. Low-Cost and Low-Power Video Filtering with Parallel Many Cores.  International Conference on Electrical and Electronics Engineering (ELECO’15), Bursa, 2015.

* F. Canbay, V.E. Levent, G. Serbes, N. Aydın, S. Gören. Field Programmable Gate Arrays Implementation of Dual Tree Complex Wavelet Transform. 37th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC’2015), Milan, Italy, 2015.

* A. Johnson, S. Saha, R.S. Chakraborty, D. Mukhopadhyay, S. Gören. Fault Attack on AES via Hardware Trojan Insertion by Dynamic Partial Reconfiguration of FPGA over Ethernet. 9th Workshop on Embedded Systems Security (WESS 2014 (A Workshop of the Embedded Systems Week (ESWEEK 2014)), New Delhi, India, October 17, 2014.

* Y. Türk, O. Demir, S. Gören. Real Time Wireless Packet Monitoring with Raspberry Pi Sniffer. ISCIS 2014, Krakow, Poland, 2014.

* M.Y. Gök, M.S. Sağıroğlu, C. Ünsalan, S. Gören. Programmable Hardware based Short Read Aligner Using Phred Quality Scores. ASE/IEEE International Conference on BioMedical Computing, Washington D.C., USA, 2013.

* H.F. Ugurdag, F. Temizkan, S. Gören. Generating Fast Logic Circuits for m-select n-port Round Robin Arbitration.  21st IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), İstanbul, Turkey, October 2013.

* M.Y. Gök, M.Ş. Sağıroğlu, C. Ünsalan, S. Gören. Reconfigurable Hardware-based Genome Aligner Using Quality Scores. 21st IEEE SIU 2013, North Cyprus, 2013.

* S. Gören, Y. Türk, Ö .Özkurt, A. Yıldız, H.F. Ugurdag,  Achieving Modular Dynamic Partial Reconfiguration with a Difference-Based Flow. 21st ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA’2013), February 11-13, 2013.

* B. Yüce, H.F. Ugurdag, S. Gören, G. Dündar. A Fast Circuit Topology for Finding the Maximum of n k-bit Numbers. 21st IEEE Symposium on Computer Arithmetic (ARITH’13), Austin, TX, April 7-10, 2013.

* S. Gören, O. Özkurt, Y. Türk, A. Yıldız, H.F. Ugurdag. Enabling Difference-Based Dynamic Partial Self Reconfiguration for Large Differences. IEEE International Design and Test Symposium, December 15-17 2012.

* H.F. Ugurdag, A. Başaran, T. Akdoğan, V.U. Güney, S. Gören. FPGA based Particle Identification in High Energy Physics Experiments.  IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP’2012), Delft, Netherlands, July 2012.

* A. Başaran, H.F. Ugurdag, T. Akdoğan, V.U. Güney, S. Gören. Ultra-Fast Curve Fitting for Pulses on FPGA. IEEE Signal Processing and Communications Applications Conference (SIU’2012), Mugla, Turkey, April 2012.

* S. Gören, A. Yıldız, O. Özkurt, H.F. Ugurdag. FPGA Bitstream Protection with PUFs, Obfuscation and Multi-boot. International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2011), Montpellier, France, June 2011.

* S. Gören, H.F. Uğurdağ, O. Palaz. Defect-Aware Nanocrossbar Logic Mapping using Bipartite Subgraph Isomorphism & Canonization. IEEE European Test Symposium (ETS ’10). 2010.

* S. Gören, H.F. Ugurdag, O. Palaz. Defect-Tolerant Logic Mapping for Nanocrossbars Based on Two-Dimensional Sort.  International Symposium on Computer and Information Sciences. Lecture Notes in Electrical Engineering, 62, pp. 399-404, 2010.

* S. Gören, H.F. Uğurdağ, A. Yıldız, O. Özkurt. FPGA Design Security with Time Division Multiplexed PUFs. IEEE International Conference on High Performance Computing & Simulation (HPCS’2010), 2010.

* H.F. Ugurdag, E. Argali, O.E. Eker, A. Basaran, S. Gören, H. Ozcan. Smart Question (sQ): Tool for Generating Multiple-Choice Test Questions. WSEAS International Conference on Education and Educational Technology (EDU’09). 2009.

* F. Ileri, S. Gören, H.F. Ugurdag, Virtual Smart Board. WSEAS International Conference on Education and Educational Technology (EDU’09). 2009.

* H.F. Ugurdag, S. Gören, F. Canbay. Correspondenceless Pose Estimation from a Single 2D Image using Classical Mechanics. IEEE International Symposium on Computer and Information Sciences. 2008.

* S. Gören. A Meta-heuristic for Shared BDD Minimization. IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC). 2008.

* S. Gören. Optimization of Interacting Controllers Using K-wise Tests, International Design and Test Workshop (IDT), 169-174. 2007.

* H.F. Uğurdağ, Y. Şahin, O. Başkirt, S. Dedeoğlu, S. Gören, Y.S. Koçak. Population-based FPGA Solution to Mastermind Game. NASA/ESA Conference on Adaptive Hardware and Systems (AHS), 237-246. 2006.

* S. Gören, F.J. Ferguson. Testing Finite State Machines Based On a Structural Coverage Metric. IEEE International Test Conference (ITC), 773-780. 2002.

* S. Gören, F.J. Ferguson. CHESMIN: A Heuristic for State Reduction of Incompletely Specified Finite State Machines. IEEE/ACM Design Automation and Test in Europe (DATE), 248-254. 2002.

* S. Gören, F.J. Ferguson. Checking Sequence Generation for Asynchronous Sequential Elements. IEEE International Test Conference (ITC), 406-413. 1999.

* Pak K. Chan, M.J. Boyd, S. Gören, K. Klenk, V. Kodavati, R. Kundu, M. Margolese, J. Sun, K. Suzuki, E. Thorne, X. Wang, J. Xu, M. Zhu. Reducing Compilation Time of Zhong’s FPGA-Based SAT Solver. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 308- 309. 1999.

* S. Gören, S. Balkir, G. Dündar, E. Anarim. Novel VLSI architectures for morphological filtering. IEEE Workshop on Nonlinear Image and Signal Processing (NSIP), 875-878. 1995.

## Ulusal bilimsel toplantılarda sunulan ve bildiri kitabında basılan bildiriler

* S. Bayraktar, S. Gören. vRLT: Cloud Based Highly Scalable Connected Vehicle Risk Detection and Life Time Estimation System. Proceedings of the 7th National Software Architecture Conference (UYMK 2018), November 29-30, 2018, Istanbul, Turkey, CEUR Workshop Proceedings, 2018

* D. Goularas, T. Serif and S. Gören.  An interdisciplinary approach in Software engineering:  Engineers meet Designers. 12. Ulusal Yazılım Mimarisi Sempozyumu, İstanbul, Eylül 2018.

* Y. Türk, S. Gören, O. Demir. Düşük Maliyetli 802.11 Kablosuz Ağ Dinleyici. Elektrik- Elektronik, Bilgisayar ve Biyomedikal Mühendisliği Sempozyumu (ELECO’2014), Bursa, 2014.

* F. Canbay, G. Serbes, S. Gören, N. Aydın. Çift-ağaç Karmaşık Dalgacık Dönüşümü’nün Gerçek Zamanlı Gerçekleştirimi. Otomatik Kontrol Ulusal Toplantısı (TOK’2013), Malatya, 2013.

* S. Gören, H.F. Ugurdag, O. Ozkurt, A. Yildiz. PUF, DPSR ve Bulandırma Yoluyla Sayısal Yongaların Güvenilir Yapılması. EMO 3. Ağ ve Bilgi Güvenliği Ulusal Sempozyumu. 2010.

* M. Z. Gören, S. Gören, A. Karahoca, F.Y. Onat. Terapötik İlaç Düzeyi İzlemi Verilerine Veri Madenciliği Tekniklerinin Uygulanması İle Siklosporin A Kan Düzeylerinin Önceden Tahmini. Türk Farmakoloji Derneği 19. Ulusal Farmakoloji Kongresi. 341-342. 2007.

* S. Gören, S. Balkır, G. Dündar, E. Anarım. Novel VLSI architectures for morphological filtering. Sinyal İşleme ve Uygulamaları Kurultayı (SIU), A: Görüntü İşleme. 187-192. 1995.
