[
   {
	    "BriefDescription": "bytes all masters read from ddr based on read-cycles event",
	    "MetricName": "imx8mn_ddr_read.all",
	    "MetricExpr": "imx8mn_ddr.read_cycles * 4 * 2",
	    "ScaleUnit": "9.765625e-4KB",
	    "Unit": "imx8_ddr",
	    "Compat": "i.MX8MN"
   },
   {
	    "BriefDescription": "bytes all masters write to ddr based on write-cycles event",
	    "MetricName": "imx8mn_ddr_write.all",
	    "MetricExpr": "imx8mn_ddr.write_cycles * 4 * 2",
	    "ScaleUnit": "9.765625e-4KB",
	    "Unit": "imx8_ddr",
	    "Compat": "i.MX8MN"
   },
   {
	    "BriefDescription": "smmu pmcg proper metric wrong compat",
	    "MetricName": "smmuv3_pmcg_cycles_wrong_compat",
	    "MetricExpr": "smmu_pmcg.cycles * 4 * 2",
	    "ScaleUnit": "9.765625e-4KB",
	    "Unit": "smmuv3_pmcg",
	    "Compat": "i.MX8MN"
   },
   {
	    "BriefDescription": "smmu pmcg proper metric correct compat",
	    "MetricName": "smmuv3_pmcg_cycles_correct_compat",
	    "MetricExpr": "smmu_pmcg.cycles * 100",
	    "ScaleUnit": "9.765625e-4KB",
	    "Unit": "smmuv3_pmcg",
	    "Compat": "0x65000012"
   }
]
