{
  "module_name": "ov01a10.c",
  "hash_id": "eb53992dc0c3cea0f368a69e7d9de911b58b91c9c7b7ea945ee3eff7abbb74f6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/ov01a10.c",
  "human_readable_source": "\n \n\n#include <asm/unaligned.h>\n\n#include <linux/acpi.h>\n#include <linux/bitfield.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-event.h>\n#include <media/v4l2-fwnode.h>\n\n#define OV01A10_LINK_FREQ_400MHZ\t400000000ULL\n#define OV01A10_SCLK\t\t\t40000000LL\n#define OV01A10_DATA_LANES\t\t1\n\n#define OV01A10_REG_CHIP_ID\t\t0x300a\n#define OV01A10_CHIP_ID\t\t\t0x560141\n\n#define OV01A10_REG_MODE_SELECT\t\t0x0100\n#define OV01A10_MODE_STANDBY\t\t0x00\n#define OV01A10_MODE_STREAMING\t\t0x01\n\n \n#define OV01A10_PIXEL_ARRAY_WIDTH\t1296\n#define OV01A10_PIXEL_ARRAY_HEIGHT\t816\n#define OV01A10_ACITVE_WIDTH\t\t1280\n#define OV01A10_ACITVE_HEIGHT\t\t800\n\n \n#define OV01A10_REG_VTS\t\t\t0x380e\n#define OV01A10_VTS_DEF\t\t\t0x0380\n#define OV01A10_VTS_MIN\t\t\t0x0380\n#define OV01A10_VTS_MAX\t\t\t0xffff\n#define OV01A10_HTS_DEF\t\t\t1488\n\n \n#define OV01A10_REG_EXPOSURE\t\t0x3501\n#define OV01A10_EXPOSURE_MIN\t\t4\n#define OV01A10_EXPOSURE_MAX_MARGIN\t8\n#define OV01A10_EXPOSURE_STEP\t\t1\n\n \n#define OV01A10_REG_ANALOG_GAIN\t\t0x3508\n#define OV01A10_ANAL_GAIN_MIN\t\t0x100\n#define OV01A10_ANAL_GAIN_MAX\t\t0xffff\n#define OV01A10_ANAL_GAIN_STEP\t\t1\n\n \n#define OV01A10_REG_DIGITAL_GAIN_B\t0x350a\n#define OV01A10_REG_DIGITAL_GAIN_GB\t0x3510\n#define OV01A10_REG_DIGITAL_GAIN_GR\t0x3513\n#define OV01A10_REG_DIGITAL_GAIN_R\t0x3516\n#define OV01A10_DGTL_GAIN_MIN\t\t0\n#define OV01A10_DGTL_GAIN_MAX\t\t0x3ffff\n#define OV01A10_DGTL_GAIN_STEP\t\t1\n#define OV01A10_DGTL_GAIN_DEFAULT\t1024\n\n \n#define OV01A10_REG_TEST_PATTERN\t0x4503\n#define OV01A10_TEST_PATTERN_ENABLE\tBIT(7)\n#define OV01A10_LINK_FREQ_400MHZ_INDEX\t0\n\n \n#define OV01A10_REG_FORMAT1\t\t0x3820\n#define OV01A10_VFLIP_MASK\t\tBIT(4)\n#define OV01A10_HFLIP_MASK\t\tBIT(3)\n\n \n#define OV01A10_REG_X_WIN\t\t0x3811\n#define OV01A10_REG_Y_WIN\t\t0x3813\n\nstruct ov01a10_reg {\n\tu16 address;\n\tu8 val;\n};\n\nstruct ov01a10_reg_list {\n\tu32 num_of_regs;\n\tconst struct ov01a10_reg *regs;\n};\n\nstruct ov01a10_link_freq_config {\n\tconst struct ov01a10_reg_list reg_list;\n};\n\nstruct ov01a10_mode {\n\tu32 width;\n\tu32 height;\n\tu32 hts;\n\tu32 vts_def;\n\tu32 vts_min;\n\tu32 link_freq_index;\n\n\tconst struct ov01a10_reg_list reg_list;\n};\n\nstatic const struct ov01a10_reg mipi_data_rate_720mbps[] = {\n\t{0x0103, 0x01},\n\t{0x0302, 0x00},\n\t{0x0303, 0x06},\n\t{0x0304, 0x01},\n\t{0x0305, 0xe0},\n\t{0x0306, 0x00},\n\t{0x0308, 0x01},\n\t{0x0309, 0x00},\n\t{0x030c, 0x01},\n\t{0x0322, 0x01},\n\t{0x0323, 0x06},\n\t{0x0324, 0x01},\n\t{0x0325, 0x68},\n};\n\nstatic const struct ov01a10_reg sensor_1280x800_setting[] = {\n\t{0x3002, 0xa1},\n\t{0x301e, 0xf0},\n\t{0x3022, 0x01},\n\t{0x3501, 0x03},\n\t{0x3502, 0x78},\n\t{0x3504, 0x0c},\n\t{0x3508, 0x01},\n\t{0x3509, 0x00},\n\t{0x3601, 0xc0},\n\t{0x3603, 0x71},\n\t{0x3610, 0x68},\n\t{0x3611, 0x86},\n\t{0x3640, 0x10},\n\t{0x3641, 0x80},\n\t{0x3642, 0xdc},\n\t{0x3646, 0x55},\n\t{0x3647, 0x57},\n\t{0x364b, 0x00},\n\t{0x3653, 0x10},\n\t{0x3655, 0x00},\n\t{0x3656, 0x00},\n\t{0x365f, 0x0f},\n\t{0x3661, 0x45},\n\t{0x3662, 0x24},\n\t{0x3663, 0x11},\n\t{0x3664, 0x07},\n\t{0x3709, 0x34},\n\t{0x370b, 0x6f},\n\t{0x3714, 0x22},\n\t{0x371b, 0x27},\n\t{0x371c, 0x67},\n\t{0x371d, 0xa7},\n\t{0x371e, 0xe7},\n\t{0x3730, 0x81},\n\t{0x3733, 0x10},\n\t{0x3734, 0x40},\n\t{0x3737, 0x04},\n\t{0x3739, 0x1c},\n\t{0x3767, 0x00},\n\t{0x376c, 0x81},\n\t{0x3772, 0x14},\n\t{0x37c2, 0x04},\n\t{0x37d8, 0x03},\n\t{0x37d9, 0x0c},\n\t{0x37e0, 0x00},\n\t{0x37e1, 0x08},\n\t{0x37e2, 0x10},\n\t{0x37e3, 0x04},\n\t{0x37e4, 0x04},\n\t{0x37e5, 0x03},\n\t{0x37e6, 0x04},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x00},\n\t{0x3804, 0x05},\n\t{0x3805, 0x0f},\n\t{0x3806, 0x03},\n\t{0x3807, 0x2f},\n\t{0x3808, 0x05},\n\t{0x3809, 0x00},\n\t{0x380a, 0x03},\n\t{0x380b, 0x20},\n\t{0x380c, 0x02},\n\t{0x380d, 0xe8},\n\t{0x380e, 0x03},\n\t{0x380f, 0x80},\n\t{0x3810, 0x00},\n\t{0x3811, 0x08},\n\t{0x3812, 0x00},\n\t{0x3813, 0x08},\n\t{0x3814, 0x01},\n\t{0x3815, 0x01},\n\t{0x3816, 0x01},\n\t{0x3817, 0x01},\n\t{0x3820, 0xa0},\n\t{0x3822, 0x13},\n\t{0x3832, 0x28},\n\t{0x3833, 0x10},\n\t{0x3b00, 0x00},\n\t{0x3c80, 0x00},\n\t{0x3c88, 0x02},\n\t{0x3c8c, 0x07},\n\t{0x3c8d, 0x40},\n\t{0x3cc7, 0x80},\n\t{0x4000, 0xc3},\n\t{0x4001, 0xe0},\n\t{0x4003, 0x40},\n\t{0x4008, 0x02},\n\t{0x4009, 0x19},\n\t{0x400a, 0x01},\n\t{0x400b, 0x6c},\n\t{0x4011, 0x00},\n\t{0x4041, 0x00},\n\t{0x4300, 0xff},\n\t{0x4301, 0x00},\n\t{0x4302, 0x0f},\n\t{0x4503, 0x00},\n\t{0x4601, 0x50},\n\t{0x4800, 0x64},\n\t{0x481f, 0x34},\n\t{0x4825, 0x33},\n\t{0x4837, 0x11},\n\t{0x4881, 0x40},\n\t{0x4883, 0x01},\n\t{0x4890, 0x00},\n\t{0x4901, 0x00},\n\t{0x4902, 0x00},\n\t{0x4b00, 0x2a},\n\t{0x4b0d, 0x00},\n\t{0x450a, 0x04},\n\t{0x450b, 0x00},\n\t{0x5000, 0x65},\n\t{0x5200, 0x18},\n\t{0x5004, 0x00},\n\t{0x5080, 0x40},\n\t{0x0305, 0xf4},\n\t{0x0325, 0xc2},\n};\n\nstatic const char * const ov01a10_test_pattern_menu[] = {\n\t\"Disabled\",\n\t\"Color Bar\",\n\t\"Top-Bottom Darker Color Bar\",\n\t\"Right-Left Darker Color Bar\",\n\t\"Color Bar type 4\",\n};\n\nstatic const s64 link_freq_menu_items[] = {\n\tOV01A10_LINK_FREQ_400MHZ,\n};\n\nstatic const struct ov01a10_link_freq_config link_freq_configs[] = {\n\t[OV01A10_LINK_FREQ_400MHZ_INDEX] = {\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mipi_data_rate_720mbps),\n\t\t\t.regs = mipi_data_rate_720mbps,\n\t\t}\n\t},\n};\n\nstatic const struct ov01a10_mode supported_modes[] = {\n\t{\n\t\t.width = OV01A10_ACITVE_WIDTH,\n\t\t.height = OV01A10_ACITVE_HEIGHT,\n\t\t.hts = OV01A10_HTS_DEF,\n\t\t.vts_def = OV01A10_VTS_DEF,\n\t\t.vts_min = OV01A10_VTS_MIN,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(sensor_1280x800_setting),\n\t\t\t.regs = sensor_1280x800_setting,\n\t\t},\n\t\t.link_freq_index = OV01A10_LINK_FREQ_400MHZ_INDEX,\n\t},\n};\n\nstruct ov01a10 {\n\tstruct v4l2_subdev sd;\n\tstruct media_pad pad;\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\n\t \n\tstruct v4l2_ctrl *link_freq;\n\tstruct v4l2_ctrl *pixel_rate;\n\tstruct v4l2_ctrl *vblank;\n\tstruct v4l2_ctrl *hblank;\n\tstruct v4l2_ctrl *exposure;\n\n\tconst struct ov01a10_mode *cur_mode;\n\n\t \n\tbool streaming;\n};\n\nstatic inline struct ov01a10 *to_ov01a10(struct v4l2_subdev *subdev)\n{\n\treturn container_of(subdev, struct ov01a10, sd);\n}\n\nstatic int ov01a10_read_reg(struct ov01a10 *ov01a10, u16 reg, u16 len, u32 *val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov01a10->sd);\n\tstruct i2c_msg msgs[2];\n\tu8 addr_buf[2];\n\tu8 data_buf[4] = {0};\n\tint ret = 0;\n\n\tif (len > sizeof(data_buf))\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, addr_buf);\n\tmsgs[0].addr = client->addr;\n\tmsgs[0].flags = 0;\n\tmsgs[0].len = sizeof(addr_buf);\n\tmsgs[0].buf = addr_buf;\n\tmsgs[1].addr = client->addr;\n\tmsgs[1].flags = I2C_M_RD;\n\tmsgs[1].len = len;\n\tmsgs[1].buf = &data_buf[sizeof(data_buf) - len];\n\n\tret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));\n\n\tif (ret != ARRAY_SIZE(msgs))\n\t\treturn ret < 0 ? ret : -EIO;\n\n\t*val = get_unaligned_be32(data_buf);\n\n\treturn 0;\n}\n\nstatic int ov01a10_write_reg(struct ov01a10 *ov01a10, u16 reg, u16 len, u32 val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov01a10->sd);\n\tu8 buf[6];\n\tint ret = 0;\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, buf);\n\tput_unaligned_be32(val << 8 * (4 - len), buf + 2);\n\n\tret = i2c_master_send(client, buf, len + 2);\n\tif (ret != len + 2)\n\t\treturn ret < 0 ? ret : -EIO;\n\n\treturn 0;\n}\n\nstatic int ov01a10_write_reg_list(struct ov01a10 *ov01a10,\n\t\t\t\t  const struct ov01a10_reg_list *r_list)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov01a10->sd);\n\tunsigned int i;\n\tint ret = 0;\n\n\tfor (i = 0; i < r_list->num_of_regs; i++) {\n\t\tret = ov01a10_write_reg(ov01a10, r_list->regs[i].address, 1,\n\t\t\t\t\tr_list->regs[i].val);\n\t\tif (ret) {\n\t\t\tdev_err_ratelimited(&client->dev,\n\t\t\t\t\t    \"write reg 0x%4.4x err = %d\\n\",\n\t\t\t\t\t    r_list->regs[i].address, ret);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int ov01a10_update_digital_gain(struct ov01a10 *ov01a10, u32 d_gain)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov01a10->sd);\n\tu32 real = d_gain << 6;\n\tint ret = 0;\n\n\tret = ov01a10_write_reg(ov01a10, OV01A10_REG_DIGITAL_GAIN_B, 3, real);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set DIGITAL_GAIN_B\\n\");\n\t\treturn ret;\n\t}\n\n\tret = ov01a10_write_reg(ov01a10, OV01A10_REG_DIGITAL_GAIN_GB, 3, real);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set DIGITAL_GAIN_GB\\n\");\n\t\treturn ret;\n\t}\n\n\tret = ov01a10_write_reg(ov01a10, OV01A10_REG_DIGITAL_GAIN_GR, 3, real);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set DIGITAL_GAIN_GR\\n\");\n\t\treturn ret;\n\t}\n\n\tret = ov01a10_write_reg(ov01a10, OV01A10_REG_DIGITAL_GAIN_R, 3, real);\n\tif (ret)\n\t\tdev_err(&client->dev, \"failed to set DIGITAL_GAIN_R\\n\");\n\n\treturn ret;\n}\n\nstatic int ov01a10_test_pattern(struct ov01a10 *ov01a10, u32 pattern)\n{\n\tif (!pattern)\n\t\treturn 0;\n\n\tpattern = (pattern - 1) | OV01A10_TEST_PATTERN_ENABLE;\n\n\treturn ov01a10_write_reg(ov01a10, OV01A10_REG_TEST_PATTERN, 1, pattern);\n}\n\n \nstatic int ov01a10_set_hflip(struct ov01a10 *ov01a10, u32 hflip)\n{\n\tint ret;\n\tu32 val, offset;\n\n\toffset = hflip ? 0x9 : 0x8;\n\tret = ov01a10_write_reg(ov01a10, OV01A10_REG_X_WIN, 1, offset);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov01a10_read_reg(ov01a10, OV01A10_REG_FORMAT1, 1, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tval = hflip ? val | FIELD_PREP(OV01A10_HFLIP_MASK, 0x1) :\n\t\tval & ~OV01A10_HFLIP_MASK;\n\n\treturn ov01a10_write_reg(ov01a10, OV01A10_REG_FORMAT1, 1, val);\n}\n\nstatic int ov01a10_set_vflip(struct ov01a10 *ov01a10, u32 vflip)\n{\n\tint ret;\n\tu32 val, offset;\n\n\toffset = vflip ? 0x9 : 0x8;\n\tret = ov01a10_write_reg(ov01a10, OV01A10_REG_Y_WIN, 1, offset);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov01a10_read_reg(ov01a10, OV01A10_REG_FORMAT1, 1, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tval = vflip ? val | FIELD_PREP(OV01A10_VFLIP_MASK, 0x1) :\n\t\tval & ~OV01A10_VFLIP_MASK;\n\n\treturn ov01a10_write_reg(ov01a10, OV01A10_REG_FORMAT1, 1, val);\n}\n\nstatic int ov01a10_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct ov01a10 *ov01a10 = container_of(ctrl->handler,\n\t\t\t\t\t       struct ov01a10, ctrl_handler);\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov01a10->sd);\n\ts64 exposure_max;\n\tint ret = 0;\n\n\tif (ctrl->id == V4L2_CID_VBLANK) {\n\t\texposure_max = ov01a10->cur_mode->height + ctrl->val -\n\t\t\tOV01A10_EXPOSURE_MAX_MARGIN;\n\t\t__v4l2_ctrl_modify_range(ov01a10->exposure,\n\t\t\t\t\t ov01a10->exposure->minimum,\n\t\t\t\t\t exposure_max, ov01a10->exposure->step,\n\t\t\t\t\t exposure_max);\n\t}\n\n\tif (!pm_runtime_get_if_in_use(&client->dev))\n\t\treturn 0;\n\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_ANALOGUE_GAIN:\n\t\tret = ov01a10_write_reg(ov01a10, OV01A10_REG_ANALOG_GAIN, 2,\n\t\t\t\t\tctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_DIGITAL_GAIN:\n\t\tret = ov01a10_update_digital_gain(ov01a10, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_EXPOSURE:\n\t\tret = ov01a10_write_reg(ov01a10, OV01A10_REG_EXPOSURE, 2,\n\t\t\t\t\tctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_VBLANK:\n\t\tret = ov01a10_write_reg(ov01a10, OV01A10_REG_VTS, 2,\n\t\t\t\t\tov01a10->cur_mode->height + ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_TEST_PATTERN:\n\t\tret = ov01a10_test_pattern(ov01a10, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_HFLIP:\n\t\tov01a10_set_hflip(ov01a10, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_VFLIP:\n\t\tov01a10_set_vflip(ov01a10, ctrl->val);\n\t\tbreak;\n\n\tdefault:\n\t\tret = -EINVAL;\n\t\tbreak;\n\t}\n\n\tpm_runtime_put(&client->dev);\n\n\treturn ret;\n}\n\nstatic const struct v4l2_ctrl_ops ov01a10_ctrl_ops = {\n\t.s_ctrl = ov01a10_set_ctrl,\n};\n\nstatic int ov01a10_init_controls(struct ov01a10 *ov01a10)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov01a10->sd);\n\tstruct v4l2_fwnode_device_properties props;\n\tu32 vblank_min, vblank_max, vblank_default;\n\tstruct v4l2_ctrl_handler *ctrl_hdlr;\n\tconst struct ov01a10_mode *cur_mode;\n\ts64 exposure_max, h_blank;\n\tint ret = 0;\n\tint size;\n\n\tret = v4l2_fwnode_device_parse(&client->dev, &props);\n\tif (ret)\n\t\treturn ret;\n\n\tctrl_hdlr = &ov01a10->ctrl_handler;\n\tret = v4l2_ctrl_handler_init(ctrl_hdlr, 12);\n\tif (ret)\n\t\treturn ret;\n\n\tcur_mode = ov01a10->cur_mode;\n\tsize = ARRAY_SIZE(link_freq_menu_items);\n\n\tov01a10->link_freq = v4l2_ctrl_new_int_menu(ctrl_hdlr,\n\t\t\t\t\t\t    &ov01a10_ctrl_ops,\n\t\t\t\t\t\t    V4L2_CID_LINK_FREQ,\n\t\t\t\t\t\t    size - 1, 0,\n\t\t\t\t\t\t    link_freq_menu_items);\n\tif (ov01a10->link_freq)\n\t\tov01a10->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tov01a10->pixel_rate = v4l2_ctrl_new_std(ctrl_hdlr, &ov01a10_ctrl_ops,\n\t\t\t\t\t\tV4L2_CID_PIXEL_RATE, 0,\n\t\t\t\t\t\tOV01A10_SCLK, 1, OV01A10_SCLK);\n\n\tvblank_min = cur_mode->vts_min - cur_mode->height;\n\tvblank_max = OV01A10_VTS_MAX - cur_mode->height;\n\tvblank_default = cur_mode->vts_def - cur_mode->height;\n\tov01a10->vblank = v4l2_ctrl_new_std(ctrl_hdlr, &ov01a10_ctrl_ops,\n\t\t\t\t\t    V4L2_CID_VBLANK, vblank_min,\n\t\t\t\t\t    vblank_max, 1, vblank_default);\n\n\th_blank = cur_mode->hts - cur_mode->width;\n\tov01a10->hblank = v4l2_ctrl_new_std(ctrl_hdlr, &ov01a10_ctrl_ops,\n\t\t\t\t\t    V4L2_CID_HBLANK, h_blank, h_blank,\n\t\t\t\t\t    1, h_blank);\n\tif (ov01a10->hblank)\n\t\tov01a10->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov01a10_ctrl_ops, V4L2_CID_ANALOGUE_GAIN,\n\t\t\t  OV01A10_ANAL_GAIN_MIN, OV01A10_ANAL_GAIN_MAX,\n\t\t\t  OV01A10_ANAL_GAIN_STEP, OV01A10_ANAL_GAIN_MIN);\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov01a10_ctrl_ops, V4L2_CID_DIGITAL_GAIN,\n\t\t\t  OV01A10_DGTL_GAIN_MIN, OV01A10_DGTL_GAIN_MAX,\n\t\t\t  OV01A10_DGTL_GAIN_STEP, OV01A10_DGTL_GAIN_DEFAULT);\n\n\texposure_max = cur_mode->vts_def - OV01A10_EXPOSURE_MAX_MARGIN;\n\tov01a10->exposure = v4l2_ctrl_new_std(ctrl_hdlr, &ov01a10_ctrl_ops,\n\t\t\t\t\t      V4L2_CID_EXPOSURE,\n\t\t\t\t\t      OV01A10_EXPOSURE_MIN,\n\t\t\t\t\t      exposure_max,\n\t\t\t\t\t      OV01A10_EXPOSURE_STEP,\n\t\t\t\t\t      exposure_max);\n\n\tv4l2_ctrl_new_std_menu_items(ctrl_hdlr, &ov01a10_ctrl_ops,\n\t\t\t\t     V4L2_CID_TEST_PATTERN,\n\t\t\t\t     ARRAY_SIZE(ov01a10_test_pattern_menu) - 1,\n\t\t\t\t     0, 0, ov01a10_test_pattern_menu);\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov01a10_ctrl_ops, V4L2_CID_HFLIP,\n\t\t\t  0, 1, 1, 0);\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov01a10_ctrl_ops, V4L2_CID_VFLIP,\n\t\t\t  0, 1, 1, 0);\n\n\tret = v4l2_ctrl_new_fwnode_properties(ctrl_hdlr, &ov01a10_ctrl_ops,\n\t\t\t\t\t      &props);\n\tif (ret)\n\t\tgoto fail;\n\n\tif (ctrl_hdlr->error) {\n\t\tret = ctrl_hdlr->error;\n\t\tgoto fail;\n\t}\n\n\tov01a10->sd.ctrl_handler = ctrl_hdlr;\n\n\treturn 0;\nfail:\n\tv4l2_ctrl_handler_free(ctrl_hdlr);\n\n\treturn ret;\n}\n\nstatic void ov01a10_update_pad_format(const struct ov01a10_mode *mode,\n\t\t\t\t      struct v4l2_mbus_framefmt *fmt)\n{\n\tfmt->width = mode->width;\n\tfmt->height = mode->height;\n\tfmt->code = MEDIA_BUS_FMT_SBGGR10_1X10;\n\tfmt->field = V4L2_FIELD_NONE;\n\tfmt->colorspace = V4L2_COLORSPACE_RAW;\n}\n\nstatic int ov01a10_start_streaming(struct ov01a10 *ov01a10)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov01a10->sd);\n\tconst struct ov01a10_reg_list *reg_list;\n\tint link_freq_index;\n\tint ret = 0;\n\n\tlink_freq_index = ov01a10->cur_mode->link_freq_index;\n\treg_list = &link_freq_configs[link_freq_index].reg_list;\n\tret = ov01a10_write_reg_list(ov01a10, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set plls\\n\");\n\t\treturn ret;\n\t}\n\n\treg_list = &ov01a10->cur_mode->reg_list;\n\tret = ov01a10_write_reg_list(ov01a10, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set mode\\n\");\n\t\treturn ret;\n\t}\n\n\tret = __v4l2_ctrl_handler_setup(ov01a10->sd.ctrl_handler);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov01a10_write_reg(ov01a10, OV01A10_REG_MODE_SELECT, 1,\n\t\t\t\tOV01A10_MODE_STREAMING);\n\tif (ret)\n\t\tdev_err(&client->dev, \"failed to start streaming\\n\");\n\n\treturn ret;\n}\n\nstatic void ov01a10_stop_streaming(struct ov01a10 *ov01a10)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov01a10->sd);\n\tint ret = 0;\n\n\tret = ov01a10_write_reg(ov01a10, OV01A10_REG_MODE_SELECT, 1,\n\t\t\t\tOV01A10_MODE_STANDBY);\n\tif (ret)\n\t\tdev_err(&client->dev, \"failed to stop streaming\\n\");\n}\n\nstatic int ov01a10_set_stream(struct v4l2_subdev *sd, int enable)\n{\n\tstruct ov01a10 *ov01a10 = to_ov01a10(sd);\n\tstruct i2c_client *client = v4l2_get_subdevdata(sd);\n\tstruct v4l2_subdev_state *state;\n\tint ret = 0;\n\n\tstate = v4l2_subdev_lock_and_get_active_state(sd);\n\tif (ov01a10->streaming == enable)\n\t\tgoto unlock;\n\n\tif (enable) {\n\t\tret = pm_runtime_resume_and_get(&client->dev);\n\t\tif (ret < 0)\n\t\t\tgoto unlock;\n\n\t\tret = ov01a10_start_streaming(ov01a10);\n\t\tif (ret) {\n\t\t\tpm_runtime_put(&client->dev);\n\t\t\tgoto unlock;\n\t\t}\n\n\t\tgoto done;\n\t}\n\n\tov01a10_stop_streaming(ov01a10);\n\tpm_runtime_put(&client->dev);\ndone:\n\tov01a10->streaming = enable;\nunlock:\n\tv4l2_subdev_unlock_state(state);\n\n\treturn ret;\n}\n\nstatic int __maybe_unused ov01a10_suspend(struct device *dev)\n{\n\tstruct i2c_client *client = to_i2c_client(dev);\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov01a10 *ov01a10 = to_ov01a10(sd);\n\tstruct v4l2_subdev_state *state;\n\n\tstate = v4l2_subdev_lock_and_get_active_state(sd);\n\tif (ov01a10->streaming)\n\t\tov01a10_stop_streaming(ov01a10);\n\n\tv4l2_subdev_unlock_state(state);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused ov01a10_resume(struct device *dev)\n{\n\tstruct i2c_client *client = to_i2c_client(dev);\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov01a10 *ov01a10 = to_ov01a10(sd);\n\tstruct v4l2_subdev_state *state;\n\tint ret = 0;\n\n\tstate = v4l2_subdev_lock_and_get_active_state(sd);\n\tif (!ov01a10->streaming)\n\t\tgoto exit;\n\n\tret = ov01a10_start_streaming(ov01a10);\n\tif (ret) {\n\t\tov01a10->streaming = false;\n\t\tov01a10_stop_streaming(ov01a10);\n\t}\n\nexit:\n\tv4l2_subdev_unlock_state(state);\n\n\treturn ret;\n}\n\nstatic int ov01a10_set_format(struct v4l2_subdev *sd,\n\t\t\t      struct v4l2_subdev_state *sd_state,\n\t\t\t      struct v4l2_subdev_format *fmt)\n{\n\tstruct ov01a10 *ov01a10 = to_ov01a10(sd);\n\tconst struct ov01a10_mode *mode;\n\tstruct v4l2_mbus_framefmt *format;\n\ts32 vblank_def, h_blank;\n\n\tmode = v4l2_find_nearest_size(supported_modes,\n\t\t\t\t      ARRAY_SIZE(supported_modes), width,\n\t\t\t\t      height, fmt->format.width,\n\t\t\t\t      fmt->format.height);\n\n\tov01a10_update_pad_format(mode, &fmt->format);\n\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_ACTIVE) {\n\t\tov01a10->cur_mode = mode;\n\t\t__v4l2_ctrl_s_ctrl(ov01a10->link_freq, mode->link_freq_index);\n\t\t__v4l2_ctrl_s_ctrl_int64(ov01a10->pixel_rate, OV01A10_SCLK);\n\n\t\tvblank_def = mode->vts_def - mode->height;\n\t\t__v4l2_ctrl_modify_range(ov01a10->vblank,\n\t\t\t\t\t mode->vts_min - mode->height,\n\t\t\t\t\t OV01A10_VTS_MAX - mode->height, 1,\n\t\t\t\t\t vblank_def);\n\t\t__v4l2_ctrl_s_ctrl(ov01a10->vblank, vblank_def);\n\t\th_blank = mode->hts - mode->width;\n\t\t__v4l2_ctrl_modify_range(ov01a10->hblank, h_blank, h_blank, 1,\n\t\t\t\t\t h_blank);\n\t}\n\n\tformat = v4l2_subdev_get_pad_format(sd, sd_state, fmt->stream);\n\t*format = fmt->format;\n\n\treturn 0;\n}\n\nstatic int ov01a10_init_cfg(struct v4l2_subdev *sd,\n\t\t\t    struct v4l2_subdev_state *state)\n{\n\tstruct v4l2_subdev_format fmt = {\n\t\t.which = V4L2_SUBDEV_FORMAT_TRY,\n\t\t.format = {\n\t\t\t.width = OV01A10_ACITVE_WIDTH,\n\t\t\t.height = OV01A10_ACITVE_HEIGHT,\n\t\t},\n\t};\n\n\tov01a10_set_format(sd, state, &fmt);\n\n\treturn 0;\n}\n\nstatic int ov01a10_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_mbus_code_enum *code)\n{\n\tif (code->index > 0)\n\t\treturn -EINVAL;\n\n\tcode->code = MEDIA_BUS_FMT_SBGGR10_1X10;\n\n\treturn 0;\n}\n\nstatic int ov01a10_enum_frame_size(struct v4l2_subdev *sd,\n\t\t\t\t   struct v4l2_subdev_state *sd_state,\n\t\t\t\t   struct v4l2_subdev_frame_size_enum *fse)\n{\n\tif (fse->index >= ARRAY_SIZE(supported_modes) ||\n\t    fse->code != MEDIA_BUS_FMT_SBGGR10_1X10)\n\t\treturn -EINVAL;\n\n\tfse->min_width = supported_modes[fse->index].width;\n\tfse->max_width = fse->min_width;\n\tfse->min_height = supported_modes[fse->index].height;\n\tfse->max_height = fse->min_height;\n\n\treturn 0;\n}\n\nstatic int ov01a10_get_selection(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *state,\n\t\t\t\t struct v4l2_subdev_selection *sel)\n{\n\tif (sel->which != V4L2_SUBDEV_FORMAT_ACTIVE)\n\t\treturn -EINVAL;\n\n\tswitch (sel->target) {\n\tcase V4L2_SEL_TGT_NATIVE_SIZE:\n\tcase V4L2_SEL_TGT_CROP_BOUNDS:\n\t\tsel->r.top = 0;\n\t\tsel->r.left = 0;\n\t\tsel->r.width = OV01A10_PIXEL_ARRAY_WIDTH;\n\t\tsel->r.height = OV01A10_PIXEL_ARRAY_HEIGHT;\n\t\treturn 0;\n\tcase V4L2_SEL_TGT_CROP:\n\tcase V4L2_SEL_TGT_CROP_DEFAULT:\n\t\tsel->r.top = (OV01A10_PIXEL_ARRAY_HEIGHT -\n\t\t\t      OV01A10_ACITVE_HEIGHT) / 2;\n\t\tsel->r.left = (OV01A10_PIXEL_ARRAY_WIDTH -\n\t\t\t       OV01A10_ACITVE_WIDTH) / 2;\n\t\tsel->r.width = OV01A10_ACITVE_WIDTH;\n\t\tsel->r.height = OV01A10_ACITVE_HEIGHT;\n\t\treturn 0;\n\t}\n\n\treturn -EINVAL;\n}\n\nstatic const struct v4l2_subdev_core_ops ov01a10_core_ops = {\n\t.log_status = v4l2_ctrl_subdev_log_status,\n\t.subscribe_event = v4l2_ctrl_subdev_subscribe_event,\n\t.unsubscribe_event = v4l2_event_subdev_unsubscribe,\n};\n\nstatic const struct v4l2_subdev_video_ops ov01a10_video_ops = {\n\t.s_stream = ov01a10_set_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops ov01a10_pad_ops = {\n\t.init_cfg = ov01a10_init_cfg,\n\t.set_fmt = ov01a10_set_format,\n\t.get_fmt = v4l2_subdev_get_fmt,\n\t.get_selection = ov01a10_get_selection,\n\t.enum_mbus_code = ov01a10_enum_mbus_code,\n\t.enum_frame_size = ov01a10_enum_frame_size,\n};\n\nstatic const struct v4l2_subdev_ops ov01a10_subdev_ops = {\n\t.core = &ov01a10_core_ops,\n\t.video = &ov01a10_video_ops,\n\t.pad = &ov01a10_pad_ops,\n};\n\nstatic const struct media_entity_operations ov01a10_subdev_entity_ops = {\n\t.link_validate = v4l2_subdev_link_validate,\n};\n\nstatic int ov01a10_identify_module(struct ov01a10 *ov01a10)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov01a10->sd);\n\tint ret;\n\tu32 val;\n\n\tret = ov01a10_read_reg(ov01a10, OV01A10_REG_CHIP_ID, 3, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (val != OV01A10_CHIP_ID) {\n\t\tdev_err(&client->dev, \"chip id mismatch: %x!=%x\\n\",\n\t\t\tOV01A10_CHIP_ID, val);\n\t\treturn -EIO;\n\t}\n\n\treturn 0;\n}\n\nstatic void ov01a10_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\tv4l2_ctrl_handler_free(sd->ctrl_handler);\n\n\tpm_runtime_disable(&client->dev);\n}\n\nstatic int ov01a10_probe(struct i2c_client *client)\n{\n\tstruct device *dev = &client->dev;\n\tstruct ov01a10 *ov01a10;\n\tint ret = 0;\n\n\tov01a10 = devm_kzalloc(dev, sizeof(*ov01a10), GFP_KERNEL);\n\tif (!ov01a10)\n\t\treturn -ENOMEM;\n\n\tv4l2_i2c_subdev_init(&ov01a10->sd, client, &ov01a10_subdev_ops);\n\n\tret = ov01a10_identify_module(ov01a10);\n\tif (ret)\n\t\treturn dev_err_probe(dev, ret,\n\t\t\t\t     \"failed to find sensor\\n\");\n\n\tov01a10->cur_mode = &supported_modes[0];\n\n\tret = ov01a10_init_controls(ov01a10);\n\tif (ret) {\n\t\tdev_err(dev, \"failed to init controls: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tov01a10->sd.state_lock = ov01a10->ctrl_handler.lock;\n\tov01a10->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE |\n\t\tV4L2_SUBDEV_FL_HAS_EVENTS;\n\tov01a10->sd.entity.ops = &ov01a10_subdev_entity_ops;\n\tov01a10->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\tov01a10->pad.flags = MEDIA_PAD_FL_SOURCE;\n\n\tret = media_entity_pads_init(&ov01a10->sd.entity, 1, &ov01a10->pad);\n\tif (ret) {\n\t\tdev_err(dev, \"Failed to init entity pads: %d\\n\", ret);\n\t\tgoto err_handler_free;\n\t}\n\n\tret = v4l2_subdev_init_finalize(&ov01a10->sd);\n\tif (ret) {\n\t\tdev_err(dev, \"Failed to allocate subdev state: %d\\n\", ret);\n\t\tgoto err_media_entity_cleanup;\n\t}\n\n\tret = v4l2_async_register_subdev_sensor(&ov01a10->sd);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to register subdev: %d\\n\", ret);\n\t\tgoto err_media_entity_cleanup;\n\t}\n\n\tpm_runtime_enable(dev);\n\tpm_runtime_idle(dev);\n\n\treturn 0;\n\nerr_media_entity_cleanup:\n\tmedia_entity_cleanup(&ov01a10->sd.entity);\n\nerr_handler_free:\n\tv4l2_ctrl_handler_free(ov01a10->sd.ctrl_handler);\n\n\treturn ret;\n}\n\nstatic const struct dev_pm_ops ov01a10_pm_ops = {\n\tSET_SYSTEM_SLEEP_PM_OPS(ov01a10_suspend, ov01a10_resume)\n};\n\n#ifdef CONFIG_ACPI\nstatic const struct acpi_device_id ov01a10_acpi_ids[] = {\n\t{ \"OVTI01A0\" },\n\t{ }\n};\n\nMODULE_DEVICE_TABLE(acpi, ov01a10_acpi_ids);\n#endif\n\nstatic struct i2c_driver ov01a10_i2c_driver = {\n\t.driver = {\n\t\t.name = \"ov01a10\",\n\t\t.pm = &ov01a10_pm_ops,\n\t\t.acpi_match_table = ACPI_PTR(ov01a10_acpi_ids),\n\t},\n\t.probe = ov01a10_probe,\n\t.remove = ov01a10_remove,\n};\n\nmodule_i2c_driver(ov01a10_i2c_driver);\n\nMODULE_AUTHOR(\"Bingbu Cao <bingbu.cao@intel.com>\");\nMODULE_AUTHOR(\"Wang Yating <yating.wang@intel.com>\");\nMODULE_DESCRIPTION(\"OmniVision OV01A10 sensor driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}