# KGP-RISC
 A Single-Cycle 32-bit RISC Architecture CPU build using verilog for Artix-7 FPGA.
 Complete FPGA working project is avaliable in KGP-RISC directory.
# Schematic Diagram :
![](https://github.com/Anshul718/KGP-RISC/blob/master/Schematic_Diagram.jpg)
# Sample Test File :
MIPS Assembly code and corresponding Instruction Memory
![](https://github.com/Anshul718/KGP-RISC/blob/master/Sample_Code.png)
# Simulation :
Linear Search Simulation
![](https://github.com/Anshul718/KGP-RISC/blob/master/Simulation.png)
