Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep 10 16:13:27 2025
| Host         : DESKTOP-HQDS37Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_APB_TOP_timing_summary_routed.rpt -pb UART_APB_TOP_timing_summary_routed.pb -rpx UART_APB_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_APB_TOP
| Device       : 7a35t-csg324
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 55 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.390        0.000                      0                   83        0.192        0.000                      0                   83        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.390        0.000                      0                   83        0.192        0.000                      0                   83        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 apb/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.587ns (27.224%)  route 1.569ns (72.776%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.667ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.801     0.801 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.298    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.374 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.294     3.667    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.393     4.060 r  apb/FSM_onehot_cs_reg[2]/Q
                         net (fo=7, routed)           0.746     4.806    apb/out[0]
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.097     4.903 r  apb/PRDATA[7]_i_1/O
                         net (fo=20, routed)          0.473     5.376    apb/PRDATA[7]_i_1_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.097     5.473 r  apb/PRDATA[18]_i_1/O
                         net (fo=11, routed)          0.350     5.824    apb/PRDATA[18]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  apb/PRDATA_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  PCLK (IN)
                         net (fo=0)                   0.000    10.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.670    10.670 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.084    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.156 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.189    13.345    apb/PCLK_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  apb/PRDATA_reg[10]/C
                         clock pessimism              0.277    13.622    
                         clock uncertainty           -0.035    13.587    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.373    13.214    apb/PRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         13.214    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 apb/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.587ns (27.224%)  route 1.569ns (72.776%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.667ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.801     0.801 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.298    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.374 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.294     3.667    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.393     4.060 r  apb/FSM_onehot_cs_reg[2]/Q
                         net (fo=7, routed)           0.746     4.806    apb/out[0]
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.097     4.903 r  apb/PRDATA[7]_i_1/O
                         net (fo=20, routed)          0.473     5.376    apb/PRDATA[7]_i_1_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.097     5.473 r  apb/PRDATA[18]_i_1/O
                         net (fo=11, routed)          0.350     5.824    apb/PRDATA[18]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  apb/PRDATA_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  PCLK (IN)
                         net (fo=0)                   0.000    10.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.670    10.670 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.084    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.156 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.189    13.345    apb/PCLK_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  apb/PRDATA_reg[15]/C
                         clock pessimism              0.277    13.622    
                         clock uncertainty           -0.035    13.587    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.373    13.214    apb/PRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         13.214    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 apb/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.587ns (27.224%)  route 1.569ns (72.776%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.667ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.801     0.801 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.298    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.374 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.294     3.667    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.393     4.060 r  apb/FSM_onehot_cs_reg[2]/Q
                         net (fo=7, routed)           0.746     4.806    apb/out[0]
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.097     4.903 r  apb/PRDATA[7]_i_1/O
                         net (fo=20, routed)          0.473     5.376    apb/PRDATA[7]_i_1_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.097     5.473 r  apb/PRDATA[18]_i_1/O
                         net (fo=11, routed)          0.350     5.824    apb/PRDATA[18]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  apb/PRDATA_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  PCLK (IN)
                         net (fo=0)                   0.000    10.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.670    10.670 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.084    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.156 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.189    13.345    apb/PCLK_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  apb/PRDATA_reg[8]/C
                         clock pessimism              0.277    13.622    
                         clock uncertainty           -0.035    13.587    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.373    13.214    apb/PRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         13.214    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.390ns  (required time - arrival time)
  Source:                 apb/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.587ns (27.224%)  route 1.569ns (72.776%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.667ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.801     0.801 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.298    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.374 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.294     3.667    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.393     4.060 r  apb/FSM_onehot_cs_reg[2]/Q
                         net (fo=7, routed)           0.746     4.806    apb/out[0]
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.097     4.903 r  apb/PRDATA[7]_i_1/O
                         net (fo=20, routed)          0.473     5.376    apb/PRDATA[7]_i_1_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.097     5.473 r  apb/PRDATA[18]_i_1/O
                         net (fo=11, routed)          0.350     5.824    apb/PRDATA[18]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  apb/PRDATA_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  PCLK (IN)
                         net (fo=0)                   0.000    10.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.670    10.670 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.084    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.156 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.189    13.345    apb/PCLK_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  apb/PRDATA_reg[9]/C
                         clock pessimism              0.277    13.622    
                         clock uncertainty           -0.035    13.587    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.373    13.214    apb/PRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         13.214    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  7.390    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 apb/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.587ns (27.224%)  route 1.569ns (72.776%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.667ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.801     0.801 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.298    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.374 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.294     3.667    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.393     4.060 r  apb/FSM_onehot_cs_reg[2]/Q
                         net (fo=7, routed)           0.746     4.806    apb/out[0]
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.097     4.903 r  apb/PRDATA[7]_i_1/O
                         net (fo=20, routed)          0.473     5.376    apb/PRDATA[7]_i_1_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.097     5.473 r  apb/PRDATA[18]_i_1/O
                         net (fo=11, routed)          0.350     5.824    apb/PRDATA[18]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  apb/PRDATA_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  PCLK (IN)
                         net (fo=0)                   0.000    10.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.670    10.670 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.084    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.156 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.189    13.345    apb/PCLK_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  apb/PRDATA_reg[11]/C
                         clock pessimism              0.277    13.622    
                         clock uncertainty           -0.035    13.587    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.314    13.273    apb/PRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         13.273    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 apb/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.587ns (27.224%)  route 1.569ns (72.776%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.667ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.801     0.801 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.298    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.374 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.294     3.667    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.393     4.060 r  apb/FSM_onehot_cs_reg[2]/Q
                         net (fo=7, routed)           0.746     4.806    apb/out[0]
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.097     4.903 r  apb/PRDATA[7]_i_1/O
                         net (fo=20, routed)          0.473     5.376    apb/PRDATA[7]_i_1_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.097     5.473 r  apb/PRDATA[18]_i_1/O
                         net (fo=11, routed)          0.350     5.824    apb/PRDATA[18]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  apb/PRDATA_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  PCLK (IN)
                         net (fo=0)                   0.000    10.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.670    10.670 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.084    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.156 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.189    13.345    apb/PCLK_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  apb/PRDATA_reg[12]/C
                         clock pessimism              0.277    13.622    
                         clock uncertainty           -0.035    13.587    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.314    13.273    apb/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         13.273    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 apb/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.587ns (27.224%)  route 1.569ns (72.776%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.667ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.801     0.801 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.298    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.374 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.294     3.667    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.393     4.060 r  apb/FSM_onehot_cs_reg[2]/Q
                         net (fo=7, routed)           0.746     4.806    apb/out[0]
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.097     4.903 r  apb/PRDATA[7]_i_1/O
                         net (fo=20, routed)          0.473     5.376    apb/PRDATA[7]_i_1_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.097     5.473 r  apb/PRDATA[18]_i_1/O
                         net (fo=11, routed)          0.350     5.824    apb/PRDATA[18]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  apb/PRDATA_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  PCLK (IN)
                         net (fo=0)                   0.000    10.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.670    10.670 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.084    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.156 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.189    13.345    apb/PCLK_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  apb/PRDATA_reg[13]/C
                         clock pessimism              0.277    13.622    
                         clock uncertainty           -0.035    13.587    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.314    13.273    apb/PRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                         13.273    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 apb/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.587ns (27.224%)  route 1.569ns (72.776%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.667ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.801     0.801 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.298    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.374 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.294     3.667    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.393     4.060 r  apb/FSM_onehot_cs_reg[2]/Q
                         net (fo=7, routed)           0.746     4.806    apb/out[0]
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.097     4.903 r  apb/PRDATA[7]_i_1/O
                         net (fo=20, routed)          0.473     5.376    apb/PRDATA[7]_i_1_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.097     5.473 r  apb/PRDATA[18]_i_1/O
                         net (fo=11, routed)          0.350     5.824    apb/PRDATA[18]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  apb/PRDATA_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  PCLK (IN)
                         net (fo=0)                   0.000    10.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.670    10.670 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.084    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.156 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.189    13.345    apb/PCLK_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  apb/PRDATA_reg[14]/C
                         clock pessimism              0.277    13.622    
                         clock uncertainty           -0.035    13.587    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.314    13.273    apb/PRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         13.273    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 apb/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.587ns (27.224%)  route 1.569ns (72.776%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.667ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.801     0.801 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.298    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.374 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.294     3.667    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.393     4.060 r  apb/FSM_onehot_cs_reg[2]/Q
                         net (fo=7, routed)           0.746     4.806    apb/out[0]
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.097     4.903 r  apb/PRDATA[7]_i_1/O
                         net (fo=20, routed)          0.473     5.376    apb/PRDATA[7]_i_1_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.097     5.473 r  apb/PRDATA[18]_i_1/O
                         net (fo=11, routed)          0.350     5.824    apb/PRDATA[18]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  apb/PRDATA_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  PCLK (IN)
                         net (fo=0)                   0.000    10.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.670    10.670 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.084    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.156 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.189    13.345    apb/PCLK_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  apb/PRDATA_reg[16]/C
                         clock pessimism              0.277    13.622    
                         clock uncertainty           -0.035    13.587    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.314    13.273    apb/PRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         13.273    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 apb/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.587ns (27.224%)  route 1.569ns (72.776%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 13.345 - 10.000 ) 
    Source Clock Delay      (SCD):    3.667ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.801     0.801 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.298    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.374 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.294     3.667    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.393     4.060 r  apb/FSM_onehot_cs_reg[2]/Q
                         net (fo=7, routed)           0.746     4.806    apb/out[0]
    SLICE_X62Y21         LUT3 (Prop_lut3_I1_O)        0.097     4.903 r  apb/PRDATA[7]_i_1/O
                         net (fo=20, routed)          0.473     5.376    apb/PRDATA[7]_i_1_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.097     5.473 r  apb/PRDATA[18]_i_1/O
                         net (fo=11, routed)          0.350     5.824    apb/PRDATA[18]_i_1_n_0
    SLICE_X65Y25         FDRE                                         r  apb/PRDATA_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P4                                                0.000    10.000 r  PCLK (IN)
                         net (fo=0)                   0.000    10.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.670    10.670 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.084    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.156 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.189    13.345    apb/PCLK_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  apb/PRDATA_reg[17]/C
                         clock pessimism              0.277    13.622    
                         clock uncertainty           -0.035    13.587    
    SLICE_X65Y25         FDRE (Setup_fdre_C_R)       -0.314    13.273    apb/PRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         13.273    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  7.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 apb/BAUDIV_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.746%)  route 0.114ns (35.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.422    apb/PCLK_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  apb/BAUDIV_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.586 r  apb/BAUDIV_reg[5]/Q
                         net (fo=1, routed)           0.114     1.700    apb/Q[5]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.745 r  apb/PRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     1.745    apb/PRDATA[5]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  apb/PRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.851     1.934    apb/PCLK_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  apb/PRDATA_reg[5]/C
                         clock pessimism             -0.500     1.433    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.120     1.553    apb/PRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 apb/BAUDIV_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.467%)  route 0.142ns (40.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.422    apb/PCLK_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  apb/BAUDIV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.586 r  apb/BAUDIV_reg[4]/Q
                         net (fo=1, routed)           0.142     1.729    apb/Q[4]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  apb/PRDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     1.774    apb/PRDATA[4]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  apb/PRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.936    apb/PCLK_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  apb/PRDATA_reg[4]/C
                         clock pessimism             -0.500     1.435    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.121     1.556    apb/PRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 apb/BAUDIV_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.076%)  route 0.193ns (50.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.422    apb/PCLK_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  apb/BAUDIV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.563 r  apb/BAUDIV_reg[0]/Q
                         net (fo=1, routed)           0.193     1.756    apb/Q[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  apb/PRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    apb/PRDATA[0]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  apb/PRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.936    apb/PCLK_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  apb/PRDATA_reg[0]/C
                         clock pessimism             -0.500     1.435    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.121     1.556    apb/PRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 apb/FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/FSM_onehot_cs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.567%)  route 0.160ns (43.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.423    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDPE                                         r  apb/FSM_onehot_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDPE (Prop_fdpe_C_Q)         0.164     1.587 r  apb/FSM_onehot_cs_reg[0]/Q
                         net (fo=3, routed)           0.160     1.748    apb/FSM_onehot_cs_reg_n_0_[0]
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.793 r  apb/FSM_onehot_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    apb/FSM_onehot_cs[1]_i_1_n_0
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.938    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[1]/C
                         clock pessimism             -0.514     1.423    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.121     1.544    apb/FSM_onehot_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 apb/BAUDIV_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.246ns (62.538%)  route 0.147ns (37.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.422    apb/PCLK_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  apb/BAUDIV_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.148     1.570 r  apb/BAUDIV_reg[7]/Q
                         net (fo=1, routed)           0.147     1.718    apb/Q[7]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.098     1.816 r  apb/PRDATA[7]_i_2/O
                         net (fo=1, routed)           0.000     1.816    apb/PRDATA[7]_i_2_n_0
    SLICE_X64Y22         FDRE                                         r  apb/PRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.936    apb/PCLK_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  apb/PRDATA_reg[7]/C
                         clock pessimism             -0.500     1.435    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.121     1.556    apb/PRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 apb/BAUDIV_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.472%)  route 0.206ns (52.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.584     1.421    apb/PCLK_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  apb/BAUDIV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.562 r  apb/BAUDIV_reg[1]/Q
                         net (fo=1, routed)           0.206     1.768    apb/Q[1]
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  apb/PRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    apb/PRDATA[1]_i_1_n_0
    SLICE_X62Y22         FDRE                                         r  apb/PRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.853     1.936    apb/PCLK_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  apb/PRDATA_reg[1]/C
                         clock pessimism             -0.479     1.456    
    SLICE_X62Y22         FDRE (Hold_fdre_C_D)         0.091     1.547    apb/PRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 apb/BAUDIV_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.477%)  route 0.216ns (60.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.423    apb/PCLK_IBUF_BUFG
    SLICE_X65Y20         FDCE                                         r  apb/BAUDIV_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     1.564 r  apb/BAUDIV_reg[10]/Q
                         net (fo=1, routed)           0.216     1.780    apb/Q[10]
    SLICE_X64Y25         FDRE                                         r  apb/PRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.933    apb/PCLK_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  apb/PRDATA_reg[10]/C
                         clock pessimism             -0.479     1.453    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.059     1.512    apb/PRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 apb/BAUDIV_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/PRDATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.877%)  route 0.213ns (60.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.585     1.422    apb/PCLK_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  apb/BAUDIV_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.563 r  apb/BAUDIV_reg[12]/Q
                         net (fo=1, routed)           0.213     1.776    apb/Q[12]
    SLICE_X65Y25         FDRE                                         r  apb/PRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.850     1.933    apb/PCLK_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  apb/PRDATA_reg[12]/C
                         clock pessimism             -0.479     1.453    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.047     1.500    apb/PRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 apb/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/FSM_onehot_cs_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.540%)  route 0.197ns (48.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.423    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     1.587 r  apb/FSM_onehot_cs_reg[2]/Q
                         net (fo=7, routed)           0.197     1.784    apb/out[0]
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  apb/FSM_onehot_cs[0]_i_1/O
                         net (fo=1, routed)           0.000     1.829    apb/FSM_onehot_cs[0]_i_1_n_0
    SLICE_X64Y20         FDPE                                         r  apb/FSM_onehot_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.938    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDPE                                         r  apb/FSM_onehot_cs_reg[0]/C
                         clock pessimism             -0.514     1.423    
    SLICE_X64Y20         FDPE (Hold_fdpe_C_D)         0.121     1.544    apb/FSM_onehot_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 apb/FSM_onehot_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apb/FSM_onehot_cs_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.540%)  route 0.197ns (48.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.812    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.838 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.586     1.423    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     1.587 r  apb/FSM_onehot_cs_reg[2]/Q
                         net (fo=7, routed)           0.197     1.784    apb/out[0]
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  apb/FSM_onehot_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     1.829    apb/FSM_onehot_cs[2]_i_1_n_0
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P4                                                0.000     0.000 r  PCLK (IN)
                         net (fo=0)                   0.000     0.000    PCLK
    P4                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  PCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.054    PCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.083 r  PCLK_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.855     1.938    apb/PCLK_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  apb/FSM_onehot_cs_reg[2]/C
                         clock pessimism             -0.514     1.423    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.120     1.543    apb/FSM_onehot_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  PCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   apb/BAUDIV_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   apb/BAUDIV_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   apb/BAUDIV_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   apb/BAUDIV_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   apb/BAUDIV_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   apb/BAUDIV_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   apb/BAUDIV_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   apb/BAUDIV_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   apb/BAUDIV_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   apb/BAUDIV_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   apb/BAUDIV_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   apb/BAUDIV_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   apb/BAUDIV_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   apb/BAUDIV_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   apb/BAUDIV_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   apb/BAUDIV_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   apb/BAUDIV_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   apb/BAUDIV_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   apb/BAUDIV_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   apb/BAUDIV_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   apb/BAUDIV_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   apb/BAUDIV_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   apb/BAUDIV_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   apb/BAUDIV_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   apb/BAUDIV_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   apb/BAUDIV_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   apb/BAUDIV_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   apb/BAUDIV_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   apb/BAUDIV_reg[4]/C



