Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Apr 07 23:54:46 2018
| Host         : DESKTOP-GCQM5UO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: caseSwitch[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: caseSwitch[1] (HIGH)

 There are 200 register/latch pins with no clock driven by root clock pin: f1/new_clk_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: f2/new_clk_reg/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: seg_display/f3/new_clk_reg/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg_display/scroll_reg[0]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg_display/scroll_reg[1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg_display/scroll_reg[2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg_display/scroll_reg[3]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg_display/scroll_reg[4]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vp/SLOW_CLK_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1707 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.074        0.000                      0                  369        0.112        0.000                      0                  369        4.500        0.000                       0                   219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.074        0.000                      0                  369        0.112        0.000                      0                  369        4.500        0.000                       0                   219  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 vp/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vp/rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 2.102ns (37.345%)  route 3.527ns (62.655%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.562     5.083    vp/vga_sync_unit/CLK
    SLICE_X31Y38         FDCE                                         r  vp/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDCE (Prop_fdce_C_Q)         0.419     5.502 r  vp/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=13, routed)          1.122     6.624    vp/vga_sync_unit/x[1]
    SLICE_X30Y43         LUT4 (Prop_lut4_I0_O)        0.299     6.923 r  vp/vga_sync_unit/rgb_reg2_inferred__0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.923    vp/vga_sync_unit_n_68
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.436 r  vp/rgb_reg2_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.436    vp/rgb_reg2_inferred__0_carry_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.593 r  vp/rgb_reg2_inferred__0_carry__0/CO[1]
                         net (fo=2, routed)           1.079     8.672    vp/rgb_reg24_in
    SLICE_X32Y41         LUT4 (Prop_lut4_I2_O)        0.360     9.032 r  vp/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.851     9.884    vp/rgb_reg[9]_i_2_n_0
    SLICE_X32Y41         LUT5 (Prop_lut5_I4_O)        0.354    10.238 r  vp/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.474    10.712    vp/rgb_reg[9]_i_1_n_0
    SLICE_X30Y41         FDCE                                         r  vp/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.444    14.785    vp/CLK
    SLICE_X30Y41         FDCE                                         r  vp/rgb_reg_reg[9]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X30Y41         FDCE (Setup_fdce_C_D)       -0.239    14.786    vp/rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 vp/ms/GEN/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vp/ms/GEN/NOTE_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.890ns (17.010%)  route 4.342ns (82.990%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.564     5.085    vp/ms/GEN/CLK
    SLICE_X34Y44         FDRE                                         r  vp/ms/GEN/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  vp/ms/GEN/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.108     6.712    vp/ms/GEN/COUNT_reg[3]
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.836 f  vp/ms/GEN/NOTE[11]_i_8__0/O
                         net (fo=1, routed)           0.798     7.634    vp/ms/GEN/NOTE[11]_i_8__0_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.758 f  vp/ms/GEN/NOTE[11]_i_6__0/O
                         net (fo=1, routed)           0.401     8.159    vp/ms/GEN/NOTE[11]_i_6__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.283 r  vp/ms/GEN/NOTE[11]_i_1__0/O
                         net (fo=12, routed)          2.034    10.317    vp/ms/GEN/NOTE[11]_i_1__0_n_0
    SLICE_X41Y59         FDRE                                         r  vp/ms/GEN/NOTE_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.435    14.776    vp/ms/GEN/CLK
    SLICE_X41Y59         FDRE                                         r  vp/ms/GEN/NOTE_reg[4]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X41Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.715    vp/ms/GEN/NOTE_reg[4]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 ms/GEN/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/GEN/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 1.955ns (38.875%)  route 3.074ns (61.125%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.560     5.081    ms/GEN/CLK
    SLICE_X39Y36         FDRE                                         r  ms/GEN/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  ms/GEN/COUNT_reg[2]/Q
                         net (fo=3, routed)           0.827     6.365    ms/GEN/COUNT_reg[2]
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.489 r  ms/GEN/COUNT0_inferred__0_carry_i_12/O
                         net (fo=1, routed)           0.733     7.222    ms/GEN/COUNT0_inferred__0_carry_i_12_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.346 r  ms/GEN/COUNT0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.346    ms/GEN/COUNT0_inferred__0_carry_i_4_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.859 r  ms/GEN/COUNT0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.859    ms/GEN/COUNT0_inferred__0_carry_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  ms/GEN/COUNT0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.976    ms/GEN/COUNT0_inferred__0_carry__0_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.230 r  ms/GEN/COUNT0_inferred__0_carry__1/CO[0]
                         net (fo=1, routed)           0.470     8.700    ms/GEN/COUNT0_inferred__0_carry__1_n_3
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.367     9.067 r  ms/GEN/COUNT[0]_i_1/O
                         net (fo=26, routed)          1.043    10.110    ms/GEN/COUNT
    SLICE_X39Y42         FDRE                                         r  ms/GEN/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.444    14.785    ms/GEN/CLK
    SLICE_X39Y42         FDRE                                         r  ms/GEN/COUNT_reg[24]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    ms/GEN/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 ms/GEN/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/GEN/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 1.955ns (38.875%)  route 3.074ns (61.125%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.560     5.081    ms/GEN/CLK
    SLICE_X39Y36         FDRE                                         r  ms/GEN/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  ms/GEN/COUNT_reg[2]/Q
                         net (fo=3, routed)           0.827     6.365    ms/GEN/COUNT_reg[2]
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.489 r  ms/GEN/COUNT0_inferred__0_carry_i_12/O
                         net (fo=1, routed)           0.733     7.222    ms/GEN/COUNT0_inferred__0_carry_i_12_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.346 r  ms/GEN/COUNT0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.346    ms/GEN/COUNT0_inferred__0_carry_i_4_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.859 r  ms/GEN/COUNT0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.859    ms/GEN/COUNT0_inferred__0_carry_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  ms/GEN/COUNT0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.976    ms/GEN/COUNT0_inferred__0_carry__0_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.230 r  ms/GEN/COUNT0_inferred__0_carry__1/CO[0]
                         net (fo=1, routed)           0.470     8.700    ms/GEN/COUNT0_inferred__0_carry__1_n_3
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.367     9.067 r  ms/GEN/COUNT[0]_i_1/O
                         net (fo=26, routed)          1.043    10.110    ms/GEN/COUNT
    SLICE_X39Y42         FDRE                                         r  ms/GEN/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.444    14.785    ms/GEN/CLK
    SLICE_X39Y42         FDRE                                         r  ms/GEN/COUNT_reg[25]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    ms/GEN/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 ms/GEN/COUNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/GEN/NOTE_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.828ns (16.133%)  route 4.304ns (83.867%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.564     5.085    ms/GEN/CLK
    SLICE_X39Y42         FDRE                                         r  ms/GEN/COUNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  ms/GEN/COUNT_reg[25]/Q
                         net (fo=3, routed)           1.143     6.684    ms/GEN/COUNT_reg[25]
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.808 f  ms/GEN/NOTE[11]_i_20/O
                         net (fo=1, routed)           0.797     7.605    ms/GEN/NOTE[11]_i_20_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124     7.729 f  ms/GEN/NOTE[11]_i_7/O
                         net (fo=1, routed)           0.417     8.146    ms/GEN/NOTE[11]_i_7_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.270 r  ms/GEN/NOTE[11]_i_1/O
                         net (fo=12, routed)          1.947    10.218    ms/GEN/NOTE[11]_i_1_n_0
    SLICE_X41Y58         FDRE                                         r  ms/GEN/NOTE_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.436    14.777    ms/GEN/CLK
    SLICE_X41Y58         FDRE                                         r  ms/GEN/NOTE_reg[4]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X41Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.716    ms/GEN/NOTE_reg[4]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 vp/ms/GEN/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vp/ms/GEN/NOTE_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.890ns (17.481%)  route 4.201ns (82.519%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.564     5.085    vp/ms/GEN/CLK
    SLICE_X34Y44         FDRE                                         r  vp/ms/GEN/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.603 f  vp/ms/GEN/COUNT_reg[3]/Q
                         net (fo=3, routed)           1.108     6.712    vp/ms/GEN/COUNT_reg[3]
    SLICE_X33Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.836 f  vp/ms/GEN/NOTE[11]_i_8__0/O
                         net (fo=1, routed)           0.798     7.634    vp/ms/GEN/NOTE[11]_i_8__0_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.758 f  vp/ms/GEN/NOTE[11]_i_6__0/O
                         net (fo=1, routed)           0.401     8.159    vp/ms/GEN/NOTE[11]_i_6__0_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.283 r  vp/ms/GEN/NOTE[11]_i_1__0/O
                         net (fo=12, routed)          1.894    10.177    vp/ms/GEN/NOTE[11]_i_1__0_n_0
    SLICE_X40Y58         FDRE                                         r  vp/ms/GEN/NOTE_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.436    14.777    vp/ms/GEN/CLK
    SLICE_X40Y58         FDRE                                         r  vp/ms/GEN/NOTE_reg[6]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X40Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.716    vp/ms/GEN/NOTE_reg[6]
  -------------------------------------------------------------------
                         required time                         14.716    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 ms/GEN/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/GEN/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.955ns (40.004%)  route 2.932ns (59.996%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.560     5.081    ms/GEN/CLK
    SLICE_X39Y36         FDRE                                         r  ms/GEN/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  ms/GEN/COUNT_reg[2]/Q
                         net (fo=3, routed)           0.827     6.365    ms/GEN/COUNT_reg[2]
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.489 r  ms/GEN/COUNT0_inferred__0_carry_i_12/O
                         net (fo=1, routed)           0.733     7.222    ms/GEN/COUNT0_inferred__0_carry_i_12_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.346 r  ms/GEN/COUNT0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.346    ms/GEN/COUNT0_inferred__0_carry_i_4_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.859 r  ms/GEN/COUNT0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.859    ms/GEN/COUNT0_inferred__0_carry_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  ms/GEN/COUNT0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.976    ms/GEN/COUNT0_inferred__0_carry__0_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.230 r  ms/GEN/COUNT0_inferred__0_carry__1/CO[0]
                         net (fo=1, routed)           0.470     8.700    ms/GEN/COUNT0_inferred__0_carry__1_n_3
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.367     9.067 r  ms/GEN/COUNT[0]_i_1/O
                         net (fo=26, routed)          0.901     9.968    ms/GEN/COUNT
    SLICE_X39Y41         FDRE                                         r  ms/GEN/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.444    14.785    ms/GEN/CLK
    SLICE_X39Y41         FDRE                                         r  ms/GEN/COUNT_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    ms/GEN/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 ms/GEN/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/GEN/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.955ns (40.004%)  route 2.932ns (59.996%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.560     5.081    ms/GEN/CLK
    SLICE_X39Y36         FDRE                                         r  ms/GEN/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  ms/GEN/COUNT_reg[2]/Q
                         net (fo=3, routed)           0.827     6.365    ms/GEN/COUNT_reg[2]
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.489 r  ms/GEN/COUNT0_inferred__0_carry_i_12/O
                         net (fo=1, routed)           0.733     7.222    ms/GEN/COUNT0_inferred__0_carry_i_12_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.346 r  ms/GEN/COUNT0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.346    ms/GEN/COUNT0_inferred__0_carry_i_4_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.859 r  ms/GEN/COUNT0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.859    ms/GEN/COUNT0_inferred__0_carry_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  ms/GEN/COUNT0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.976    ms/GEN/COUNT0_inferred__0_carry__0_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.230 r  ms/GEN/COUNT0_inferred__0_carry__1/CO[0]
                         net (fo=1, routed)           0.470     8.700    ms/GEN/COUNT0_inferred__0_carry__1_n_3
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.367     9.067 r  ms/GEN/COUNT[0]_i_1/O
                         net (fo=26, routed)          0.901     9.968    ms/GEN/COUNT
    SLICE_X39Y41         FDRE                                         r  ms/GEN/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.444    14.785    ms/GEN/CLK
    SLICE_X39Y41         FDRE                                         r  ms/GEN/COUNT_reg[21]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    ms/GEN/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 ms/GEN/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/GEN/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.955ns (40.004%)  route 2.932ns (59.996%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.560     5.081    ms/GEN/CLK
    SLICE_X39Y36         FDRE                                         r  ms/GEN/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  ms/GEN/COUNT_reg[2]/Q
                         net (fo=3, routed)           0.827     6.365    ms/GEN/COUNT_reg[2]
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.489 r  ms/GEN/COUNT0_inferred__0_carry_i_12/O
                         net (fo=1, routed)           0.733     7.222    ms/GEN/COUNT0_inferred__0_carry_i_12_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.346 r  ms/GEN/COUNT0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.346    ms/GEN/COUNT0_inferred__0_carry_i_4_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.859 r  ms/GEN/COUNT0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.859    ms/GEN/COUNT0_inferred__0_carry_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  ms/GEN/COUNT0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.976    ms/GEN/COUNT0_inferred__0_carry__0_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.230 r  ms/GEN/COUNT0_inferred__0_carry__1/CO[0]
                         net (fo=1, routed)           0.470     8.700    ms/GEN/COUNT0_inferred__0_carry__1_n_3
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.367     9.067 r  ms/GEN/COUNT[0]_i_1/O
                         net (fo=26, routed)          0.901     9.968    ms/GEN/COUNT
    SLICE_X39Y41         FDRE                                         r  ms/GEN/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.444    14.785    ms/GEN/CLK
    SLICE_X39Y41         FDRE                                         r  ms/GEN/COUNT_reg[22]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    ms/GEN/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 ms/GEN/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ms/GEN/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 1.955ns (40.004%)  route 2.932ns (59.996%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.560     5.081    ms/GEN/CLK
    SLICE_X39Y36         FDRE                                         r  ms/GEN/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  ms/GEN/COUNT_reg[2]/Q
                         net (fo=3, routed)           0.827     6.365    ms/GEN/COUNT_reg[2]
    SLICE_X40Y36         LUT6 (Prop_lut6_I0_O)        0.124     6.489 r  ms/GEN/COUNT0_inferred__0_carry_i_12/O
                         net (fo=1, routed)           0.733     7.222    ms/GEN/COUNT0_inferred__0_carry_i_12_n_0
    SLICE_X38Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.346 r  ms/GEN/COUNT0_inferred__0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.346    ms/GEN/COUNT0_inferred__0_carry_i_4_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.859 r  ms/GEN/COUNT0_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.859    ms/GEN/COUNT0_inferred__0_carry_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.976 r  ms/GEN/COUNT0_inferred__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.976    ms/GEN/COUNT0_inferred__0_carry__0_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.230 r  ms/GEN/COUNT0_inferred__0_carry__1/CO[0]
                         net (fo=1, routed)           0.470     8.700    ms/GEN/COUNT0_inferred__0_carry__1_n_3
    SLICE_X40Y39         LUT5 (Prop_lut5_I0_O)        0.367     9.067 r  ms/GEN/COUNT[0]_i_1/O
                         net (fo=26, routed)          0.901     9.968    ms/GEN/COUNT
    SLICE_X39Y41         FDRE                                         r  ms/GEN/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.444    14.785    ms/GEN/CLK
    SLICE_X39Y41         FDRE                                         r  ms/GEN/COUNT_reg[23]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X39Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    ms/GEN/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  4.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 vp/ms/GEN/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vp/ms/GEN/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.785%)  route 0.139ns (27.215%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.563     1.446    vp/ms/GEN/CLK
    SLICE_X34Y49         FDRE                                         r  vp/ms/GEN/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vp/ms/GEN/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.139     1.749    vp/ms/GEN/COUNT_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  vp/ms/GEN/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.906    vp/ms/GEN/COUNT_reg[20]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.959 r  vp/ms/GEN/COUNT_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.959    vp/ms/GEN/COUNT_reg[24]_i_1__0_n_7
    SLICE_X34Y50         FDRE                                         r  vp/ms/GEN/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.829     1.957    vp/ms/GEN/CLK
    SLICE_X34Y50         FDRE                                         r  vp/ms/GEN/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    vp/ms/GEN/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 vp/played_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vp/played_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.564     1.447    vp/CLK
    SLICE_X32Y49         FDRE                                         r  vp/played_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vp/played_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    vp/played_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  vp/played_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    vp/played_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  vp/played_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    vp/played_reg[12]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  vp/played_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.830     1.958    vp/CLK
    SLICE_X32Y50         FDRE                                         r  vp/played_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    vp/played_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vp/played_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vp/played_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.564     1.447    vp/CLK
    SLICE_X32Y49         FDRE                                         r  vp/played_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vp/played_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    vp/played_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  vp/played_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    vp/played_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  vp/played_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    vp/played_reg[12]_i_1_n_5
    SLICE_X32Y50         FDRE                                         r  vp/played_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.830     1.958    vp/CLK
    SLICE_X32Y50         FDRE                                         r  vp/played_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    vp/played_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 vp/ms/GEN/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vp/ms/GEN/COUNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.409ns (74.571%)  route 0.139ns (25.429%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.563     1.446    vp/ms/GEN/CLK
    SLICE_X34Y49         FDRE                                         r  vp/ms/GEN/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  vp/ms/GEN/COUNT_reg[22]/Q
                         net (fo=3, routed)           0.139     1.749    vp/ms/GEN/COUNT_reg[22]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  vp/ms/GEN/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.906    vp/ms/GEN/COUNT_reg[20]_i_1__0_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.995 r  vp/ms/GEN/COUNT_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.995    vp/ms/GEN/COUNT_reg[24]_i_1__0_n_6
    SLICE_X34Y50         FDRE                                         r  vp/ms/GEN/COUNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.829     1.957    vp/ms/GEN/CLK
    SLICE_X34Y50         FDRE                                         r  vp/ms/GEN/COUNT_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    vp/ms/GEN/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vp/played_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vp/played_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.564     1.447    vp/CLK
    SLICE_X32Y49         FDRE                                         r  vp/played_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vp/played_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    vp/played_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  vp/played_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    vp/played_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  vp/played_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    vp/played_reg[12]_i_1_n_6
    SLICE_X32Y50         FDRE                                         r  vp/played_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.830     1.958    vp/CLK
    SLICE_X32Y50         FDRE                                         r  vp/played_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    vp/played_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vp/played_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vp/played_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.564     1.447    vp/CLK
    SLICE_X32Y49         FDRE                                         r  vp/played_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vp/played_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    vp/played_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  vp/played_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    vp/played_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  vp/played_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    vp/played_reg[12]_i_1_n_4
    SLICE_X32Y50         FDRE                                         r  vp/played_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.830     1.958    vp/CLK
    SLICE_X32Y50         FDRE                                         r  vp/played_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    vp/played_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 vp/played_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vp/played_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.564     1.447    vp/CLK
    SLICE_X32Y49         FDRE                                         r  vp/played_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vp/played_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    vp/played_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  vp/played_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    vp/played_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  vp/played_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    vp/played_reg[12]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  vp/played_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.974    vp/played_reg[16]_i_1_n_7
    SLICE_X32Y51         FDRE                                         r  vp/played_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.830     1.958    vp/CLK
    SLICE_X32Y51         FDRE                                         r  vp/played_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    vp/played_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vp/played_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vp/played_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.564     1.447    vp/CLK
    SLICE_X32Y49         FDRE                                         r  vp/played_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vp/played_reg[10]/Q
                         net (fo=2, routed)           0.133     1.721    vp/played_reg[10]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  vp/played_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    vp/played_reg[8]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  vp/played_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    vp/played_reg[12]_i_1_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.010 r  vp/played_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.010    vp/played_reg[16]_i_1_n_6
    SLICE_X32Y51         FDRE                                         r  vp/played_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.830     1.958    vp/CLK
    SLICE_X32Y51         FDRE                                         r  vp/played_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    vp/played_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vp/hit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vp/note_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.643%)  route 0.137ns (49.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.563     1.446    vp/CLK
    SLICE_X33Y44         FDRE                                         r  vp/hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vp/hit_reg/Q
                         net (fo=20, routed)          0.137     1.725    vp/hit_reg_n_0
    SLICE_X33Y46         FDRE                                         r  vp/note_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.832     1.959    vp/CLK
    SLICE_X33Y46         FDRE                                         r  vp/note_reg[6]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.070     1.532    vp/note_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 seg_display/f3/new_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_display/f3/new_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.564     1.447    seg_display/f3/CLK
    SLICE_X49Y39         FDRE                                         r  seg_display/f3/new_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  seg_display/f3/new_clk_reg/Q
                         net (fo=6, routed)           0.117     1.705    seg_display/f3/scroll_reg[4]
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.750 r  seg_display/f3/new_clk_i_1/O
                         net (fo=1, routed)           0.000     1.750    seg_display/f3/new_clk_i_1_n_0
    SLICE_X49Y39         FDRE                                         r  seg_display/f3/new_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.834     1.961    seg_display/f3/CLK
    SLICE_X49Y39         FDRE                                         r  seg_display/f3/new_clk_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.091     1.538    seg_display/f3/new_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45   f1/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y47   f1/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y47   f1/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45   f1/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45   f1/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y45   f1/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   f1/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   f1/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   f1/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   f1/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   f1/COUNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   f1/COUNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y45   f1/COUNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   f1/COUNT_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   f1/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   f1/COUNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   f1/COUNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   vp/played_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   vp/played_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   f1/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   f1/COUNT_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X28Y37   vp/paddle_reverse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   f1/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y47   f1/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y47   f1/new_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   vp/played_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   vp/played_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   vp/played_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   vp/played_reg[15]/C



