

================================================================
== Vitis HLS Report for 'spvm_kernel'
================================================================
* Date:           Fri Oct 21 20:04:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_U0  |spvm_kernel_Loop_VITIS_LOOP_30_1_proc2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |spvm_kernel_Loop_VITIS_LOOP_35_2_proc3_U0  |spvm_kernel_Loop_VITIS_LOOP_35_2_proc3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |spvm_kernel_Loop_VITIS_LOOP_52_3_proc4_U0  |spvm_kernel_Loop_VITIS_LOOP_52_3_proc4  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_U0  |spvm_kernel_Loop_VITIS_LOOP_70_4_proc5  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|     495|    340|    -|
|Instance         |        -|    5|     798|   1481|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1296|   1864|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |                  Instance                 |                 Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_U0  |spvm_kernel_Loop_VITIS_LOOP_30_1_proc2  |        0|   0|   41|   164|    0|
    |spvm_kernel_Loop_VITIS_LOOP_35_2_proc3_U0  |spvm_kernel_Loop_VITIS_LOOP_35_2_proc3  |        0|   0|   35|   119|    0|
    |spvm_kernel_Loop_VITIS_LOOP_52_3_proc4_U0  |spvm_kernel_Loop_VITIS_LOOP_52_3_proc4  |        0|   5|  618|  1043|    0|
    |spvm_kernel_Loop_VITIS_LOOP_70_4_proc5_U0  |spvm_kernel_Loop_VITIS_LOOP_70_4_proc5  |        0|   0|  104|   155|    0|
    +-------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |Total                                      |                                        |        0|   5|  798|  1481|    0|
    +-------------------------------------------+----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+----+----+-----+------+-----+---------+
    |cols_fifo_U     |        0|  99|   0|    -|     2|   32|       64|
    |results_fifo_U  |        0|  99|   0|    -|     2|   32|       64|
    |row_size_c_U    |        0|  99|   0|    -|     3|   32|       96|
    |rows_fifo_U     |        0|  99|   0|    -|     2|   32|       64|
    |values_fifo_U   |        0|  99|   0|    -|     2|   32|       64|
    +----------------+---------+----+----+-----+------+-----+---------+
    |Total           |        0| 495|   0|    0|    11|  160|      352|
    +----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                               |       and|   0|  0|   2|           1|           1|
    |spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |spvm_kernel_Loop_VITIS_LOOP_35_2_proc3_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |spvm_kernel_Loop_VITIS_LOOP_52_3_proc4_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_spvm_kernel_Loop_VITIS_LOOP_35_2_proc3_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_spvm_kernel_Loop_VITIS_LOOP_52_3_proc4_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0|  16|           8|           8|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |                              Name                              | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_spvm_kernel_Loop_VITIS_LOOP_35_2_proc3_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_spvm_kernel_Loop_VITIS_LOOP_52_3_proc4_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                           |  27|          6|    3|          6|
    +----------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_spvm_kernel_Loop_VITIS_LOOP_30_1_proc2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_spvm_kernel_Loop_VITIS_LOOP_35_2_proc3_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_spvm_kernel_Loop_VITIS_LOOP_52_3_proc4_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           |  3|   0|    3|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|values_address0   |  out|    4|   ap_memory|        values|         array|
|values_ce0        |  out|    1|   ap_memory|        values|         array|
|values_d0         |  out|   32|   ap_memory|        values|         array|
|values_q0         |   in|   32|   ap_memory|        values|         array|
|values_we0        |  out|    1|   ap_memory|        values|         array|
|values_address1   |  out|    4|   ap_memory|        values|         array|
|values_ce1        |  out|    1|   ap_memory|        values|         array|
|values_d1         |  out|   32|   ap_memory|        values|         array|
|values_q1         |   in|   32|   ap_memory|        values|         array|
|values_we1        |  out|    1|   ap_memory|        values|         array|
|cols_address0     |  out|    4|   ap_memory|          cols|         array|
|cols_ce0          |  out|    1|   ap_memory|          cols|         array|
|cols_d0           |  out|   32|   ap_memory|          cols|         array|
|cols_q0           |   in|   32|   ap_memory|          cols|         array|
|cols_we0          |  out|    1|   ap_memory|          cols|         array|
|cols_address1     |  out|    4|   ap_memory|          cols|         array|
|cols_ce1          |  out|    1|   ap_memory|          cols|         array|
|cols_d1           |  out|   32|   ap_memory|          cols|         array|
|cols_q1           |   in|   32|   ap_memory|          cols|         array|
|cols_we1          |  out|    1|   ap_memory|          cols|         array|
|rows_address0     |  out|    2|   ap_memory|          rows|         array|
|rows_ce0          |  out|    1|   ap_memory|          rows|         array|
|rows_d0           |  out|   32|   ap_memory|          rows|         array|
|rows_q0           |   in|   32|   ap_memory|          rows|         array|
|rows_we0          |  out|    1|   ap_memory|          rows|         array|
|rows_address1     |  out|    2|   ap_memory|          rows|         array|
|rows_ce1          |  out|    1|   ap_memory|          rows|         array|
|rows_d1           |  out|   32|   ap_memory|          rows|         array|
|rows_q1           |   in|   32|   ap_memory|          rows|         array|
|rows_we1          |  out|    1|   ap_memory|          rows|         array|
|x_local_address0  |  out|    2|   ap_memory|       x_local|         array|
|x_local_ce0       |  out|    1|   ap_memory|       x_local|         array|
|x_local_d0        |  out|   32|   ap_memory|       x_local|         array|
|x_local_q0        |   in|   32|   ap_memory|       x_local|         array|
|x_local_we0       |  out|    1|   ap_memory|       x_local|         array|
|x_local_address1  |  out|    2|   ap_memory|       x_local|         array|
|x_local_ce1       |  out|    1|   ap_memory|       x_local|         array|
|x_local_d1        |  out|   32|   ap_memory|       x_local|         array|
|x_local_q1        |   in|   32|   ap_memory|       x_local|         array|
|x_local_we1       |  out|    1|   ap_memory|       x_local|         array|
|y_address0        |  out|    2|   ap_memory|             y|         array|
|y_ce0             |  out|    1|   ap_memory|             y|         array|
|y_d0              |  out|   32|   ap_memory|             y|         array|
|y_q0              |   in|   32|   ap_memory|             y|         array|
|y_we0             |  out|    1|   ap_memory|             y|         array|
|y_address1        |  out|    2|   ap_memory|             y|         array|
|y_ce1             |  out|    1|   ap_memory|             y|         array|
|y_d1              |  out|   32|   ap_memory|             y|         array|
|y_q1              |   in|   32|   ap_memory|             y|         array|
|y_we1             |  out|    1|   ap_memory|             y|         array|
|row_size          |   in|   32|     ap_none|      row_size|        scalar|
|row_size_ap_vld   |   in|    1|     ap_none|      row_size|        scalar|
|data_size         |   in|   32|     ap_none|     data_size|        scalar|
|data_size_ap_vld  |   in|    1|     ap_none|     data_size|        scalar|
|ap_clk            |   in|    1|  ap_ctrl_hs|   spvm_kernel|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|   spvm_kernel|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|   spvm_kernel|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|   spvm_kernel|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|   spvm_kernel|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|   spvm_kernel|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|   spvm_kernel|  return value|
+------------------+-----+-----+------------+--------------+--------------+

