#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-8PKN27U
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed Oct 25 20:43:47 2023
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 512)] Object 'p:key[0]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 513)] Object 'p:key[0]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 514)] Object 'p:key[0]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 515)] Object 'p:key[0]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 516)] Object 'p:key[0]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 517)] Object 'p:key[1]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 518)] Object 'p:key[1]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 519)] Object 'p:key[1]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 520)] Object 'p:key[1]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 521)] Object 'p:key[1]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 522)] Object 'p:key[2]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 523)] Object 'p:key[2]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 524)] Object 'p:key[2]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 525)] Object 'p:key[2]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 526)] Object 'p:key[2]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 527)] Object 'p:key[3]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 528)] Object 'p:key[3]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 529)] Object 'p:key[3]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 530)] Object 'p:key[3]' can not be found in current view.
E: ConstraintEditor-0046: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 531)] Object 'p:key[3]' can not be found in current view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.0 -waveform {0 10.0}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.0 -waveform {0 10.0} successfully.
Executing : get_ports cam_pclk
Executing : get_ports cam_pclk successfully.
Executing : create_clock -name cam_pclk [get_ports cam_pclk] -period 41.667 -waveform {0.000 20.834}
Executing : create_clock -name cam_pclk [get_ports cam_pclk] -period 41.667 -waveform {0.000 20.834} successfully.
Executing : get_ports hdmi_rx_pix_clk
Executing : get_ports hdmi_rx_pix_clk successfully.
Executing : create_clock -name hdmi_rx_pix_clk [get_ports hdmi_rx_pix_clk] -period 6.734 -waveform {0.000 3.367}
Executing : create_clock -name hdmi_rx_pix_clk [get_ports hdmi_rx_pix_clk] -period 6.734 -waveform {0.000 3.367} successfully.
Executing : get_ports eth_rxc
Executing : get_ports eth_rxc successfully.
Executing : create_clock -name eth_rxc [get_ports eth_rxc] -period 8.00 -waveform {0.000 4.0}
Executing : create_clock -name eth_rxc [get_ports eth_rxc] -period 8.00 -waveform {0.000 4.0} successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_CLKDIV/CLKDIVOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_CLKDIV/CLKDIVOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ddrphy_clkin -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_CLKDIV/CLKDIVOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_0/CLKOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_0/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk0 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk0 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_0/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_1/CLKOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_1/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk1 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk1 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_1/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_2/CLKOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_2/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk2 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2
Executing : create_generated_clock -name ioclk2 -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.I_GTP_IOCLKBUF_2/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 2 successfully.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.u_clkbufg_gate/CLKOUT
Executing : get_pins u_DDR3_interface_top.u_ddr3_interface.u_clkbufg_gate/CLKOUT successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8
Executing : create_generated_clock -name ioclk_gate_clk -source [get_ports sys_clk] [get_pins u_DDR3_interface_top.u_ddr3_interface.u_clkbufg_gate/CLKOUT] -master_clock [get_clocks sys_clk] -multiply_by 16 -divide_by 8 successfully.
Executing : get_ports eth_rxc
Executing : get_ports eth_rxc successfully.
Executing : get_pins u_Ethernet_top.u_gmii_to_rgmii.u_rgmii_rx.u_pll_shift/clkout0
Executing : get_pins u_Ethernet_top.u_gmii_to_rgmii.u_rgmii_rx.u_pll_shift/clkout0 successfully.
Executing : get_clocks eth_rxc
Executing : get_clocks eth_rxc successfully.
Executing : create_generated_clock -name gmii_rx_clk -source [get_ports eth_rxc] [get_pins u_Ethernet_top.u_gmii_to_rgmii.u_rgmii_rx.u_pll_shift/clkout0] -master_clock [get_clocks eth_rxc] -multiply_by 1 -duty_cycle 50.000
Executing : create_generated_clock -name gmii_rx_clk -source [get_ports eth_rxc] [get_pins u_Ethernet_top.u_gmii_to_rgmii.u_rgmii_rx.u_pll_shift/clkout0] -master_clock [get_clocks eth_rxc] -multiply_by 1 -duty_cycle 50.000 successfully.
Executing : get_clocks sys_clk
Executing : get_clocks sys_clk successfully.
Executing : set_clock_groups -name sys_clk -asynchronous -group [get_clocks sys_clk]
Executing : set_clock_groups -name sys_clk -asynchronous -group [get_clocks sys_clk] successfully.
Executing : get_clocks ioclk0
Executing : get_clocks ioclk0 successfully.
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0]
Executing : set_clock_groups -name ioclk0 -asynchronous -group [get_clocks ioclk0] successfully.
Executing : get_clocks ioclk1
Executing : get_clocks ioclk1 successfully.
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1]
Executing : set_clock_groups -name ioclk1 -asynchronous -group [get_clocks ioclk1] successfully.
Executing : get_clocks ioclk2
Executing : get_clocks ioclk2 successfully.
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2]
Executing : set_clock_groups -name ioclk2 -asynchronous -group [get_clocks ioclk2] successfully.
Executing : get_clocks ioclk_gate_clk
Executing : get_clocks ioclk_gate_clk successfully.
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk]
Executing : set_clock_groups -name ioclk_gate_clk -asynchronous -group [get_clocks ioclk_gate_clk] successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin]
Executing : set_clock_groups -name ddrphy_clkin -asynchronous -group [get_clocks ddrphy_clkin] successfully.
Executing : get_clocks hdmi_rx_pix_clk
Executing : get_clocks hdmi_rx_pix_clk successfully.
Executing : set_clock_groups -name hdmi_rx_pix_clk -asynchronous -group [get_clocks hdmi_rx_pix_clk]
Executing : set_clock_groups -name hdmi_rx_pix_clk -asynchronous -group [get_clocks hdmi_rx_pix_clk] successfully.
Executing : get_clocks cam_pclk
Executing : get_clocks cam_pclk successfully.
Executing : set_clock_groups -name cam_pclk -asynchronous -group [get_clocks cam_pclk]
Executing : set_clock_groups -name cam_pclk -asynchronous -group [get_clocks cam_pclk] successfully.
Executing : get_clocks eth_rxc
Executing : get_clocks eth_rxc successfully.
Executing : set_clock_groups -name eth_rxc -asynchronous -group [get_clocks eth_rxc]
Executing : set_clock_groups -name eth_rxc -asynchronous -group [get_clocks eth_rxc] successfully.
Executing : get_clocks gmii_rx_clk
Executing : get_clocks gmii_rx_clk successfully.
Executing : set_clock_groups -name gmii_rx_clk -asynchronous -group [get_clocks gmii_rx_clk]
Executing : set_clock_groups -name gmii_rx_clk -asynchronous -group [get_clocks gmii_rx_clk] successfully.
Executing : get_clocks ddrphy_clkin
Executing : get_clocks ddrphy_clkin successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks ddrphy_clkin] -setup -hold successfully.
Executing : get_clocks cam_pclk
Executing : get_clocks cam_pclk successfully.
Executing : set_clock_uncertainty 0.200 [get_clocks cam_pclk] -setup -hold
Executing : set_clock_uncertainty 0.200 [get_clocks cam_pclk] -setup -hold successfully.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 249)] | Port mem_dq[14] has been placed at location P3, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 270)] | Port mem_dq[11] has been placed at location M1, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 284)] | Port mem_dq[9] has been placed at location M2, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 542)] | Port hdmi_tx_data[23] has been placed at location H19, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 549)] | Port hdmi_tx_data[22] has been placed at location H22, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 556)] | Port hdmi_tx_data[21] has been placed at location H21, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 591)] | Port hdmi_tx_data[16] has been placed at location K17, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 598)] | Port hdmi_tx_data[15] has been placed at location L17, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 605)] | Port hdmi_tx_data[14] has been placed at location K20, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 612)] | Port hdmi_tx_data[13] has been placed at location L19, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 647)] | Port hdmi_tx_data[8] has been placed at location M21, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 668)] | Port hdmi_tx_data[5] has been placed at location R22, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 675)] | Port hdmi_tx_data[4] has been placed at location R20, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 689)] | Port hdmi_tx_data[2] has been placed at location T21, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 738)] | Port hdmi_tx_pix_clk has been placed at location M22, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 804)] | Port hdmi_rx_data[13] has been placed at location AB18, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 809)] | Port hdmi_rx_data[12] has been placed at location AA18, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 814)] | Port hdmi_rx_data[11] has been placed at location AB19, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 819)] | Port hdmi_rx_data[10] has been placed at location W18, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 824)] | Port hdmi_rx_data[9] has been placed at location V17, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 874)] | Port hdmi_rx_sda has been placed at location V20, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 881)] | Port hdmi_rx_scl has been placed at location V19, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 898)] | Port hdmi_rx_pix_clk has been placed at location AA12, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1029)] | Port cam_vsync has been placed at location Y5, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1034)] | Port cam_href has been placed at location AB5, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1046)] | Port eth_rst_n has been placed at location B20, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1092)] | Port eth_tx_ctl has been placed at location B18, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1099)] | Port eth_txd[3] has been placed at location A18, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1106)] | Port eth_txd[2] has been placed at location C18, whose type is share pin.
C: ConstraintEditor-2002: [D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/video_stitching_scaling.fdc(line number: 1113)] | Port eth_txd[1] has been placed at location D17, whose type is share pin.
W: ConstraintEditor-4019: Port 'key' unspecified I/O constraint.
Constraint check end.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:3s
Action synthesize: Process CPU time elapsed is 0h:0m:3s
Current time: Wed Oct 25 20:43:50 2023
Action synthesize: Peak memory pool usage is 259 MB
