
---------- Begin Simulation Statistics ----------
host_inst_rate                                 460041                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402736                       # Number of bytes of host memory used
host_seconds                                    43.47                       # Real time elapsed on the host
host_tick_rate                              405247030                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.017618                       # Number of seconds simulated
sim_ticks                                 17617933500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3306757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 16406.470034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 13598.403939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3216572                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1479617500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.027273                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                90185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              6103                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1143381000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.025427                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           84082                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2822830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 22914.874349                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 20460.345774                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2818413                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     101215000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.001565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                4417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              772                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     74557500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.001291                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           3644                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 48586.734694                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  69.377366                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              98                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      4761500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6129587                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 16710.349675                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 13883.438205                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6034985                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      1580832500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.015434                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 94602                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               6875                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1217938500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.014312                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            87726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.980715                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1004.251654                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6129587                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 16710.349675                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 13883.438205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6034985                       # number of overall hits
system.cpu.dcache.overall_miss_latency     1580832500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.015434                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                94602                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              6875                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1217938500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.014312                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           87726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  85979                       # number of replacements
system.cpu.dcache.sampled_refs                  87003                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1004.251654                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6036039                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           502074880000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     3601                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       1                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           1                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12208174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 32166.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        33000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12208165                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         289500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                    9                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency       264000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1356462.777778                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12208174                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 32166.666667                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        33000                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12208165                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          289500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                     9                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       264000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012814                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.560591                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12208174                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 32166.666667                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        33000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12208165                       # number of overall hits
system.cpu.icache.overall_miss_latency         289500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                    9                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 0                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       264000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.560591                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12208165                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 39991.191124                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       975905037                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 24403                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     52636.363636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        42150                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2910                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               579000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.003766                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.003423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    10                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      84091                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       62337.898406                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  47079.455886                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          80075                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              250349000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.047758                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         4016                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        82                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         185163500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.046771                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    3933                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     724                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56767.955801                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40805.939227                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            41100000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       724                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       29543500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  724                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     3601                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         3601                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.961107                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       87012                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        62311.398063                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   47066.954096                       # average overall mshr miss latency
system.l2.demand_hits                           82985                       # number of demand (read+write) hits
system.l2.demand_miss_latency               250928000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.046281                       # miss rate for demand accesses
system.l2.demand_misses                          4027                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          185585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.045316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     3943                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.643201                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.046727                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  10538.211007                       # Average occupied blocks per context
system.l2.occ_blocks::1                    765.575570                       # Average occupied blocks per context
system.l2.overall_accesses                      87012                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       62311.398063                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40975.447576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          82985                       # number of overall hits
system.l2.overall_miss_latency              250928000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.046281                       # miss rate for overall accesses
system.l2.overall_misses                         4027                       # number of overall misses
system.l2.overall_mshr_hits                        82                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1161490037                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.325771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   28346                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.742286                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         18114                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher         1316                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        26375                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            24692                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          367                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          12796                       # number of replacements
system.l2.sampled_refs                          27871                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11303.786577                       # Cycle average of tags in use
system.l2.total_refs                            82529                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             1485                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2972120                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2969257                       # DTB hits
system.switch_cpus.dtb.data_misses               2863                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1546660                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1543848                       # DTB read hits
system.switch_cpus.dtb.read_misses               2812                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1425460                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1425409                       # DTB write hits
system.switch_cpus.dtb.write_misses                51                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10002866                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10002865                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27141402                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2972120                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2018321                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2079053                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       157054                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2131088                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2283755                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1623752                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        93852                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      7638923                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.361253                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.784751                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3061851     40.08%     40.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2844018     37.23%     77.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       167776      2.20%     79.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        73721      0.97%     80.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       754858      9.88%     90.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       633195      8.29%     98.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         6012      0.08%     98.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         3640      0.05%     98.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        93852      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      7638923                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10398508                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1606582                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3004003                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       157050                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10398508                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2694005                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.809446                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.809446                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles        23562                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       148836                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     14275699                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      4410130                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3204065                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       445470                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         1165                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3503009                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3496846                       # DTB hits
system.switch_cpus_1.dtb.data_misses             6163                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1886953                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1881046                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             5907                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1616056                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1615800                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             256                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2283755                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2205307                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             5449346                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             14508813                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        171383                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.282138                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2205307                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2018321                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.792437                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      8084393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.794669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.716096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4840355     59.87%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         785835      9.72%     69.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         169594      2.10%     71.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          51205      0.63%     72.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         564850      6.99%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         625862      7.74%     87.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          31042      0.38%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         469987      5.81%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         545663      6.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      8084393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 10071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1965175                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              852285                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.452222                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3503009                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1616056                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8653030                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11681035                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.764419                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6614539                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.443089                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11689483                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       170115                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles          1809                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1974073                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       385630                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1690955                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     13187209                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1886953                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       152133                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11754962                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           77                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       445470                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           94                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked          226                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       117988                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses        10644                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        11572                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       367490                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       293533                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        11572                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        28131                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       141984                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.235412                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.235412                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8366114     70.26%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     70.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1901797     15.97%     86.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1639185     13.77%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11907096                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         5519                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000464                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         5513     99.89%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            5      0.09%     99.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            1      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      8084393                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.472850                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.312164                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2082262     25.76%     25.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2506451     31.00%     56.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2301263     28.47%     85.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       182370      2.26%     87.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       846390     10.47%     97.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       134158      1.66%     99.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        25948      0.32%     99.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         5437      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          114      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      8084393                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.471017                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12334924                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11907096                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2056993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          950                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       790679                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2205308                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2205307                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       613034                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       516886                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1974073                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1690955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                8094464                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        16795                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6978824                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          291                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4459202                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents         6226                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          603                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18721184                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14076076                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9197706                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3155915                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       445470                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles         7010                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      2218869                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        13313                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                   300                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
