{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1423863782550 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1423863782553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 16:43:01 2015 " "Processing started: Fri Feb 13 16:43:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1423863782553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1423863782553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE4_Reference_Router -c DE4_Reference_Router " "Command: quartus_sta DE4_Reference_Router -c DE4_Reference_Router" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1423863782554 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1423863782670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1423863786701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1423863786891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1423863786892 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1103 " "TimeQuest Timing Analyzer is analyzing 1103 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1423863793730 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal " "Entity alt_cal" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_channel\[*\]\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\]  " "set_false_path -from \[get_cells -compatibility_mode *\|alt_cal_busy\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_cal_edge_detect " "Entity alt_cal_edge_detect" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\] " "create_clock -name alt_cal_edge_detect_ff0_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\] " "create_clock -name alt_cal_edge_detect_ff0q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff0\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\] " "create_clock -name alt_cal_edge_detect_ff1_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|clk\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\] " "create_clock -name alt_cal_edge_detect_ff1q_clk -period 20 \[get_pins -compatibility_mode *\|*pd*_det\|alt_edge_det_ff1\|q\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff0q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{alt_cal_edge_detect_ff1q_clk\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_tse_reset_synchronizer " "Entity altera_tse_reset_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" " set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\]  " " set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" " set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\]  " " set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|aclr\]; set_false_path -to \[get_pins -compatibility_mode -nocase *altera_tse_reset_synchronizer_chain*\|clrn\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_76p1 " "Entity dcfifo_76p1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe11\|dffe12a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7cp1 " "Entity dcfifo_7cp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_8cm1 " "Entity dcfifo_8cm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_md9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_hfo1 " "Entity dcfifo_hfo1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_p5p1 " "Entity dcfifo_p5p1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q8m1 " "Entity dcfifo_q8m1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qbp1 " "Entity dcfifo_qbp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1423863794806 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1423863794806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *altera_tse_reset_synchronizer_chain*\|aclr pin " "Ignored filter at qsta_default_script.tcl(1028): *altera_tse_reset_synchronizer_chain*\|aclr could not be matched with a pin" {  } { { "C:/altera/12.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863800407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863800410 ""}  } { { "C:/altera/12.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863800410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863800698 ""}  } { { "C:/altera/12.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1sp1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863800698 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_Reference_Router.sdc " "Reading SDC File: 'DE4_Reference_Router.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423863801315 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1 1423863801316 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} " "create_clock -period 0.800 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|refclkout\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|refclkout\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|refclkout\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|refclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock\} -divide_by 2 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock\} -divide_by 2 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\} \{SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 2 -duty_cycle 50.00 -name \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 2 -duty_cycle 50.00 -name \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_125_ins\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_125_ins\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -multiply_by 10 -phase -180.00 -duty_cycle 50.00 -name \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\} \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\} " "create_generated_clock -source \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -multiply_by 10 -phase -180.00 -duty_cycle 50.00 -name \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\} \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -phase 288.00 -duty_cycle 10.00 -name \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\} \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\} " "create_generated_clock -source \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|inclk\[0\]\} -phase 288.00 -duty_cycle 10.00 -name \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\} \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\} \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -multiply_by 5 -duty_cycle 50.00 -name \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0\|deserclock\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0\|deserclock\[0\]\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0\|deserclock\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0\|deserclock\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 0.800 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\|clk\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\|clk\[0\]\} " "create_clock -period 0.800 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\|clk\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_cdr_pll0\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\]\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkout\[0\]\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\|hiptxclkout\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\|hiptxclkout\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkpulse\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkpulse\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkpulse\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkout\[0\]\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkout\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} " "create_generated_clock -source \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_pll0\|clk\[0\]\} -duty_cycle 50.00 -name \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogfastrefclkout\[0\]\} \{SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|ch_clk_div0\|analogfastrefclkout\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCIE_REFCLK_p~input\|o\} -duty_cycle 50.00 -name \{PCIE_REFCLK_p~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{PCIE_REFCLK_p~input~INSERTED_REFCLK_DIVIDER\|clkout\} " "create_generated_clock -source \{PCIE_REFCLK_p~input\|o\} -duty_cycle 50.00 -name \{PCIE_REFCLK_p~input~INSERTED_REFCLK_DIVIDER\|clkout\} \{PCIE_REFCLK_p~input~INSERTED_REFCLK_DIVIDER\|clkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0~OBSERVABLE_LOCK_TO_REF \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[9\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[8\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[7\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[6\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[5\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[4\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[3\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[2\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[1\] SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|ALTLVDS_TX_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_rxdetectvalidout\[0\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_rxdetectvalidout\[0\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_pcs_rxfound_wire\[0\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000 " "set_min_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|rx_pcs_rxfound_wire\[0\] \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_FORCE_ELEC_IDLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000 " "set_max_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000 " "set_min_delay -to \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0~OBSERVABLE_TX_DET_RX \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_rxdetectvalidout\[0\] \}\] 20.000 " "set_max_delay -from \[get_ports \{ DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|tx_rxdetectvalidout\[0\] \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1423863801481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1423863801508 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 92 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] clock " "Ignored filter at DE4_Reference_Router.sdc(92): SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] could not be matched with a clock" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863801509 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 93 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\] clock " "Ignored filter at DE4_Reference_Router.sdc(93): SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\] could not be matched with a clock" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863801510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 94 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 clock " "Ignored filter at DE4_Reference_Router.sdc(94): SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 could not be matched with a clock" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863801510 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 105 alt_cal_edge_detect_clk clock " "Ignored filter at DE4_Reference_Router.sdc(105): alt_cal_edge_detect_clk could not be matched with a clock" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863801511 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -to \[get_clocks \{alt_cal_edge_detect_clk\}\] " "set_false_path -from \[get_clocks \{reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -to \[get_clocks \{alt_cal_edge_detect_clk\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863801511 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863801511 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 109 *\|alt_jtag_atlantic:*\|read_write register " "Ignored filter at DE4_Reference_Router.sdc(109): *\|alt_jtag_atlantic:*\|read_write could not be matched with a register" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863801564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 109 *\|alt_jtag_atlantic:*\|read_write1* register " "Ignored filter at DE4_Reference_Router.sdc(109): *\|alt_jtag_atlantic:*\|read_write1* could not be matched with a register" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863801617 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863801618 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863801618 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 109 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(109): Argument <to> is an empty collection" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863801618 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 119 pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967 keeper " "Ignored filter at DE4_Reference_Router.sdc(119): pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967 could not be matched with a keeper" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863801725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 119 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(119): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{altera_reserved_tck\}\] -to \[get_keepers \{pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tck\}\] -to \[get_keepers \{pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|FNUJ6967\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863801725 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863801725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 122 *ws_dgrp\|dffpipe_hd9:dffpipe19\|dffe20a* keeper " "Ignored filter at DE4_Reference_Router.sdc(122): *ws_dgrp\|dffpipe_hd9:dffpipe19\|dffe20a* could not be matched with a keeper" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863801756 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 122 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(122): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_hd9:dffpipe19\|dffe20a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_hd9:dffpipe19\|dffe20a*\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863801756 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863801756 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 123 *rs_dgwp\|dffpipe_fd9:dffpipe15\|dffe16a* keeper " "Ignored filter at DE4_Reference_Router.sdc(123): *rs_dgwp\|dffpipe_fd9:dffpipe15\|dffe16a* could not be matched with a keeper" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 123 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863801813 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 123 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(123): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_fd9:dffpipe15\|dffe16a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_fd9:dffpipe15\|dffe16a*\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863801813 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863801813 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 124 *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* keeper " "Ignored filter at DE4_Reference_Router.sdc(124): *ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a* could not be matched with a keeper" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863801843 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 124 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(124): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ed9:dffpipe15\|dffe16a*\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863801844 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863801844 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 125 *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a* keeper " "Ignored filter at DE4_Reference_Router.sdc(125): *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a* could not be matched with a keeper" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863801900 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 125 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(125): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a*\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863801901 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863801901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 126 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at DE4_Reference_Router.sdc(126): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863801953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 126 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(126): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863801953 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863801953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 127 *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|monitor_go keeper " "Ignored filter at DE4_Reference_Router.sdc(127): *cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863802006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE4_Reference_Router.sdc 127 Argument <to> is an empty collection " "Ignored set_false_path at DE4_Reference_Router.sdc(127): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|monitor_go\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863802006 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863802006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 153 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft* register " "Ignored filter at DE4_Reference_Router.sdc(153): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft* could not be matched with a register" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 153 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863804533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE4_Reference_Router.sdc 153 Argument <from> is an empty collection " "Ignored set_max_delay at DE4_Reference_Router.sdc(153): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft*\}\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\}\] 7.000 " "set_max_delay -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|dout_reg_sft*\}\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\}\] 7.000" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863804599 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863804599 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 154 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft* register " "Ignored filter at DE4_Reference_Router.sdc(154): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft* could not be matched with a register" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863804659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE4_Reference_Router.sdc 154 Argument <from> is an empty collection " "Ignored set_max_delay at DE4_Reference_Router.sdc(154): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft*\}\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\}\] 7.000 " "set_max_delay -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|eop_sft*\}\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\}\] 7.000" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863804659 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863804659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE4_Reference_Router.sdc 155 *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg* register " "Ignored filter at DE4_Reference_Router.sdc(155): *\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg* could not be matched with a register" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863804719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay DE4_Reference_Router.sdc 155 Argument <from> is an empty collection " "Ignored set_max_delay at DE4_Reference_Router.sdc(155): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg*\}\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\}\] 7.000 " "set_max_delay -from \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|sop_reg*\}\] -to \[get_registers \{*\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|*\}\] 7.000" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863804720 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/DE4_Reference_Router.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863804720 ""}
{ "Info" "ISTA_SDC_FOUND" "pll.sdc " "Reading SDC File: 'pll.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423863804721 ""}
{ "Info" "ISTA_SDC_FOUND" "tse_mac_constraints.sdc " "Reading SDC File: 'tse_mac_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423863804722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 184 ref_clk port " "Ignored filter at tse_mac_constraints.sdc(184): ref_clk could not be matched with a port" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863804723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac_constraints.sdc 184 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac_constraints.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\] " "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863804724 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863804724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 187 clk port " "Ignored filter at tse_mac_constraints.sdc(187): clk could not be matched with a port" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 187 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863804724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac_constraints.sdc 187 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac_constraints.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\] " "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863804724 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863804724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 190 ff_tx_clk port " "Ignored filter at tse_mac_constraints.sdc(190): ff_tx_clk could not be matched with a port" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 190 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863804725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac_constraints.sdc 190 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac_constraints.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863804725 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863804725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 191 ff_rx_clk port " "Ignored filter at tse_mac_constraints.sdc(191): ff_rx_clk could not be matched with a port" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 191 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863804725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac_constraints.sdc 191 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac_constraints.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863804726 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863804726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tse_mac_constraints.sdc 314 altera_tse_ref_clk* clock " "Ignored filter at tse_mac_constraints.sdc(314): altera_tse_ref_clk* could not be matched with a clock" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac_constraints.sdc" 314 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863804978 ""}
{ "Info" "ISTA_SDC_FOUND" "master_0/altera_jtag_dc_streaming/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'master_0/altera_jtag_dc_streaming/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423863805282 ""}
{ "Info" "ISTA_SDC_FOUND" "tse_mac1_constraints.sdc " "Reading SDC File: 'tse_mac1_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423863805419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac1_constraints.sdc 184 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac1_constraints.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\] " "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805420 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac1_constraints.sdc 187 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac1_constraints.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\] " "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805420 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac1_constraints.sdc 190 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac1_constraints.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805421 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac1_constraints.sdc 191 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac1_constraints.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805421 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac1_constraints.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805421 ""}
{ "Info" "ISTA_SDC_FOUND" "tse_mac2_constraints.sdc " "Reading SDC File: 'tse_mac2_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423863805425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac2_constraints.sdc 184 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac2_constraints.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\] " "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805426 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac2_constraints.sdc 187 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac2_constraints.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\] " "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805427 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac2_constraints.sdc 190 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac2_constraints.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805427 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac2_constraints.sdc 191 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac2_constraints.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805428 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac2_constraints.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805428 ""}
{ "Info" "ISTA_SDC_FOUND" "tse_mac3_constraints.sdc " "Reading SDC File: 'tse_mac3_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423863805431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac3_constraints.sdc 184 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac3_constraints.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\] " "create_clock -period \"\$TSE_CLOCK_FREQUENCY\" -name altera_tse_\$\{REF_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$REF_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805432 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac3_constraints.sdc 187 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac3_constraints.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\] " "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name altera_tse_\$\{CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports  \$CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805433 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac3_constraints.sdc 190 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac3_constraints.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_TX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_TX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805433 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805433 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tse_mac3_constraints.sdc 191 Argument <targets> is an empty collection " "Ignored create_clock at tse_mac3_constraints.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\] " "create_clock -period \"\$FIFO_CLOCK_FREQUENCY\" -name altera_tse_\$\{FF_RX_CLK\}_\$TO_THE_VARIATION_NAME \[ get_ports \$FF_RX_CLK\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805434 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/tse_mac3_constraints.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805434 ""}
{ "Info" "ISTA_SDC_FOUND" "pcie_compiler_0.sdc " "Reading SDC File: 'pcie_compiler_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423863805437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_compiler_0.sdc 3 refclk_pcie_compiler_0 port or pin or register or keeper or net " "Ignored filter at pcie_compiler_0.sdc(3): refclk_pcie_compiler_0 could not be matched with a port or pin or register or keeper or net" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863805438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pcie_compiler_0.sdc 3 Argument <targets> is not an object ID " "Ignored create_clock at pcie_compiler_0.sdc(3): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pcie_compiler_0\} \{refclk_pcie_compiler_0\} " "create_clock -period \"100 MHz\" -name \{refclk_pcie_compiler_0\} \{refclk_pcie_compiler_0\}" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805439 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805439 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_compiler_0.sdc 4 fixedclk_serdes_pcie_compiler_0 port or pin or register or keeper or net " "Ignored filter at pcie_compiler_0.sdc(4): fixedclk_serdes_pcie_compiler_0 could not be matched with a port or pin or register or keeper or net" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863805440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pcie_compiler_0.sdc 4 Argument <targets> is not an object ID " "Ignored create_clock at pcie_compiler_0.sdc(4): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"125 MHz\" -name \{fixedclk\} \{fixedclk_serdes_pcie_compiler_0\} " "create_clock -period \"125 MHz\" -name \{fixedclk\} \{fixedclk_serdes_pcie_compiler_0\}" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805440 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_compiler_0.sdc 6 *hssi_pcie_hip\|testin\[*\] pin " "Ignored filter at pcie_compiler_0.sdc(6): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863805533 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_compiler_0.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at pcie_compiler_0.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805534 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pcie_compiler_0.sdc 7 pll clock " "Ignored filter at pcie_compiler_0.sdc(7): pll could not be matched with a clock" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1423863805534 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_compiler_0.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at pcie_compiler_0.sdc(7): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{*coreclk*\}\] -to \[get_clocks \{pll\}\] " "set_false_path -from \[get_clocks \{*coreclk*\}\] -to \[get_clocks \{pll\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805535 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path pcie_compiler_0.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at pcie_compiler_0.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{pll\}\] -to \[get_clocks \{*coreclk*\}\] " "set_false_path -from \[get_clocks \{pll\}\] -to \[get_clocks \{*coreclk*\}\]" {  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1423863805535 ""}  } { { "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" "" { Text "D:/TC_reviews/Mar5_4core_switch_monitors/projects/DE4_Reference_Router_with_DMA/synth/windows/pcie_compiler_0.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1423863805535 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/altera/12.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc " "Reading SDC File: 'c:/altera/12.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1423863805536 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808495 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808495 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state.FC_LOOKUP_ROUTE " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state.FC_LOOKUP_ROUTE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808495 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc|state.FC_LOOKUP_ROUTE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808495 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808495 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808495 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808496 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808496 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808496 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808496 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808496 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808496 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808497 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808497 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808497 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808497 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808497 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808497 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808497 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state_protocol.PRO_FIND4 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state_protocol.PRO_FIND4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808498 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc|state_protocol.PRO_FIND4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|curr_output\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|curr_output\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808498 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc|curr_output[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808498 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808498 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808498 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808498 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808499 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808499 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863808499 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0\|dpclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|wire_cent_unit0_dprioout " "From: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0\|dpclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0  from: localrefclk  to: hiptxclkout " "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0  from: localrefclk  to: hiptxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip  from: pllfixedclk  to: coreclkout " "Cell: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip  from: pllfixedclk  to: coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: datae  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: dataf  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: datae  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: dataf  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: datae  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: dataf  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: datae  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: dataf  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_125_ins\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll_125_ins\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reconfig_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: reconfig_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863809305 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1423863809305 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1423863811903 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1423863811904 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1423863812013 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1423863812013 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1423863812013 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1423863812013 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1423863812013 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1423863812019 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "" 0 0 1423863812205 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1423863813936 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1423863813936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.656 " "Worst-case setup slack is -0.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.656        -1.060 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.656        -1.060 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.363         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    1.363         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.004         0.000 OSC_50_BANK3  " "    2.004         0.000 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.752         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    2.752         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.769         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.769         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.913         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    2.913         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.102         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.102         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.198         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.198         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.394         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.394         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.047         0.000 n/a  " "   11.047         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.105         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.105         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.016         0.000 OSC_50_BANK2  " "   18.016         0.000 OSC_50_BANK2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.011         0.000 altera_reserved_tck  " "   46.011         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.224         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   95.224         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863813940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863813940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.522 " "Worst-case hold slack is -3.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.522        -3.522 OSC_50_BANK3  " "   -3.522        -3.522 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.163         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.170         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.179         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.182         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.184         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.211         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.222         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.261         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263         0.000 OSC_50_BANK2  " "    0.263         0.000 OSC_50_BANK2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.265         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265         0.000 altera_reserved_tck  " "    0.265         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.311         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.098         0.000 n/a  " "    1.098         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863814606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.849 " "Worst-case recovery slack is 0.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.849         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.849         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.237         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.237         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.575         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.575         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.818         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    2.818         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.298         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    4.298         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.613         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    4.613         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.706         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    4.706         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.083         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    5.083         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.278         0.000 OSC_50_BANK3  " "   14.278         0.000 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.535         0.000 altera_reserved_tck  " "   48.535         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863814847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863814847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.449 " "Worst-case removal slack is 0.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.449         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.451         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.452         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.455         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.467         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470         0.000 altera_reserved_tck  " "    0.470         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.492         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.502         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506         0.000 OSC_50_BANK3  " "    0.506         0.000 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.107         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.107         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863815092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.000         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]  " "    0.113         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.965         0.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\]  " "    1.965         0.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock  " "    2.000         0.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.063         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.063         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.079         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.079         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.129         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.129         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.130         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.130         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.199         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.199         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.210         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.210         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.214         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    3.214         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.418         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.418         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.834         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  " "    3.834         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.757         0.000 GCLKIN  " "    4.757         0.000 GCLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000         0.000 PCIE_REFCLK_P  " "    5.000         0.000 PCIE_REFCLK_P " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.952         0.000 OSC_50_BANK3  " "    8.952         0.000 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.416         0.000 OSC_50_BANK2  " "    9.416         0.000 OSC_50_BANK2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.439         0.000 alt_cal_edge_detect_ff0_clk  " "    9.439         0.000 alt_cal_edge_detect_ff0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.439         0.000 alt_cal_edge_detect_ff1_clk  " "    9.439         0.000 alt_cal_edge_detect_ff1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.473         0.000 alt_cal_edge_detect_ff0q_clk  " "    9.473         0.000 alt_cal_edge_detect_ff0q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.473         0.000 alt_cal_edge_detect_ff1q_clk  " "    9.473         0.000 alt_cal_edge_detect_ff1q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.212         0.000 altera_reserved_tck  " "   49.212         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.220         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.220         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863815138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863815138 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 935 synchronizer chains. " "Report Metastability: Found 935 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863817334 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863817334 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 935 " "Number of Synchronizer Chains Found: 935" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863817334 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863817334 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863817334 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.459 ns " "Worst Case Available Settling Time: 11.459 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863817334 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863817334 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863817334 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863817334 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863817334 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863817334 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863817334 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "" 0 0 1423863817383 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1423863817623 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1423863825812 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830402 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830402 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state.FC_LOOKUP_ROUTE " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state.FC_LOOKUP_ROUTE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830402 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc|state.FC_LOOKUP_ROUTE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830402 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830402 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830402 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830403 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830403 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830403 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830403 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830403 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830403 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830404 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830404 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830404 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830404 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830404 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830404 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830405 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state_protocol.PRO_FIND4 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state_protocol.PRO_FIND4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830405 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc|state_protocol.PRO_FIND4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|curr_output\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|curr_output\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830405 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc|curr_output[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830405 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830405 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830406 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830406 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830406 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830406 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863830406 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0\|dpclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|wire_cent_unit0_dprioout " "From: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0\|dpclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0  from: localrefclk  to: hiptxclkout " "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0  from: localrefclk  to: hiptxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip  from: pllfixedclk  to: coreclkout " "Cell: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip  from: pllfixedclk  to: coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: datae  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: dataf  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: datae  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: dataf  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: datae  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: dataf  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: datae  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: dataf  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_125_ins\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll_125_ins\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reconfig_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: reconfig_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863830728 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1423863830728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1423863830743 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1423863830743 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1423863830846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1423863830846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1423863830846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1423863830846 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1423863830846 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1423863832509 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1423863832509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.359 " "Worst-case setup slack is -0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359        -0.377 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.359        -0.377 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    1.513         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.122         0.000 OSC_50_BANK3  " "    2.122         0.000 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.841         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    2.841         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.849         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.849         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.961         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    2.961         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.168         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.168         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.239         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.239         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.416         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.416         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.094         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.094         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.735         0.000 n/a  " "   11.735         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.083         0.000 OSC_50_BANK2  " "   18.083         0.000 OSC_50_BANK2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.124         0.000 altera_reserved_tck  " "   46.124         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.466         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   95.466         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863832537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863832537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.403 " "Worst-case hold slack is -3.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.403        -3.403 OSC_50_BANK3  " "   -3.403        -3.403 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.150         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.155         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.164         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.164         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.181         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.195         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.216         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.251         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252         0.000 OSC_50_BANK2  " "    0.252         0.000 OSC_50_BANK2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.258         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264         0.000 altera_reserved_tck  " "    0.264         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.299         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.040         0.000 n/a  " "    1.040         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863833199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.126 " "Worst-case recovery slack is 1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.126         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.407         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.407         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.692         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.692         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.062         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    3.062         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.538         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    4.538         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.804         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    4.804         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.895         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    4.895         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.245         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    5.245         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.677         0.000 OSC_50_BANK3  " "   14.677         0.000 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.573         0.000 altera_reserved_tck  " "   48.573         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863833430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.434 " "Worst-case removal slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.434         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.437         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.437         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.439         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.451         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 altera_reserved_tck  " "    0.455         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.476         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.482         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487         0.000 OSC_50_BANK3  " "    0.487         0.000 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.087         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.087         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863833682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.000         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]  " "    0.115         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.966         0.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\]  " "    1.966         0.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock  " "    2.000         0.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.067         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.067         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.083         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.145         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.145         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.149         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.149         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.214         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.214         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.220         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.220         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.279         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    3.279         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.440         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.440         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.811         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  " "    3.811         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.747         0.000 GCLKIN  " "    4.747         0.000 GCLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000         0.000 PCIE_REFCLK_P  " "    5.000         0.000 PCIE_REFCLK_P " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.956         0.000 OSC_50_BANK3  " "    8.956         0.000 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.421         0.000 OSC_50_BANK2  " "    9.421         0.000 OSC_50_BANK2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.445         0.000 alt_cal_edge_detect_ff0_clk  " "    9.445         0.000 alt_cal_edge_detect_ff0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.445         0.000 alt_cal_edge_detect_ff1_clk  " "    9.445         0.000 alt_cal_edge_detect_ff1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.463         0.000 alt_cal_edge_detect_ff1q_clk  " "    9.463         0.000 alt_cal_edge_detect_ff1q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.464         0.000 alt_cal_edge_detect_ff0q_clk  " "    9.464         0.000 alt_cal_edge_detect_ff0q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.197         0.000 altera_reserved_tck  " "   49.197         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.236         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.236         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863833754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863833754 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 935 synchronizer chains. " "Report Metastability: Found 935 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863834665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863834665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 935 " "Number of Synchronizer Chains Found: 935" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863834665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863834665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863834665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.651 ns " "Worst Case Available Settling Time: 11.651 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863834665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863834665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863834665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863834665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863834665 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863834665 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863834665 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "" 0 0 1423863834749 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_0\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838342 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_0|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838342 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state.FC_LOOKUP_ROUTE " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state.FC_LOOKUP_ROUTE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838342 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc|state.FC_LOOKUP_ROUTE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838342 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838342 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838343 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838343 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838343 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838343 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838343 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838343 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu3\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838344 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu3|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838344 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838344 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu0\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838344 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838344 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu1\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838344 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu1|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|os_state3.OS_CANCEL " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|os_state3.OS_CANCEL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838345 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|out_switch:out_switch|os_state3.OS_CANCEL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_4\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838345 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_4|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state_protocol.PRO_FIND4 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|state_protocol.PRO_FIND4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838345 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc|state_protocol.PRO_FIND4"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|curr_output\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|flow_classification:fc\|curr_output\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838345 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc|curr_output[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_grant1 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_grant1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838345 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|in_switch:in_switch|empty_buff_grant1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|empty_buff_state.EMPTY_BUFF_LOOKUP was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838345 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|in_switch:in_switch|empty_buff_state.EMPTY_BUFF_LOOKUP"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|pb_in_ack\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|in_switch:in_switch\|pb_in_ack\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838346 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|in_switch:in_switch|pb_in_ack[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_2\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838346 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_2|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|curr_buff3\[0\] " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|ppu:ppu2\|out_switch:out_switch\|curr_buff3\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838346 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu2|out_switch:out_switch|curr_buff3[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor_ipv4:security_mon_5\|rom_shared_ipv4:rom\|altsyncram:altsyncram_component\|altsyncram_b0g2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838346 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor_ipv4:security_mon_5|rom_shared_ipv4:rom|altsyncram:altsyncram_component|altsyncram_b0g2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 " "Node: DE4_SOPC:SOPC_INST\|ethernet_port_interface_0:the_ethernet_port_interface_0\|ethernet_port_interface:ethernet_port_interface_0\|nf2_core:nf2_core\|user_data_path:user_data_path\|np_core:np_core\|CAM_monitor:security_mon_1\|rom_shared:rom\|altsyncram:altsyncram_component\|altsyncram_vkg2:auto_generated\|ram_block1a0~porta_datain_reg0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1423863838346 "|DE4_Reference_Router|DE4_SOPC:SOPC_INST|ethernet_port_interface_0:the_ethernet_port_interface_0|ethernet_port_interface:ethernet_port_interface_0|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon_1|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated|ram_block1a0~porta_datain_reg0"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0\|dpclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|wire_cent_unit0_dprioout " "From: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|cent_unit0\|dpclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_serdes:serdes\|pcie_compiler_0_serdes_alt4gxb_t27b:pcie_compiler_0_serdes_alt4gxb_t27b_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0  from: deserclock\[0\]  to: clockout " "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|receive_pma0  from: deserclock\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0  from: localrefclk  to: hiptxclkout " "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pcs0  from: localrefclk  to: hiptxclkout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout " "Cell: SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0  from: refclk0in\[0\]  to: clockout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit " "From: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pldclk  to: DE4_SOPC:SOPC_INST\|pcie_compiler_0:the_pcie_compiler_0\|pcie_compiler_0_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip  from: pllfixedclk  to: coreclkout " "Cell: SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip  from: pllfixedclk  to: coreclkout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: datae  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: dataf  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd0_det\|pd_xor  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: datae  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: dataf  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd180_det\|pd_xor  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: datae  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: dataf  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd270_det\|pd_xor  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: datae  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: dataf  to: combout " "Cell: altgx_reconfig_inst\|altgx_reconfig_alt2gxb_reconfig_v3p_component\|calibration\|pd90_det\|pd_xor  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_125_ins\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll_125_ins\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: reconfig_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: reconfig_pll_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1423863838667 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1423863838667 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1423863838682 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1 1423863838682 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1423863838785 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1423863838785 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1423863838785 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "" 0 -1 1423863838785 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "" 0 -1 1423863838785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.438 " "Worst-case setup slack is 2.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.438         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.438         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.675         0.000 OSC_50_BANK3  " "    2.675         0.000 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.018         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.018         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.244         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.244         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.273         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.273         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.319         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.319         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.379         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.379         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.134         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    4.134         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.670         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.670         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.920         0.000 n/a  " "   13.920         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.486         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.486         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.920         0.000 OSC_50_BANK2  " "   18.920         0.000 OSC_50_BANK2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.944         0.000 altera_reserved_tck  " "   47.944         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.182         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   97.182         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863839489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863839489 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1423863840108 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1423863840108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.194 " "Worst-case hold slack is -2.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.194        -2.194 OSC_50_BANK3  " "   -2.194        -2.194 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.074         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.100         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.100         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.108         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.125         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.126         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.132         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142         0.000 OSC_50_BANK2  " "    0.142         0.000 OSC_50_BANK2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.142         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.148         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153         0.000 altera_reserved_tck  " "    0.153         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.165         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725         0.000 n/a  " "    0.725         0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863840164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.302 " "Worst-case recovery slack is 2.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.302         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.302         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.491         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.491         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.519         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.519         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.748         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    4.748         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.671         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    5.671         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.877         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    5.877         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.973         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    5.973         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.181         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    6.181         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.410         0.000 OSC_50_BANK3  " "   16.410         0.000 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.470         0.000 altera_reserved_tck  " "   49.470         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863840424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.202 " "Worst-case removal slack is 0.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.202         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.261         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.261         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.262         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    0.271         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.271         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272         0.000 altera_reserved_tck  " "    0.272         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    0.275         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279         0.000 OSC_50_BANK3  " "    0.279         0.000 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.561         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863840684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.000         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\]  " "    0.168         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.980         0.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\]  " "    1.980         0.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|transmit_pma0\|refclk0in\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000         0.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock  " "    2.000         0.000 SOPC_INST\|the_pcie_compiler_0\|serdes\|pcie_compiler_0_serdes_alt4gxb_t27b_component\|central_clk_div0\|rateswitchbaseclock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.148         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout  " "    3.148         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.188         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.188         0.000 SOPC_INST\|the_tse_mac2\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.193         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.193         0.000 SOPC_INST\|the_tse_mac\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.194         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.194         0.000 SOPC_INST\|the_tse_mac1\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.195         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0  " "    3.195         0.000 SOPC_INST\|the_tse_mac3\|altera_tse_mac_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|ALTLVDS_RX_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.202         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.202         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.211         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.211         0.000 pll_125_ins\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.619         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.619         0.000 reconfig_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.901         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk  " "    3.901         0.000 SOPC_INST\|the_pcie_compiler_0\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.889         0.000 GCLKIN  " "    4.889         0.000 GCLKIN " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000         0.000 PCIE_REFCLK_P  " "    5.000         0.000 PCIE_REFCLK_P " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.097         0.000 OSC_50_BANK3  " "    9.097         0.000 OSC_50_BANK3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.352         0.000 OSC_50_BANK2  " "    9.352         0.000 OSC_50_BANK2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.637         0.000 alt_cal_edge_detect_ff0_clk  " "    9.637         0.000 alt_cal_edge_detect_ff0_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.637         0.000 alt_cal_edge_detect_ff1_clk  " "    9.637         0.000 alt_cal_edge_detect_ff1_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.657         0.000 alt_cal_edge_detect_ff0q_clk  " "    9.657         0.000 alt_cal_edge_detect_ff0q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.658         0.000 alt_cal_edge_detect_ff1q_clk  " "    9.658         0.000 alt_cal_edge_detect_ff1q_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.178         0.000 altera_reserved_tck  " "   49.178         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.218         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   49.218         0.000 SOPC_INST\|the_pll\|the_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1423863840781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1423863840781 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 935 synchronizer chains. " "Report Metastability: Found 935 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863841731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863841731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 935 " "Number of Synchronizer Chains Found: 935" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863841731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863841731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863841731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.268 ns " "Worst Case Available Settling Time: 13.268 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863841731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863841731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863841731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863841731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863841731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863841731 ""}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1 1423863841731 ""}
{ "Info" "ISTA_REPORT_TCCS_INFO" "Report TCCS: " "Report TCCS:" { { "Info" "ISTA_REPORT_TCCS_INFO" "Maximum TCCS for all channels: 0.100 " "Maximum TCCS for all channels: 0.100" {  } {  } 0 332107 "%1!s!" 0 0 "" 0 -1 1423863844469 ""}  } {  } 0 332107 "%1!s!" 0 0 "" 0 -1 1423863844469 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1423863844595 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1423863844598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 151 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1397 " "Peak virtual memory: 1397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1423863846725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 16:44:06 2015 " "Processing ended: Fri Feb 13 16:44:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1423863846725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1423863846725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1423863846725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1423863846725 ""}
