
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.137273                       # Number of seconds simulated
sim_ticks                                137273365500                       # Number of ticks simulated
final_tick                               137273365500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 813413                       # Simulator instruction rate (inst/s)
host_op_rate                                   864744                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2556215267                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662468                       # Number of bytes of host memory used
host_seconds                                    53.70                       # Real time elapsed on the host
sim_insts                                    43681715                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137273365500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          117616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5241152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5358768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       117616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        117616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       354640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          354640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             7351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           327572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              334923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         22165                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22165                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             856801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           38180400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39037201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        856801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           856801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2583458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2583458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2583458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            856801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          38180400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             41620659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      334923                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22165                       # Number of write requests accepted
system.mem_ctrls.readBursts                    334923                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22165                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21244480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  190592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  991872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5358768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               354640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2978                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6639                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             63476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            61053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              245                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  137273287500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                334923                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                22165                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  331869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    470.294006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   283.660430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.241400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12284     25.98%     25.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8510     18.00%     43.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3200      6.77%     50.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2415      5.11%     55.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3210      6.79%     62.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3025      6.40%     69.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1714      3.63%     72.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1147      2.43%     75.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11773     24.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47278                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     378.205479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    217.841840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    417.955665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           431     49.20%     49.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          198     22.60%     71.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          157     17.92%     89.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           41      4.68%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           19      2.17%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           10      1.14%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            5      0.57%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            6      0.68%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.46%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.11%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.34%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           876                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.691781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.676236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.722520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              133     15.18%     15.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.68%     15.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              735     83.90%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           876                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5805765250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             12029734000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1659725000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17490.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36240.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       154.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   286121                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14037                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.41                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     384424.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                214821180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                114164985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1279438020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               76514760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11045080800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5018926950                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            392516640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     35580085710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     14439719040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       3240844800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            71406696465                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            520.178814                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         125234205500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    543239500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4683372000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   9604629750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  37603251750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6812330500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  78026542000                       # Time in different power states
system.mem_ctrls_1.actEnergy                122793720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 65255025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1090649280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4384800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         8463592800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3550814430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            382872960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     24960507480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11308484160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11717702400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            61669632285                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            449.246888                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         128484312500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    603909000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3592500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  44296565500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  29449163250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4592602250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  54738625500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 137273365500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137273365500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 137273365500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137273365500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 137273365500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    137273365500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        274546731                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681715                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550911                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756862                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550911                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405331                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331325                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328390                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215577                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199991                       # number of memory refs
system.cpu.num_load_insts                     9180678                       # Number of load instructions
system.cpu.num_store_insts                    5019313                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  274546731                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612419                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180678     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019297     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587446                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137273365500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2509685                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.986493                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11653103                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2509813                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.643016                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          33885500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.986493                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         115813141                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        115813141                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 137273365500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      6694270                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6694270                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4768373                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4768373                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      11462643                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11462643                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     11462643                       # number of overall hits
system.cpu.dcache.overall_hits::total        11462643                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2415790                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2415790                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        94023                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        94023                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2509813                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2509813                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2509813                       # number of overall misses
system.cpu.dcache.overall_misses::total       2509813                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  55629499500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  55629499500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1960530500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1960530500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  57590030000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  57590030000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  57590030000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  57590030000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9110060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13972456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13972456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972456                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.265178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.265178                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019337                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019337                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.179626                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.179626                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.179626                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.179626                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 23027.456650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23027.456650                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 20851.605458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20851.605458                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 22945.944578                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22945.944578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 22945.944578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22945.944578                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1762790                       # number of writebacks
system.cpu.dcache.writebacks::total           1762790                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2415790                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2415790                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        94023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        94023                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2509813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2509813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2509813                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2509813                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  53213709500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  53213709500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1866507500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1866507500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  55080217000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55080217000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  55080217000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55080217000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.265178                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.265178                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.019337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019337                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.179626                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.179626                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.179626                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.179626                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 22027.456650                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22027.456650                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 19851.605458                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19851.605458                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 21945.944578                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21945.944578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 21945.944578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21945.944578                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 137273365500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1978142                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.980084                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41835747                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.147643                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          95132500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.980084                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999844                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999844                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792287                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792287                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 137273365500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41835747                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835747                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41835747                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835747                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41835747                       # number of overall hits
system.cpu.icache.overall_hits::total        41835747                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1978270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978270                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1978270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1978270                       # number of overall misses
system.cpu.icache.overall_misses::total       1978270                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  26257041500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26257041500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  26257041500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26257041500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  26257041500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26257041500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.045152                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045152                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.045152                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045152                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13272.728950                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13272.728950                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13272.728950                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13272.728950                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13272.728950                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13272.728950                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1978142                       # number of writebacks
system.cpu.icache.writebacks::total           1978142                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1978270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978270                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1978270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1978270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978270                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  24278771500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24278771500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  24278771500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24278771500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  24278771500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24278771500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12272.728950                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12272.728950                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12272.728950                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12272.728950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12272.728950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12272.728950                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 137273365500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    339026                       # number of replacements
system.l2.tags.tagsinuse                  1023.579146                       # Cycle average of tags in use
system.l2.tags.total_refs                     8625058                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    340050                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.364088                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1586463000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       63.517367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         91.899366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        868.162413                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.062029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.089745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.847815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999589                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          643                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 143787506                       # Number of tag accesses
system.l2.tags.data_accesses                143787506                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 137273365500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1762790                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1762790                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1967717                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967717                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              88029                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 88029                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1970919                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1970919                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        2094212                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2094212                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1970919                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2182241                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4153160                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1970919                       # number of overall hits
system.l2.overall_hits::cpu.data              2182241                       # number of overall hits
system.l2.overall_hits::total                 4153160                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             5994                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5994                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          7351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7351                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       321578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          321578                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                7351                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              327572                       # number of demand (read+write) misses
system.l2.demand_misses::total                 334923                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               7351                       # number of overall misses
system.l2.overall_misses::cpu.data             327572                       # number of overall misses
system.l2.overall_misses::total                334923                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    801168500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     801168500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    606274000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    606274000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  27600744000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27600744000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     606274000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   28401912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29008186500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    606274000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  28401912500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29008186500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1762790                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1762790                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1967717                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967717                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          94023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             94023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1978270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2415790                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2415790                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1978270                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2509813                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4488083                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1978270                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2509813                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4488083                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.063750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.063750                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003716                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003716                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.133115                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133115                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003716                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.130516                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074625                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003716                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.130516                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074625                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 133661.745078                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 133661.745078                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82475.037410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82475.037410                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 85829.080348                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85829.080348                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82475.037410                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86704.335230                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86611.509213                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82475.037410                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86704.335230                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86611.509213                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                22165                       # number of writebacks
system.l2.writebacks::total                     22165                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          358                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           358                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         5994                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5994                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         7351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7351                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       321578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       321578                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           7351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         327572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            334923                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          7351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        327572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           334923                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    741228500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    741228500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    532764000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    532764000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  24384964000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24384964000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    532764000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  25126192500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25658956500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    532764000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  25126192500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25658956500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.063750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.063750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003716                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003716                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.133115                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.133115                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.130516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074625                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.130516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074625                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 123661.745078                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123661.745078                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72475.037410                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72475.037410                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75829.080348                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75829.080348                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72475.037410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76704.335230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76611.509213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72475.037410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76704.335230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76611.509213                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        668791                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       333868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 137273365500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             328929                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22165                       # Transaction distribution
system.membus.trans_dist::CleanEvict           311703                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5994                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        328929                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1003714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1003714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5713408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5713408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            334923                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  334923    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              334923                       # Request fanout histogram
system.membus.reqLayer0.occupancy           692035500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          763317000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      8975910                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4487828                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5516                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5516                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 137273365500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4394060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1784955                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978142                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1063756                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            94023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           94023                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978270                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2415790                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7529311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13463993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     68361648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              131664240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          339026                       # Total snoops (count)
system.tol2bus.snoopTraffic                    354640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4827109                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003307                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.057407                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4811148     99.67%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  15961      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4827109                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6358421000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978270000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2509813000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
