module add_test;
reg[7:0] A,B;
wire[7:0] C;
wire cr;
add_8 a_8(.x(A),.y(B),.f(C),.carry(cr));
initial
begin
$dumpfile("add_8.vcd");
$dumpvars(0,add_test);
$monitor($time,"A=%h,B=%h,C=%h,cr=%b",A,B,C,cr);
#5 A=8'h57;B=8'h05;
#5 A=8'h12;B=8'hac;
#5 A=8'h52;B=8'haf;
#5 A=8'hc6;B=8'h33;
#5 $finish;
end 
endmodule