Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 5E47A9C1514
	for <lists+qemu-devel@lfdr.de>; Fri,  8 Nov 2024 05:05:25 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1t9GDf-0006qh-9c; Thu, 07 Nov 2024 23:03:35 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <jim.shu@sifive.com>)
 id 1t9GDc-0006qQ-VR
 for qemu-devel@nongnu.org; Thu, 07 Nov 2024 23:03:33 -0500
Received: from mail-ej1-x633.google.com ([2a00:1450:4864:20::633])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <jim.shu@sifive.com>)
 id 1t9GDa-00049p-1V
 for qemu-devel@nongnu.org; Thu, 07 Nov 2024 23:03:32 -0500
Received: by mail-ej1-x633.google.com with SMTP id
 a640c23a62f3a-a9a850270e2so288603566b.0
 for <qemu-devel@nongnu.org>; Thu, 07 Nov 2024 20:03:23 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=sifive.com; s=google; t=1731038602; x=1731643402; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=DfhnRdqKSWqW7rQuvCoWpUJEhHPPQERZ+fm3ZULI6eQ=;
 b=MxGhLHlIyAdtSBC3Slcalfcw96PLWHudKNbRwoznxMXOMcmY0ZwPNPezvCxv1Utcrs
 zkT/jji1HQC/h0lz7TkXhdcIHAxRY+J4ACg+rJytcTqC6qOrdMc0waUiMmnlBVxnzJge
 3Bl9bWIz9OrVCtPje3aZ8y/wjXkXpAGPqiVoYo3ntV8ZNXJD/zKKEXZbzgiC9ATufGEP
 /Hgp+UfZRqdvUmceeG6h3vM0YZqvMFyVc3ZG6Gw1YdBt+u/Rz1Xf9h3LejvONg/SVKaX
 QCQHvXghqaJxAOlSMOU2XXr23udQWHKQdqjsTZAF9gB8yqMFjjcTSKb3bCd2AZyaXW56
 6CNw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1731038602; x=1731643402;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=DfhnRdqKSWqW7rQuvCoWpUJEhHPPQERZ+fm3ZULI6eQ=;
 b=MovZdwtpFj3HdvaBsTiZqbR04r/pv8R4A2SdCAUtYNYY+eCXnRPX5P4Z3mPrZJSrq6
 kDXbv0jaXVXBl28vtFpPIcY06IvS1+QMiIgtaLuBhStNrSTwjKqXumPWqKkA50NZClc6
 cSfP/EosDfWdE/HnuXo5y5muoy/GnGVAeL/u3gkPA94CqOjb/fv3Iz9jXOkF72hX6MWL
 Ox0zA1+mT3JIUigQb9G/xdPdpFnPuXPogk+YowfbG/anF52typkhuPVmhUV8Tyjgycx/
 k+x4WhSkfcHgdOh+JqlJOSor1k1uyIeB2ZkUuzVm1aApwgL1AVvTnMwPmLtno+uqdf+y
 O3Gg==
X-Gm-Message-State: AOJu0YxkFvJeg9Ln07l8AJWYzOMiJbRN/UceUu9eobhPhMHqf8hwWlIc
 o+5St5ODaVFusgkZdxasAt6L0qgEEUOE6I+Ll8PsuPZdBrYDjQr4WRxGg3pBsXvsHWnJc28FQmC
 8YR8/4t7nDwHDePrCu02+AWrMJIM8Sxwvv2TiwA==
X-Google-Smtp-Source: AGHT+IHf22yB9FCSCtG89saQhI3Vhe6jB+A5cqhPTmrmYwJ7jA8iT5ZbVvAnLTgrQvE+PUgedTVdkVgVreV7/TGMD5E=
X-Received: by 2002:a17:907:9816:b0:a9e:b471:8008 with SMTP id
 a640c23a62f3a-a9eeff385ebmr106564566b.34.1731038601721; Thu, 07 Nov 2024
 20:03:21 -0800 (PST)
MIME-Version: 1.0
References: <20241107063133.28339-1-jim.shu@sifive.com>
 <20241107063133.28339-3-jim.shu@sifive.com>
 <916243a7-1604-450e-98ba-6bd59cef5afe@ventanamicro.com>
In-Reply-To: <916243a7-1604-450e-98ba-6bd59cef5afe@ventanamicro.com>
From: Jim Shu <jim.shu@sifive.com>
Date: Fri, 8 Nov 2024 12:03:10 +0800
Message-ID: <CALw707rNWO_EhKZ05r-YTh1_p96x0pmNNsH608FqenUKCaZW0Q@mail.gmail.com>
Subject: Re: [PATCH v2 2/3] hw/riscv: Add a new struct RISCVBootInfo
To: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org, 
 Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>, 
 Bin Meng <bmeng.cn@gmail.com>, Weiwei Li <liwei1518@gmail.com>, 
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::633;
 envelope-from=jim.shu@sifive.com; helo=mail-ej1-x633.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Fri, Nov 8, 2024 at 5:33=E2=80=AFAM Daniel Henrique Barboza
<dbarboza@ventanamicro.com> wrote:
>
>
>
> On 11/7/24 3:31 AM, Jim Shu wrote:
> > Add a new struct RISCVBootInfo to sync boot information between multipl=
e
> > boot functions.
> >
> > Signed-off-by: Jim Shu <jim.shu@sifive.com>
> > ---
> >   hw/riscv/boot.c                    | 66 ++++++++++++++++++-----------=
-
> >   hw/riscv/microchip_pfsoc.c         | 11 ++---
> >   hw/riscv/opentitan.c               |  4 +-
> >   hw/riscv/sifive_e.c                |  4 +-
> >   hw/riscv/sifive_u.c                | 12 +++---
> >   hw/riscv/spike.c                   | 12 +++---
> >   hw/riscv/virt.c                    | 13 +++---
> >   include/hw/riscv/boot.h            | 25 +++++++----
> >   include/hw/riscv/microchip_pfsoc.h |  2 +
> >   include/hw/riscv/opentitan.h       |  2 +
> >   include/hw/riscv/sifive_e.h        |  2 +
> >   include/hw/riscv/sifive_u.h        |  2 +
> >   include/hw/riscv/spike.h           |  2 +
> >   include/hw/riscv/virt.h            |  2 +
> >   14 files changed, 97 insertions(+), 62 deletions(-)
> >
> > diff --git a/hw/riscv/boot.c b/hw/riscv/boot.c
> > index 4e4e106a2b..e5bd54bd73 100644
> > --- a/hw/riscv/boot.c
> > +++ b/hw/riscv/boot.c
> > @@ -67,9 +67,16 @@ char *riscv_plic_hart_config_string(int hart_count)
> >       return g_strjoinv(",", (char **)vals);
> >   }
> >
> > -target_ulong riscv_calc_kernel_start_addr(RISCVHartArrayState *harts,
> > +void riscv_boot_info_init(RISCVBootInfo *info, RISCVHartArrayState *ha=
rts)
> > +{
> > +    info->kernel_size =3D 0;
> > +    info->initrd_size =3D 0;
> > +    info->is_32bit =3D riscv_is_32bit(harts);
> > +}
> > +
> > +target_ulong riscv_calc_kernel_start_addr(RISCVBootInfo *info,
> >                                             target_ulong firmware_end_a=
ddr) {
> > -    if (riscv_is_32bit(harts)) {
> > +    if (info->is_32bit) {
> >           return QEMU_ALIGN_UP(firmware_end_addr, 4 * MiB);
> >       } else {
> >           return QEMU_ALIGN_UP(firmware_end_addr, 2 * MiB);
> > @@ -175,7 +182,7 @@ target_ulong riscv_load_firmware(const char *firmwa=
re_filename,
> >       exit(1);
> >   }
> >
> > -static void riscv_load_initrd(MachineState *machine, uint64_t kernel_e=
ntry)
> > +static void riscv_load_initrd(MachineState *machine, RISCVBootInfo *in=
fo)
> >   {
> >       const char *filename =3D machine->initrd_filename;
> >       uint64_t mem_size =3D machine->ram_size;
> > @@ -196,7 +203,7 @@ static void riscv_load_initrd(MachineState *machine=
, uint64_t kernel_entry)
> >        * halfway into RAM, and for boards with 1GB of RAM or more we pu=
t
> >        * the initrd at 512MB.
> >        */
> > -    start =3D kernel_entry + MIN(mem_size / 2, 512 * MiB);
> > +    start =3D info->image_low_addr + MIN(mem_size / 2, 512 * MiB);
> >
> >       size =3D load_ramdisk(filename, start, mem_size - start);
> >       if (size =3D=3D -1) {
> > @@ -215,14 +222,14 @@ static void riscv_load_initrd(MachineState *machi=
ne, uint64_t kernel_entry)
> >       }
> >   }
> >
> > -target_ulong riscv_load_kernel(MachineState *machine,
> > -                               RISCVHartArrayState *harts,
> > -                               target_ulong kernel_start_addr,
> > -                               bool load_initrd,
> > -                               symbol_fn_t sym_cb)
> > +void riscv_load_kernel(MachineState *machine,
> > +                       RISCVBootInfo *info,
> > +                       target_ulong kernel_start_addr,
> > +                       bool load_initrd,
> > +                       symbol_fn_t sym_cb)
> >   {
> >       const char *kernel_filename =3D machine->kernel_filename;
> > -    uint64_t kernel_load_base, kernel_entry;
> > +    ssize_t kernel_size;
> >       void *fdt =3D machine->fdt;
> >
> >       g_assert(kernel_filename !=3D NULL);
> > @@ -234,21 +241,28 @@ target_ulong riscv_load_kernel(MachineState *mach=
ine,
> >        * the (expected) load address load address. This allows kernels =
to have
> >        * separate SBI and ELF entry points (used by FreeBSD, for exampl=
e).
> >        */
> > -    if (load_elf_ram_sym(kernel_filename, NULL, NULL, NULL,
> > -                         NULL, &kernel_load_base, NULL, NULL, 0,
> > -                         EM_RISCV, 1, 0, NULL, true, sym_cb) > 0) {
> > -        kernel_entry =3D kernel_load_base;
> > +    kernel_size =3D load_elf_ram_sym(kernel_filename, NULL, NULL, NULL=
, NULL,
> > +                                   &info->image_low_addr, &info->image=
_high_addr,
> > +                                   NULL, 0, EM_RISCV, 1, 0, NULL, true=
, sym_cb);
> > +    if (kernel_size > 0) {
> > +        info->kernel_size =3D kernel_size;
> >           goto out;
> >       }
> >
> > -    if (load_uimage_as(kernel_filename, &kernel_entry, NULL, NULL,
> > -                       NULL, NULL, NULL) > 0) {
> > +    kernel_size =3D load_uimage_as(kernel_filename, &info->image_low_a=
ddr,
> > +                                 NULL, NULL, NULL, NULL, NULL);
> > +    if (kernel_size > 0) {
> > +        info->kernel_size =3D kernel_size;
> > +        info->image_high_addr =3D info->image_low_addr + kernel_size;
> >           goto out;
> >       }
> >
> > -    if (load_image_targphys_as(kernel_filename, kernel_start_addr,
> > -                               current_machine->ram_size, NULL) > 0) {
> > -        kernel_entry =3D kernel_start_addr;
> > +    kernel_size =3D load_image_targphys_as(kernel_filename, kernel_sta=
rt_addr,
> > +                                         current_machine->ram_size, NU=
LL);
> > +    if (kernel_size > 0) {
> > +        info->kernel_size =3D kernel_size;
> > +        info->image_low_addr =3D kernel_start_addr;
> > +        info->image_high_addr =3D info->image_low_addr + kernel_size;
> >           goto out;
> >       }
> >
> > @@ -257,23 +271,21 @@ target_ulong riscv_load_kernel(MachineState *mach=
ine,
> >
> >   out:
> >       /*
> > -     * For 32 bit CPUs 'kernel_entry' can be sign-extended by
> > +     * For 32 bit CPUs 'image_low_addr' can be sign-extended by
> >        * load_elf_ram_sym().
> >        */
> > -    if (riscv_is_32bit(harts)) {
> > -        kernel_entry =3D extract64(kernel_entry, 0, 32);
> > +    if (info->is_32bit) {
> > +        info->image_low_addr =3D extract64(info->image_low_addr, 0, 32=
);
> >       }
> >
> >       if (load_initrd && machine->initrd_filename) {
> > -        riscv_load_initrd(machine, kernel_entry);
> > +        riscv_load_initrd(machine, info);
> >       }
> >
> >       if (fdt && machine->kernel_cmdline && *machine->kernel_cmdline) {
> >           qemu_fdt_setprop_string(fdt, "/chosen", "bootargs",
> >                                   machine->kernel_cmdline);
> >       }
> > -
> > -    return kernel_entry;
> >   }
> >
> >   /*
> > @@ -293,7 +305,7 @@ out:
> >    * The FDT is fdt_packed() during the calculation.
> >    */
> >   uint64_t riscv_compute_fdt_addr(hwaddr dram_base, hwaddr dram_size,
> > -                                MachineState *ms, RISCVHartArrayState =
*harts)
> > +                                MachineState *ms, RISCVBootInfo *info)
> >   {
> >       int ret =3D fdt_pack(ms->fdt);
> >       hwaddr dram_end, temp;
> > @@ -321,7 +333,7 @@ uint64_t riscv_compute_fdt_addr(hwaddr dram_base, h=
waddr dram_size,
> >        * Thus, put it at an 2MB aligned address that less than fdt size=
 from the
> >        * end of dram or 3GB whichever is lesser.
> >        */
> > -    if (!riscv_is_32bit(harts)) {
> > +    if (!info->is_32bit) {
> >           temp =3D dram_end;
> >       } else {
> >           temp =3D (dram_base < 3072 * MiB) ? MIN(dram_end, 3072 * MiB)=
 : dram_end;
> > diff --git a/hw/riscv/microchip_pfsoc.c b/hw/riscv/microchip_pfsoc.c
> > index ba8b0a2c26..1fade7988a 100644
> > --- a/hw/riscv/microchip_pfsoc.c
> > +++ b/hw/riscv/microchip_pfsoc.c
> > @@ -46,7 +46,6 @@
> >   #include "hw/cpu/cluster.h"
> >   #include "target/riscv/cpu.h"
> >   #include "hw/misc/unimp.h"
> > -#include "hw/riscv/boot.h"
> >   #include "hw/riscv/riscv_hart.h"
> >   #include "hw/riscv/microchip_pfsoc.h"
> >   #include "hw/intc/riscv_aclint.h"
> > @@ -615,17 +614,19 @@ static void microchip_icicle_kit_machine_init(Mac=
hineState *machine)
> >       firmware_end_addr =3D riscv_find_and_load_firmware(machine, firmw=
are_name,
> >                                                        &firmware_load_a=
ddr, NULL);
> >
> > +    riscv_boot_info_init(&s->soc.boot_info, &s->soc.u_cpus);
> >       if (kernel_as_payload) {
> > -        kernel_start_addr =3D riscv_calc_kernel_start_addr(&s->soc.u_c=
pus,
> > +        kernel_start_addr =3D riscv_calc_kernel_start_addr(&s->soc.boo=
t_info,
> >                                                            firmware_end=
_addr);
> >
> > -        kernel_entry =3D riscv_load_kernel(machine, &s->soc.u_cpus,
> > -                                         kernel_start_addr, true, NULL=
);
> > +        riscv_load_kernel(machine, &s->soc.boot_info, kernel_start_add=
r,
> > +                          true, NULL);
> > +        kernel_entry =3D s->soc.boot_info.image_low_addr;
> >
> >           /* Compute the fdt load address in dram */
> >           fdt_load_addr =3D riscv_compute_fdt_addr(memmap[MICROCHIP_PFS=
OC_DRAM_LO].base,
> >                                                  memmap[MICROCHIP_PFSOC=
_DRAM_LO].size,
> > -                                               machine, &s->soc.u_cpus=
);
> > +                                               machine, &s->soc.boot_i=
nfo);
> >           riscv_load_fdt(fdt_load_addr, machine->fdt);
>
> I don't think we need to add a 'boot_info' in each machine state since th=
is is a struct
> that only the boot process cares about. You can create a local RISCBootIn=
fo boot_info
> and use it.
>
> Same thing with the other machines. Thanks,
>
> Daniel

OK. I will fix it in v3 patches!

>
>
> >
> >           /* Load the reset vector */
> > diff --git a/hw/riscv/opentitan.c b/hw/riscv/opentitan.c
> > index e2830e9dc2..8478807f09 100644
> > --- a/hw/riscv/opentitan.c
> > +++ b/hw/riscv/opentitan.c
> > @@ -25,7 +25,6 @@
> >   #include "qemu/error-report.h"
> >   #include "hw/boards.h"
> >   #include "hw/misc/unimp.h"
> > -#include "hw/riscv/boot.h"
> >   #include "qemu/units.h"
> >   #include "sysemu/sysemu.h"
> >
> > @@ -102,8 +101,9 @@ static void opentitan_machine_init(MachineState *ma=
chine)
> >           riscv_load_firmware(machine->firmware, &firmware_load_addr, N=
ULL);
> >       }
> >
> > +    riscv_boot_info_init(&s->soc.boot_info, &s->soc.cpus);
> >       if (machine->kernel_filename) {
> > -        riscv_load_kernel(machine, &s->soc.cpus,
> > +        riscv_load_kernel(machine, &s->soc.boot_info,
> >                             memmap[IBEX_DEV_RAM].base,
> >                             false, NULL);
> >       }
> > diff --git a/hw/riscv/sifive_e.c b/hw/riscv/sifive_e.c
> > index 5a1959f2a9..fbc330ef51 100644
> > --- a/hw/riscv/sifive_e.c
> > +++ b/hw/riscv/sifive_e.c
> > @@ -39,7 +39,6 @@
> >   #include "target/riscv/cpu.h"
> >   #include "hw/riscv/riscv_hart.h"
> >   #include "hw/riscv/sifive_e.h"
> > -#include "hw/riscv/boot.h"
> >   #include "hw/char/sifive_uart.h"
> >   #include "hw/intc/riscv_aclint.h"
> >   #include "hw/intc/sifive_plic.h"
> > @@ -113,8 +112,9 @@ static void sifive_e_machine_init(MachineState *mac=
hine)
> >       rom_add_blob_fixed_as("mrom.reset", reset_vec, sizeof(reset_vec),
> >                             memmap[SIFIVE_E_DEV_MROM].base, &address_sp=
ace_memory);
> >
> > +    riscv_boot_info_init(&s->soc.boot_info, &s->soc.cpus);
> >       if (machine->kernel_filename) {
> > -        riscv_load_kernel(machine, &s->soc.cpus,
> > +        riscv_load_kernel(machine, &s->soc.boot_info,
> >                             memmap[SIFIVE_E_DEV_DTIM].base,
> >                             false, NULL);
> >       }
> > diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c
> > index 05467e833a..c7fe2eaba0 100644
> > --- a/hw/riscv/sifive_u.c
> > +++ b/hw/riscv/sifive_u.c
> > @@ -50,7 +50,6 @@
> >   #include "target/riscv/cpu.h"
> >   #include "hw/riscv/riscv_hart.h"
> >   #include "hw/riscv/sifive_u.h"
> > -#include "hw/riscv/boot.h"
> >   #include "hw/char/sifive_uart.h"
> >   #include "hw/intc/riscv_aclint.h"
> >   #include "hw/intc/sifive_plic.h"
> > @@ -590,12 +589,13 @@ static void sifive_u_machine_init(MachineState *m=
achine)
> >       firmware_end_addr =3D riscv_find_and_load_firmware(machine, firmw=
are_name,
> >                                                        &start_addr, NUL=
L);
> >
> > +    riscv_boot_info_init(&s->soc.boot_info, &s->soc.u_cpus);
> >       if (machine->kernel_filename) {
> > -        kernel_start_addr =3D riscv_calc_kernel_start_addr(&s->soc.u_c=
pus,
> > +        kernel_start_addr =3D riscv_calc_kernel_start_addr(&s->soc.boo=
t_info,
> >                                                            firmware_end=
_addr);
> > -
> > -        kernel_entry =3D riscv_load_kernel(machine, &s->soc.u_cpus,
> > -                                         kernel_start_addr, true, NULL=
);
> > +        riscv_load_kernel(machine, &s->soc.boot_info, kernel_start_add=
r,
> > +                          true, NULL);
> > +        kernel_entry =3D s->soc.boot_info.image_low_addr;
> >       } else {
> >          /*
> >           * If dynamic firmware is used, it doesn't know where is the n=
ext mode
> > @@ -606,7 +606,7 @@ static void sifive_u_machine_init(MachineState *mac=
hine)
> >
> >       fdt_load_addr =3D riscv_compute_fdt_addr(memmap[SIFIVE_U_DEV_DRAM=
].base,
> >                                              memmap[SIFIVE_U_DEV_DRAM].=
size,
> > -                                           machine, &s->soc.u_cpus);
> > +                                           machine, &s->soc.boot_info)=
;
> >       riscv_load_fdt(fdt_load_addr, machine->fdt);
> >
> >       if (!riscv_is_32bit(&s->soc.u_cpus)) {
> > diff --git a/hw/riscv/spike.c b/hw/riscv/spike.c
> > index acd7ab1ae1..9bd4c23c53 100644
> > --- a/hw/riscv/spike.c
> > +++ b/hw/riscv/spike.c
> > @@ -31,7 +31,6 @@
> >   #include "target/riscv/cpu.h"
> >   #include "hw/riscv/riscv_hart.h"
> >   #include "hw/riscv/spike.h"
> > -#include "hw/riscv/boot.h"
> >   #include "hw/riscv/numa.h"
> >   #include "hw/char/riscv_htif.h"
> >   #include "hw/intc/riscv_aclint.h"
> > @@ -300,13 +299,14 @@ static void spike_board_init(MachineState *machin=
e)
> >       create_fdt(s, memmap, riscv_is_32bit(&s->soc[0]), htif_custom_bas=
e);
> >
> >       /* Load kernel */
> > +    riscv_boot_info_init(&s->boot_info, &s->soc[0]);
> >       if (machine->kernel_filename) {
> > -        kernel_start_addr =3D riscv_calc_kernel_start_addr(&s->soc[0],
> > +        kernel_start_addr =3D riscv_calc_kernel_start_addr(&s->boot_in=
fo,
> >                                                            firmware_end=
_addr);
> >
> > -        kernel_entry =3D riscv_load_kernel(machine, &s->soc[0],
> > -                                         kernel_start_addr,
> > -                                         true, htif_symbol_callback);
> > +        riscv_load_kernel(machine, &s->boot_info, kernel_start_addr,
> > +                          true, htif_symbol_callback);
> > +        kernel_entry =3D s->boot_info.image_low_addr;
> >       } else {
> >          /*
> >           * If dynamic firmware is used, it doesn't know where is the n=
ext mode
> > @@ -317,7 +317,7 @@ static void spike_board_init(MachineState *machine)
> >
> >       fdt_load_addr =3D riscv_compute_fdt_addr(memmap[SPIKE_DRAM].base,
> >                                              memmap[SPIKE_DRAM].size,
> > -                                           machine, &s->soc[0]);
> > +                                           machine, &s->boot_info);
> >       riscv_load_fdt(fdt_load_addr, machine->fdt);
> >
> >       /* load the reset vector */
> > diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c
> > index 761bce3304..40d2f8f8de 100644
> > --- a/hw/riscv/virt.c
> > +++ b/hw/riscv/virt.c
> > @@ -34,7 +34,6 @@
> >   #include "hw/riscv/riscv_hart.h"
> >   #include "hw/riscv/iommu.h"
> >   #include "hw/riscv/virt.h"
> > -#include "hw/riscv/boot.h"
> >   #include "hw/riscv/numa.h"
> >   #include "kvm/kvm_riscv.h"
> >   #include "hw/firmware/smbios.h"
> > @@ -1414,17 +1413,19 @@ static void virt_machine_done(Notifier *notifie=
r, void *data)
> >           }
> >       }
> >
> > +    riscv_boot_info_init(&s->boot_info, &s->soc[0]);
> > +
> >       if (machine->kernel_filename && !kernel_entry) {
> > -        kernel_start_addr =3D riscv_calc_kernel_start_addr(&s->soc[0],
> > +        kernel_start_addr =3D riscv_calc_kernel_start_addr(&s->boot_in=
fo,
> >                                                            firmware_end=
_addr);
> > -
> > -        kernel_entry =3D riscv_load_kernel(machine, &s->soc[0],
> > -                                         kernel_start_addr, true, NULL=
);
> > +        riscv_load_kernel(machine, &s->boot_info, kernel_start_addr,
> > +                          true, NULL);
> > +        kernel_entry =3D s->boot_info.image_low_addr;
> >       }
> >
> >       fdt_load_addr =3D riscv_compute_fdt_addr(memmap[VIRT_DRAM].base,
> >                                              memmap[VIRT_DRAM].size,
> > -                                           machine, &s->soc[0]);
> > +                                           machine, &s->boot_info);
> >       riscv_load_fdt(fdt_load_addr, machine->fdt);
> >
> >       /* load the reset vector */
> > diff --git a/include/hw/riscv/boot.h b/include/hw/riscv/boot.h
> > index 34a80c5ff4..719ee1fe5f 100644
> > --- a/include/hw/riscv/boot.h
> > +++ b/include/hw/riscv/boot.h
> > @@ -27,11 +27,20 @@
> >   #define RISCV32_BIOS_BIN    "opensbi-riscv32-generic-fw_dynamic.bin"
> >   #define RISCV64_BIOS_BIN    "opensbi-riscv64-generic-fw_dynamic.bin"
> >
> > +typedef struct RISCVBootInfo {
> > +    ssize_t kernel_size;
> > +    uint64_t image_low_addr;
> > +    uint64_t image_high_addr;
> > +
> > +    bool is_32bit;
> > +} RISCVBootInfo;
> > +
> >   bool riscv_is_32bit(RISCVHartArrayState *harts);
> >
> >   char *riscv_plic_hart_config_string(int hart_count);
> >
> > -target_ulong riscv_calc_kernel_start_addr(RISCVHartArrayState *harts,
> > +void riscv_boot_info_init(RISCVBootInfo *info, RISCVHartArrayState *ha=
rts);
> > +target_ulong riscv_calc_kernel_start_addr(RISCVBootInfo *info,
> >                                             target_ulong firmware_end_a=
ddr);
> >   target_ulong riscv_find_and_load_firmware(MachineState *machine,
> >                                             const char *default_machine=
_firmware,
> > @@ -43,13 +52,13 @@ char *riscv_find_firmware(const char *firmware_file=
name,
> >   target_ulong riscv_load_firmware(const char *firmware_filename,
> >                                    hwaddr *firmware_load_addr,
> >                                    symbol_fn_t sym_cb);
> > -target_ulong riscv_load_kernel(MachineState *machine,
> > -                               RISCVHartArrayState *harts,
> > -                               target_ulong firmware_end_addr,
> > -                               bool load_initrd,
> > -                               symbol_fn_t sym_cb);
> > -uint64_t riscv_compute_fdt_addr(hwaddr dram_start, uint64_t dram_size,
> > -                                MachineState *ms, RISCVHartArrayState =
*harts);
> > +void riscv_load_kernel(MachineState *machine,
> > +                       RISCVBootInfo *info,
> > +                       target_ulong kernel_start_addr,
> > +                       bool load_initrd,
> > +                       symbol_fn_t sym_cb);
> > +uint64_t riscv_compute_fdt_addr(hwaddr dram_base, hwaddr dram_size,
> > +                                MachineState *ms, RISCVBootInfo *info)=
;
> >   void riscv_load_fdt(hwaddr fdt_addr, void *fdt);
> >   void riscv_setup_rom_reset_vec(MachineState *machine, RISCVHartArrayS=
tate *harts,
> >                                  hwaddr saddr,
> > diff --git a/include/hw/riscv/microchip_pfsoc.h b/include/hw/riscv/micr=
ochip_pfsoc.h
> > index daef086da6..2b774ff977 100644
> > --- a/include/hw/riscv/microchip_pfsoc.h
> > +++ b/include/hw/riscv/microchip_pfsoc.h
> > @@ -32,6 +32,7 @@
> >   #include "hw/net/cadence_gem.h"
> >   #include "hw/sd/cadence_sdhci.h"
> >   #include "hw/riscv/riscv_hart.h"
> > +#include "hw/riscv/boot.h"
> >
> >   typedef struct MicrochipPFSoCState {
> >       /*< private >*/
> > @@ -56,6 +57,7 @@ typedef struct MicrochipPFSoCState {
> >       CadenceGEMState gem0;
> >       CadenceGEMState gem1;
> >       CadenceSDHCIState sdhci;
> > +    RISCVBootInfo boot_info;
> >   } MicrochipPFSoCState;
> >
> >   #define TYPE_MICROCHIP_PFSOC    "microchip.pfsoc"
> > diff --git a/include/hw/riscv/opentitan.h b/include/hw/riscv/opentitan.=
h
> > index 609473d07b..f9bc4b2f82 100644
> > --- a/include/hw/riscv/opentitan.h
> > +++ b/include/hw/riscv/opentitan.h
> > @@ -26,6 +26,7 @@
> >   #include "hw/ssi/ibex_spi_host.h"
> >   #include "hw/boards.h"
> >   #include "qom/object.h"
> > +#include "hw/riscv/boot.h"
> >
> >   #define TYPE_RISCV_IBEX_SOC "riscv.lowrisc.ibex.soc"
> >   OBJECT_DECLARE_SIMPLE_TYPE(LowRISCIbexSoCState, RISCV_IBEX_SOC)
> > @@ -46,6 +47,7 @@ struct LowRISCIbexSoCState {
> >       IbexUartState uart;
> >       IbexTimerState timer;
> >       IbexSPIHostState spi_host[OPENTITAN_NUM_SPI_HOSTS];
> > +    RISCVBootInfo boot_info;
> >
> >       uint32_t resetvec;
> >
> > diff --git a/include/hw/riscv/sifive_e.h b/include/hw/riscv/sifive_e.h
> > index 31180a680e..d2b7f16ad1 100644
> > --- a/include/hw/riscv/sifive_e.h
> > +++ b/include/hw/riscv/sifive_e.h
> > @@ -24,6 +24,7 @@
> >   #include "hw/gpio/sifive_gpio.h"
> >   #include "hw/misc/sifive_e_aon.h"
> >   #include "hw/boards.h"
> > +#include "hw/riscv/boot.h"
> >
> >   #define TYPE_RISCV_E_SOC "riscv.sifive.e.soc"
> >   #define RISCV_E_SOC(obj) \
> > @@ -40,6 +41,7 @@ typedef struct SiFiveESoCState {
> >       SIFIVEGPIOState gpio;
> >       MemoryRegion xip_mem;
> >       MemoryRegion mask_rom;
> > +    RISCVBootInfo boot_info;
> >   } SiFiveESoCState;
> >
> >   typedef struct SiFiveEState {
> > diff --git a/include/hw/riscv/sifive_u.h b/include/hw/riscv/sifive_u.h
> > index 0696f85942..2a183df89b 100644
> > --- a/include/hw/riscv/sifive_u.h
> > +++ b/include/hw/riscv/sifive_u.h
> > @@ -30,6 +30,7 @@
> >   #include "hw/misc/sifive_u_prci.h"
> >   #include "hw/ssi/sifive_spi.h"
> >   #include "hw/timer/sifive_pwm.h"
> > +#include "hw/riscv/boot.h"
> >
> >   #define TYPE_RISCV_U_SOC "riscv.sifive.u.soc"
> >   #define RISCV_U_SOC(obj) \
> > @@ -53,6 +54,7 @@ typedef struct SiFiveUSoCState {
> >       SiFiveSPIState spi2;
> >       CadenceGEMState gem;
> >       SiFivePwmState pwm[2];
> > +    RISCVBootInfo boot_info;
> >
> >       uint32_t serial;
> >       char *cpu_type;
> > diff --git a/include/hw/riscv/spike.h b/include/hw/riscv/spike.h
> > index 0c2a223763..f37b7e0381 100644
> > --- a/include/hw/riscv/spike.h
> > +++ b/include/hw/riscv/spike.h
> > @@ -22,6 +22,7 @@
> >   #include "hw/boards.h"
> >   #include "hw/riscv/riscv_hart.h"
> >   #include "hw/sysbus.h"
> > +#include "hw/riscv/boot.h"
> >
> >   #define SPIKE_CPUS_MAX 8
> >   #define SPIKE_SOCKETS_MAX 8
> > @@ -37,6 +38,7 @@ struct SpikeState {
> >
> >       /*< public >*/
> >       RISCVHartArrayState soc[SPIKE_SOCKETS_MAX];
> > +    RISCVBootInfo boot_info;
> >   };
> >
> >   enum {
> > diff --git a/include/hw/riscv/virt.h b/include/hw/riscv/virt.h
> > index c0dc41ff9a..82a485145f 100644
> > --- a/include/hw/riscv/virt.h
> > +++ b/include/hw/riscv/virt.h
> > @@ -24,6 +24,7 @@
> >   #include "hw/sysbus.h"
> >   #include "hw/block/flash.h"
> >   #include "hw/intc/riscv_imsic.h"
> > +#include "hw/riscv/boot.h"
> >
> >   #define VIRT_CPUS_MAX_BITS             9
> >   #define VIRT_CPUS_MAX                  (1 << VIRT_CPUS_MAX_BITS)
> > @@ -52,6 +53,7 @@ struct RISCVVirtState {
> >       DeviceState *irqchip[VIRT_SOCKETS_MAX];
> >       PFlashCFI01 *flash[2];
> >       FWCfgState *fw_cfg;
> > +    RISCVBootInfo boot_info;
> >
> >       int fdt_size;
> >       bool have_aclint;

