<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4840" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4840{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4840{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4840{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4840{left:81px;bottom:998px;letter-spacing:-0.16px;}
#t5_4840{left:138px;bottom:998px;letter-spacing:-0.16px;}
#t6_4840{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_4840{left:440px;bottom:998px;letter-spacing:-0.13px;}
#t8_4840{left:533px;bottom:998px;letter-spacing:-0.12px;}
#t9_4840{left:533px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.75px;}
#ta_4840{left:533px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#tb_4840{left:533px;bottom:943px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#tc_4840{left:533px;bottom:926px;letter-spacing:-0.11px;}
#td_4840{left:533px;bottom:909px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#te_4840{left:533px;bottom:892px;letter-spacing:-0.11px;}
#tf_4840{left:189px;bottom:868px;}
#tg_4840{left:533px;bottom:868px;letter-spacing:-0.12px;}
#th_4840{left:533px;bottom:846px;letter-spacing:-0.11px;}
#ti_4840{left:533px;bottom:830px;letter-spacing:-0.11px;}
#tj_4840{left:533px;bottom:813px;letter-spacing:-0.12px;}
#tk_4840{left:189px;bottom:788px;}
#tl_4840{left:533px;bottom:788px;letter-spacing:-0.13px;}
#tm_4840{left:533px;bottom:767px;letter-spacing:-0.11px;}
#tn_4840{left:533px;bottom:750px;letter-spacing:-0.12px;}
#to_4840{left:189px;bottom:726px;}
#tp_4840{left:533px;bottom:726px;letter-spacing:-0.15px;}
#tq_4840{left:533px;bottom:704px;letter-spacing:-0.11px;}
#tr_4840{left:533px;bottom:687px;letter-spacing:-0.11px;}
#ts_4840{left:189px;bottom:663px;}
#tt_4840{left:533px;bottom:663px;letter-spacing:-0.12px;}
#tu_4840{left:533px;bottom:642px;letter-spacing:-0.11px;word-spacing:-0.67px;}
#tv_4840{left:533px;bottom:625px;letter-spacing:-0.12px;}
#tw_4840{left:189px;bottom:600px;letter-spacing:-0.13px;}
#tx_4840{left:533px;bottom:600px;letter-spacing:-0.13px;}
#ty_4840{left:189px;bottom:576px;letter-spacing:-0.14px;}
#tz_4840{left:533px;bottom:576px;letter-spacing:-0.11px;}
#t10_4840{left:533px;bottom:554px;letter-spacing:-0.11px;}
#t11_4840{left:533px;bottom:538px;letter-spacing:-0.11px;}
#t12_4840{left:533px;bottom:521px;letter-spacing:-0.11px;}
#t13_4840{left:533px;bottom:504px;letter-spacing:-0.11px;}
#t14_4840{left:533px;bottom:487px;letter-spacing:-0.11px;word-spacing:-0.63px;}
#t15_4840{left:533px;bottom:470px;letter-spacing:-0.11px;}
#t16_4840{left:81px;bottom:446px;letter-spacing:-0.17px;}
#t17_4840{left:138px;bottom:446px;letter-spacing:-0.16px;}
#t18_4840{left:189px;bottom:446px;letter-spacing:-0.14px;}
#t19_4840{left:440px;bottom:446px;letter-spacing:-0.14px;}
#t1a_4840{left:533px;bottom:446px;letter-spacing:-0.11px;}
#t1b_4840{left:189px;bottom:422px;}
#t1c_4840{left:533px;bottom:422px;letter-spacing:-0.12px;}
#t1d_4840{left:533px;bottom:400px;letter-spacing:-0.11px;}
#t1e_4840{left:189px;bottom:376px;letter-spacing:-0.13px;}
#t1f_4840{left:533px;bottom:376px;letter-spacing:-0.13px;}
#t1g_4840{left:81px;bottom:351px;letter-spacing:-0.18px;}
#t1h_4840{left:138px;bottom:351px;letter-spacing:-0.17px;}
#t1i_4840{left:188px;bottom:351px;letter-spacing:-0.15px;}
#t1j_4840{left:439px;bottom:351px;letter-spacing:-0.13px;}
#t1k_4840{left:533px;bottom:351px;letter-spacing:-0.13px;}
#t1l_4840{left:189px;bottom:327px;letter-spacing:-0.12px;}
#t1m_4840{left:533px;bottom:327px;letter-spacing:-0.14px;}
#t1n_4840{left:533px;bottom:305px;letter-spacing:-0.1px;word-spacing:-0.6px;}
#t1o_4840{left:533px;bottom:289px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_4840{left:533px;bottom:272px;letter-spacing:-0.14px;}
#t1q_4840{left:533px;bottom:250px;letter-spacing:-0.11px;}
#t1r_4840{left:533px;bottom:234px;letter-spacing:-0.11px;}
#t1s_4840{left:533px;bottom:212px;letter-spacing:-0.09px;}
#t1t_4840{left:533px;bottom:195px;letter-spacing:-0.13px;}
#t1u_4840{left:533px;bottom:179px;letter-spacing:-0.11px;}
#t1v_4840{left:189px;bottom:154px;letter-spacing:-0.13px;}
#t1w_4840{left:533px;bottom:154px;letter-spacing:-0.13px;}
#t1x_4840{left:85px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1y_4840{left:171px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1z_4840{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t20_4840{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t21_4840{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t22_4840{left:461px;bottom:1046px;letter-spacing:-0.14px;}
#t23_4840{left:643px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t24_4840{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t25_4840{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4840{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4840{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4840{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4840{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4840{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4840" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4840Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4840" style="-webkit-user-select: none;"><object width="935" height="1210" data="4840/4840.svg" type="image/svg+xml" id="pdf4840" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4840" class="t s1_4840">2-318 </span><span id="t2_4840" class="t s1_4840">Vol. 4 </span>
<span id="t3_4840" class="t s2_4840">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4840" class="t s3_4840">3F2H </span><span id="t5_4840" class="t s3_4840">1010 </span><span id="t6_4840" class="t s3_4840">MSR_PEBS_DATA_CFG </span><span id="t7_4840" class="t s3_4840">Thread </span><span id="t8_4840" class="t s3_4840">PEBS Data Configuration (R/W) </span>
<span id="t9_4840" class="t s3_4840">Provides software the capability to select data groups </span>
<span id="ta_4840" class="t s3_4840">of interest and thus reduce the record size in memory </span>
<span id="tb_4840" class="t s3_4840">and record generation latency. Hence, a PEBS record's </span>
<span id="tc_4840" class="t s3_4840">size and layout vary based on the selected groups. </span>
<span id="td_4840" class="t s3_4840">The MSR also allows software to select LBR depth for </span>
<span id="te_4840" class="t s3_4840">branch data records. </span>
<span id="tf_4840" class="t s3_4840">0 </span><span id="tg_4840" class="t s3_4840">Memory Info. </span>
<span id="th_4840" class="t s3_4840">Setting this bit will capture memory information such </span>
<span id="ti_4840" class="t s3_4840">as the linear address, data source and latency of the </span>
<span id="tj_4840" class="t s3_4840">memory access in the PEBS record. </span>
<span id="tk_4840" class="t s3_4840">1 </span><span id="tl_4840" class="t s3_4840">GPRs. </span>
<span id="tm_4840" class="t s3_4840">Setting this bit will capture the contents of the </span>
<span id="tn_4840" class="t s3_4840">General Purpose registers in the PEBS record. </span>
<span id="to_4840" class="t s3_4840">2 </span><span id="tp_4840" class="t s3_4840">XMMs. </span>
<span id="tq_4840" class="t s3_4840">Setting this bit will capture the contents of the XMM </span>
<span id="tr_4840" class="t s3_4840">registers in the PEBS record. </span>
<span id="ts_4840" class="t s3_4840">3 </span><span id="tt_4840" class="t s3_4840">LBRs. </span>
<span id="tu_4840" class="t s3_4840">Setting this bit will capture LBR TO, FROM, and INFO in </span>
<span id="tv_4840" class="t s3_4840">the PEBS record. </span>
<span id="tw_4840" class="t s3_4840">23:4 </span><span id="tx_4840" class="t s3_4840">Reserved. </span>
<span id="ty_4840" class="t s3_4840">31:24 </span><span id="tz_4840" class="t s3_4840">LBR Entries. </span>
<span id="t10_4840" class="t s3_4840">Set the field to the desired number of entries - 1. For </span>
<span id="t11_4840" class="t s3_4840">example, if the LBR_entries field is 0, a single entry </span>
<span id="t12_4840" class="t s3_4840">will be included in the record. To include 32 LBR </span>
<span id="t13_4840" class="t s3_4840">entries, set the LBR_entries field to 31 (0x1F). To </span>
<span id="t14_4840" class="t s3_4840">ensure all PEBS records are 16-byte aligned, software </span>
<span id="t15_4840" class="t s3_4840">can use LBR_entries that is multiple of 3. </span>
<span id="t16_4840" class="t s3_4840">541H </span><span id="t17_4840" class="t s3_4840">1345 </span><span id="t18_4840" class="t s3_4840">MSR_CORE_UARCH_CTL </span><span id="t19_4840" class="t s3_4840">Core </span><span id="t1a_4840" class="t s3_4840">Core Microarchitecture Control MSR (R/W) </span>
<span id="t1b_4840" class="t s3_4840">0 </span><span id="t1c_4840" class="t s3_4840">L1 Scrubbing Enable </span>
<span id="t1d_4840" class="t s3_4840">When set to 1, enable L1 scrubbing. </span>
<span id="t1e_4840" class="t s3_4840">31:1 </span><span id="t1f_4840" class="t s3_4840">Reserved. </span>
<span id="t1g_4840" class="t s3_4840">657H </span><span id="t1h_4840" class="t s3_4840">1623 </span><span id="t1i_4840" class="t s3_4840">MSR_FAST_UNCORE_MSRS_CTL </span><span id="t1j_4840" class="t s3_4840">Thread </span><span id="t1k_4840" class="t s3_4840">Fast WRMSR/RDMSR Control MSR (R/W) </span>
<span id="t1l_4840" class="t s3_4840">3:0 </span><span id="t1m_4840" class="t s3_4840">FAST_ACCESS_ENABLE: </span>
<span id="t1n_4840" class="t s3_4840">Bit 0: When set to '1', provides a hint for the hardware </span>
<span id="t1o_4840" class="t s3_4840">to enable fast access mode for the </span>
<span id="t1p_4840" class="t s3_4840">IA32_HWP_REQUEST MSR. </span>
<span id="t1q_4840" class="t s3_4840">This bit is sticky and is cleaned by the hardware only </span>
<span id="t1r_4840" class="t s3_4840">during reset time. </span>
<span id="t1s_4840" class="t s3_4840">This bit is valid only if </span>
<span id="t1t_4840" class="t s3_4840">FAST_UNCORE_MSRS_CAPABILITY[0] is set. Setting </span>
<span id="t1u_4840" class="t s3_4840">this bit will cause CPUID[6].EAX[18] to be set. </span>
<span id="t1v_4840" class="t s3_4840">31:4 </span><span id="t1w_4840" class="t s3_4840">Reserved. </span>
<span id="t1x_4840" class="t s4_4840">Table 2-44. </span><span id="t1y_4840" class="t s4_4840">MSRs Supported by 10th Generation Intel® Core™ Processors Based on Ice Lake Microarchitecture </span>
<span id="t1z_4840" class="t s5_4840">Register </span>
<span id="t20_4840" class="t s5_4840">Address </span><span id="t21_4840" class="t s5_4840">Register Name / Bit Fields </span><span id="t22_4840" class="t s5_4840">Scope </span><span id="t23_4840" class="t s5_4840">Bit Description </span>
<span id="t24_4840" class="t s5_4840">Hex </span><span id="t25_4840" class="t s5_4840">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
