INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/7_1bitComparator/7_1bitComparator.srcs/sources_1/new/comparator_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/8_comparator_2bit/8_comparator_2bit.srcs/sources_1/new/comparator_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/8_comparator_2bit/8_comparator_2bit.srcs/sim_1/new/comparator_2bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_2bit_tb
