// Seed: 4024110494
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_11;
  assign id_11 = 1;
  assign id_1  = id_11;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output tri0 id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_2,
      id_9,
      id_6,
      id_6,
      id_6,
      id_2,
      id_3,
      id_3
  );
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8 = id_9 ? id_9 : id_2 - id_5;
endmodule
