WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

CPU 0 PAp branch predictor
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1251419 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1251419 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 10631950 heartbeat IPC: 0.9406 cumulative IPC: 0.533 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 29562079 heartbeat IPC: 0.5283 cumulative IPC: 0.5298 (Simulation time: 00 hr 08 min 45 sec)
Simulation finished CPU 0 instructions: 20000001 cycles: 37623302 cumulative IPC: 0.5316 (Simulation time: 00 hr 11 min 31 sec)
Simulation complete CPU 0 instructions: 20000001 cycles: 37623302 cumulative IPC: 0.5316 (Simulation time: 00 hr 11 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/620.omnetpp_s-141B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5316 instructions: 20000001 cycles: 37623302
CPU 0 Branch Prediction Accuracy: 94.61% MPKI: 11.38 Average ROB Occupancy at Mispredict: 71.41
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.846
BRANCH_INDIRECT: 0.364
BRANCH_CONDITIONAL: 8.87
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.862
BRANCH_RETURN: 0.437

LLC TOTAL        ACCESS:     518938 HIT:     216523 MISS:     302415
LLC LOAD         ACCESS:     250705 HIT:      54318 MISS:     196387
LLC RFO          ACCESS:      34766 HIT:      12092 MISS:      22674
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     141438 HIT:     140880 MISS:        558
LLC TRANSLATION  ACCESS:      92029 HIT:       9233 MISS:      82796
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 211.1 cycles
cpu0_DTLB TOTAL        ACCESS:    6126013 HIT:    5549198 MISS:     576815
cpu0_DTLB LOAD         ACCESS:    6126013 HIT:    5549198 MISS:     576815
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 55.96 cycles
cpu0_ITLB TOTAL        ACCESS:    1582432 HIT:    1534376 MISS:      48056
cpu0_ITLB LOAD         ACCESS:    1582432 HIT:    1534376 MISS:      48056
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.978 cycles
cpu0_L1D TOTAL        ACCESS:    8081513 HIT:    7244833 MISS:     836680
cpu0_L1D LOAD         ACCESS:    4283197 HIT:    3715798 MISS:     567399
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    3661050 HIT:    3505071 MISS:     155979
cpu0_L1D TRANSLATION  ACCESS:     137266 HIT:      23964 MISS:     113302
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 88.49 cycles
cpu0_L1I TOTAL        ACCESS:    1738921 HIT:    1723977 MISS:      14944
cpu0_L1I LOAD         ACCESS:    1738921 HIT:    1723977 MISS:      14944
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 15.51 cycles
cpu0_L2C TOTAL        ACCESS:     700320 HIT:     322447 MISS:     377873
cpu0_L2C LOAD         ACCESS:     353546 HIT:     102841 MISS:     250705
cpu0_L2C RFO          ACCESS:      44636 HIT:       9870 MISS:      34766
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     189047 HIT:     188674 MISS:        373
cpu0_L2C TRANSLATION  ACCESS:     113091 HIT:      21062 MISS:      92029
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 189.7 cycles
cpu0_STLB TOTAL        ACCESS:     440484 HIT:     343571 MISS:      96913
cpu0_STLB LOAD         ACCESS:     440484 HIT:     343571 MISS:      96913
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 315.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      28974
  ROW_BUFFER_MISS:     272838
 AVG DBUS CONGESTED CYCLE: 3.899
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      15275
  FULL:      89454
