<profile>

<section name = "Vivado HLS Report for 'fir'" level="0">
<item name = "Date">Mon Jun 14 14:59:44 2021
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">hls1-fir</item>
<item name = "Solution">solution2</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.710</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 167</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 15</column>
<column name="Register">-, -, 72, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc2_fu_105_p2">+, 0, 0, 17, 13, 13</column>
<column name="acc3_fu_159_p2">+, 0, 0, 19, 14, 14</column>
<column name="acc4_fu_201_p2">+, 0, 0, 15, 14, 14</column>
<column name="acc5_fu_229_p2">+, 0, 0, 15, 14, 14</column>
<column name="acc6_fu_278_p2">+, 0, 0, 21, 15, 15</column>
<column name="acc7_fu_306_p2">+, 0, 0, 15, 15, 15</column>
<column name="acc8_fu_322_p2">+, 0, 0, 15, 15, 15</column>
<column name="mul_2_fu_191_p2">+, 0, 0, 13, 11, 11</column>
<column name="mul_1_fu_145_p2">-, 0, 0, 12, 12, 12</column>
<column name="mul_4_fu_261_p2">-, 0, 0, 13, 11, 11</column>
<column name="mul_fu_91_p2">-, 0, 0, 12, 12, 12</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc5_reg_333">14, 0, 14, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="shift_reg_0">8, 0, 8, 0</column>
<column name="shift_reg_1">8, 0, 8, 0</column>
<column name="shift_reg_2">8, 0, 8, 0</column>
<column name="shift_reg_3">8, 0, 8, 0</column>
<column name="shift_reg_4">8, 0, 8, 0</column>
<column name="shift_reg_5">8, 0, 8, 0</column>
<column name="shift_reg_6">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="y">out, 19, ap_vld, y, pointer</column>
<column name="y_ap_vld">out, 1, ap_vld, y, pointer</column>
<column name="x">in, 8, ap_none, x, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.71</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'data', fir.c:63">load, 0.00, 0.00, -, -, -, -, -, -, -, -, &apos;shift_reg_5&apos;, -, -</column>
<column name="'tmp_2', fir.c:65">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'mul', fir.c:65">sub, 1.64, 1.64, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_5', fir.c:66">zext, 0.00, 1.64, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc2', fir.c:66">add, 1.55, 3.19, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_9', fir.c:71">zext, 0.00, 3.19, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc3', fir.c:71">add, 1.68, 4.87, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc4', fir.c:76">add, 0.00, 4.87, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'acc5', fir.c:81">add, 3.84, 8.71, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
