module flops(
    input logic         clk,
    input logic         reset,
    input logic [3:0]   d,
    output logic [3:0]  q
    );

    always_ff @(posedge clk) begin
        if (reset) q <= 4'b0;
        else q <= d;
    end
    
endmodule
