# Compile of radix4Booth.v was successful.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 17:49:38 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
add wave -position end sim:/allMultipliersTb/*
run
# Products[          0] = 1111111111111111111111111111111000000000000000000000000000000101
# Products[          1] = 0000000000000000000000000000001111111111111111111111111111110110
# Products[          2] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          3] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          4] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          5] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          6] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          7] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          8] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          9] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         10] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         11] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         12] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         13] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         14] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         15] = 0000000000000000000000000000000000000000000000000000000000000000
quit -sim
# End time: 17:56:26 on Dec 14,2022, Elapsed time: 0:06:48
# Errors: 0, Warnings: 2
# Compile of radix4Booth.v was successful.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 17:56:42 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
add wave -position end sim:/allMultipliersTb/*
run
# Products[          0] = 0000000000000000000000000000000000000000000000000000000000000101
# Products[          1] = 0000000000000000000000000000001111111111111111111111111111110110
# Products[          2] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          3] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          4] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          5] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          6] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          7] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          8] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          9] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         10] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         11] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         12] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         13] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         14] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         15] = 0000000000000000000000000000000000000000000000000000000000000000
quit -sim
# End time: 17:57:46 on Dec 14,2022, Elapsed time: 0:01:04
# Errors: 0, Warnings: 2
# Compile of radix4Booth.v was successful.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 17:59:04 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
add wave -position end sim:/allMultipliersTb/*
run
# Products[          0] = 0000000000000000000000000000000000000000000000000000000000000101
# Products[          1] = 0000000000000000000000000000000111111111111111111111111111110110
# Products[          2] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          3] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          4] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          5] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          6] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          7] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          8] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          9] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         10] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         11] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         12] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         13] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         14] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         15] = 0000000000000000000000000000000000000000000000000000000000000000
quit -sim
# End time: 18:07:34 on Dec 14,2022, Elapsed time: 0:08:30
# Errors: 0, Warnings: 2
# Compile of radix4Booth.v failed with 6 errors.
# Load canceled
# Compile of radix4Booth.v failed with 6 errors.
# Compile of radix4Booth.v failed with 5 errors.
# Compile of radix4BoothWithRegs.v was successful.
# Compile of allMultipliersTB.v was successful.
# 3 compiles, 1 failed with 5 errors.
# Compile of radix4Booth.v was successful.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 18:11:54 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
add wave -position end sim:/allMultipliersTb/*
run
# Products[          0] = 0000000000000000000000000000000000000000000000000000000000000101
# Products[          1] = 0000000000000000000000000000001111111111111111111111111111110110
# Products[          2] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          3] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          4] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          5] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          6] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          7] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          8] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          9] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         10] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         11] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         12] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         13] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         14] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         15] = 0000000000000000000000000000000000000000000000000000000000000000
# Break key hit
quit -sim
# End time: 18:14:18 on Dec 14,2022, Elapsed time: 0:02:24
# Errors: 0, Warnings: 5
# Compile of radix4Booth.v was successful.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 18:14:37 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
add wave -position end sim:/allMultipliersTb/*
run
# Products[          0] = 0000000000000000000000000000000000000000000000000000000000000101
# Products[          1] = 0000000000000000000000000000000111111111111111111111111111110110
# Products[          2] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          3] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          4] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          5] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          6] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          7] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          8] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          9] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         10] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         11] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         12] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         13] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         14] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         15] = 0000000000000000000000000000000000000000000000000000000000000000
quit -sim
# End time: 18:15:01 on Dec 14,2022, Elapsed time: 0:00:24
# Errors: 0, Warnings: 2
# Compile of radix4Booth.v was successful.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 18:18:10 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
add wave -position end sim:/allMultipliersTb/*
run
# Products[          0] = 0000000000000000000000000000000000000000000000000000000000000101
# Products[          1] = 0000000000000000000000000000000011111111111111111111111111110110
# Products[          2] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          3] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          4] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          5] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          6] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          7] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          8] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          9] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         10] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         11] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         12] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         13] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         14] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         15] = 0000000000000000000000000000000000000000000000000000000000000000
quit -sim
# End time: 18:20:56 on Dec 14,2022, Elapsed time: 0:02:46
# Errors: 0, Warnings: 2
# Compile of radix4Booth.v was successful.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 18:21:08 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
add wave -position end sim:/allMultipliersTb/*
run
# Products[          0] = 0000000000000000000000000000000000000000000000000000000000000101
# Products[          1] = 0000000000000000000000000000000111111111111111111111111111110110
# Products[          2] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          3] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          4] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          5] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          6] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          7] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          8] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          9] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         10] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         11] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         12] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         13] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         14] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         15] = 0000000000000000000000000000000000000000000000000000000000000000
quit -sim
# End time: 18:23:04 on Dec 14,2022, Elapsed time: 0:01:56
# Errors: 0, Warnings: 2
# Compile of radix4Booth.v was successful.
# Compile of radix4Booth.v was successful.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 18:26:08 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
add wave -position end sim:/allMultipliersTb/*
run
# Products[          0] = 0000000000000000000000000000000000000000000000000000000000000101
# Products[          1] = 1111111111111111111111111111111111111111111111111111111111110110
# Products[          2] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          3] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          4] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          5] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          6] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          7] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          8] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          9] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         10] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         11] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         12] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         13] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         14] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         15] = 0000000000000000000000000000000000000000000000000000000000000000
force -freeze sim:/allMultipliersTb/b 11111111111111111111111111111001 0
run
# Products[          0] = 1111111111111111111111111111111111111111111111111111111111111011
# Products[          1] = 0000000000000000000000000000000000000000000000000000000000001010
# Products[          2] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          3] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          4] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          5] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          6] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          7] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          8] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          9] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         10] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         11] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         12] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         13] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         14] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         15] = 0000000000000000000000000000000000000000000000000000000000000000
force -freeze sim:/allMultipliersTb/a 1010 0
force -freeze sim:/allMultipliersTb/b 1101 0
run
# Products[          0] = 0000000000000000000000000000000000000000000000000000000000001010
# Products[          1] = 1111111111111111111111111111111111111111111111111111111111110110
# Products[          2] = 0000000000000000000000000000000000000000000000000000000000001010
# Products[          3] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          4] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          5] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          6] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          7] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          8] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          9] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         10] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         11] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         12] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         13] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         14] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         15] = 0000000000000000000000000000000000000000000000000000000000000000
force -freeze sim:/allMultipliersTb/b 111111111111111111111111111111110 0
run
# Products[          0] = 1111111111111111111111111111111111111111111111111111111111101100
# Products[          1] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          2] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          3] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          4] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          5] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          6] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          7] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          8] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          9] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         10] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         11] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         12] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         13] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         14] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         15] = 0000000000000000000000000000000000000000000000000000000000000000
quit -sim
# End time: 19:14:54 on Dec 14,2022, Elapsed time: 0:48:46
# Errors: 0, Warnings: 3
# Compile of radix4Booth.v failed with 1 errors.
# Compile of radix4Booth.v was successful.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 19:17:23 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
# ** Error: (vsim-3033) Instantiation of 'carrySelectAdder' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 19
#         Searched libraries:
#             F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/work
# Error loading design
# End time: 19:17:23 on Dec 14,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of radix4Booth.v was successful.
# Compile of radix4BoothWithRegs.v was successful.
# Compile of allMultipliersTB.v was successful.
# Compile of carry_select_adder.v failed with 1 errors.
# Compile of carry_select_adder_4bit.v failed with 1 errors.
# Compile of mux2x1.v was successful.
# Compile of mux4x1.v was successful.
# Compile of ripple_adder_with_carry.v failed with 1 errors.
# 8 compiles, 3 failed with 3 errors.
# Compile of radix4Booth.v was successful.
# Compile of radix4BoothWithRegs.v was successful.
# Compile of allMultipliersTB.v was successful.
# Compile of carry_select_adder.v was successful.
# Compile of carry_select_adder_4bit.v was successful.
# Compile of mux2x1.v was successful.
# Compile of mux4x1.v was successful.
# Compile of ripple_adder_with_carry.v was successful.
# Compile of full_adder.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 19:21:27 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
# Loading work.carrySelectAdder
# Loading work.carrySelectAdder4bit
# Loading work.ripple_adder_with_carry
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.full_adder
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'radix4BoothIns'.  Expected 3, found 2.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4BoothWithRegs.v Line: 3
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4BoothWithRegs.v(3): [TFMPC] - Missing connection for port 'carry'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[1]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[1]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[1]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[1]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[1]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(17): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[2]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[2]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[2]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[2]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[2]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(17): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[3]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[3]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[3]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[3]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[3]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(17): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[4]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[4]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[4]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[4]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[4]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(17): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[5]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[5]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[5]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[5]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[5]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(17): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[6]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[6]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[6]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[6]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[6]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(17): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[7]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[7]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[7]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[7]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[7]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(17): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[8]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[8]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[8]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[8]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[8]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(17): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[9]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[9]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[9]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[9]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[9]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(17): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[10]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[10]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[10]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[10]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[10]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(17): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[11]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[11]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[11]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[11]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[11]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(17): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[12]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[12]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[12]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[12]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[12]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(17): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[13]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[13]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[13]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[13]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[13]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(17): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[14]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[14]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[14]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[14]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[14]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(17): [TFMPC] - Missing connection for port 'overflow'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'finalAdder'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/finalAdder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'x'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/finalAdder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'y'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/finalAdder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 19
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/finalAdder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 19
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'sum'. The port definition is at: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/carry_select_adder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/finalAdder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 19
# ** Warning: (vsim-3722) F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v(19): [TFMPC] - Missing connection for port 'overflow'.
# Error loading design
# End time: 19:21:28 on Dec 14,2022, Elapsed time: 0:00:01
# Errors: 15, Warnings: 82
# Compile of radix4Booth.v was successful.
# Compile of radix4BoothWithRegs.v was successful.
# Compile of allMultipliersTB.v was successful.
# Compile of carry_select_adder.v was successful.
# Compile of carry_select_adder_4bit.v was successful.
# Compile of mux2x1.v was successful.
# Compile of mux4x1.v was successful.
# Compile of ripple_adder_with_carry.v was successful.
# Compile of full_adder.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 19:27:03 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
# Loading work.carrySelectAdder
# Loading work.carrySelectAdder4bit
# Loading work.ripple_adder_with_carry
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.full_adder
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[1]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[2]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[3]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[4]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[5]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[6]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[7]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[8]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[9]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[10]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[11]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[12]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[13]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/genblk1[14]/adder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 17
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns/finalAdder File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4Booth.v Line: 19
# Error loading design
# End time: 19:27:04 on Dec 14,2022, Elapsed time: 0:00:01
# Errors: 15, Warnings: 2
# Compile of radix4Booth.v was successful.
# Compile of radix4BoothWithRegs.v was successful.
# Compile of allMultipliersTB.v was successful.
# Compile of carry_select_adder.v was successful.
# Compile of carry_select_adder_4bit.v was successful.
# Compile of mux2x1.v was successful.
# Compile of mux4x1.v was successful.
# Compile of ripple_adder_with_carry.v was successful.
# Compile of full_adder.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 19:30:28 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
# Loading work.carrySelectAdder
# Loading work.carrySelectAdder4bit
# Loading work.ripple_adder_with_carry
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.full_adder
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'result'.
#    Time: 0 ps  Iteration: 0  Instance: /allMultipliersTb/radix4BoothWithRegsInst/radix4BoothIns File: F:/Eng/Third Year/First Term/(VLSI) Computer-Aided Digital and Logic Design/Project/Mini 2/Github/Verilog-Multipliers/radix4BoothWithRegs.v Line: 3
# Error loading design
# End time: 19:30:29 on Dec 14,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of radix4Booth.v was successful.
# Compile of radix4BoothWithRegs.v was successful.
# Compile of allMultipliersTB.v was successful.
# Compile of carry_select_adder.v was successful.
# Compile of carry_select_adder_4bit.v was successful.
# Compile of mux2x1.v was successful.
# Compile of mux4x1.v was successful.
# Compile of ripple_adder_with_carry.v was successful.
# Compile of full_adder.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 19:32:17 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
# Loading work.carrySelectAdder
# Loading work.carrySelectAdder4bit
# Loading work.ripple_adder_with_carry
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.full_adder
add wave -position end sim:/allMultipliersTb/*
run
# Products[          0] = 0000000000000000000000000000000000000000000000000000000000000101
# Products[          1] = 1111111111111111111111111111111111111111111111111111111111110110
# Products[          2] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          3] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          4] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          5] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          6] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          7] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          8] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          9] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         10] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         11] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         12] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         13] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         14] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         15] = 0000000000000000000000000000000000000000000000000000000000000000
run
quit -sim
# End time: 19:45:41 on Dec 14,2022, Elapsed time: 0:13:24
# Errors: 0, Warnings: 2
verror
# Usage: verror [-fmt|-full] [<tool>-<msgNum>|<msgNum>] ...
#        verror [-fmt|-full] [[<tool>-<msgNum>|<msgNum>],[<tool>-<msgNum>|<msgNum>],...]
#        verror [-fmt|-full] [-kind <tool>] -all
#        verror [-kind <tool>] -permissive
#        verror [-kind <tool>] -pedanticerrors
#        verror [-kind <tool>] -suppressibleerrors
#        verror -help
#        verror -version
verror 1136
# 
# vcom Message # 1136:
# The specified name was referenced but was not found. This indicates
# that either the name specified does not exist or is not visible at this
# point in the code.
# 
# Compile of radix4BoothWithRegs.v was successful.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 19:50:08 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
# Loading work.carrySelectAdder
# Loading work.carrySelectAdder4bit
# Loading work.ripple_adder_with_carry
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.full_adder
add wave -position end sim:/allMultipliersTb/*
run
# Products[          0] = 0000000000000000000000000000000000000000000000000000000000000101
# Products[          1] = 1111111111111111111111111111111111111111111111111111111111110110
# Products[          2] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          3] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          4] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          5] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          6] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          7] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          8] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          9] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         10] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         11] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         12] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         13] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         14] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         15] = 0000000000000000000000000000000000000000000000000000000000000000
quit -sim
# End time: 19:50:58 on Dec 14,2022, Elapsed time: 0:00:50
# Errors: 0, Warnings: 2
# Compile of radix4BoothWithRegs.v was successful.
# Compile of radix4Booth.v was successful.
# Compile of radix4BoothWithRegs.v was successful.
# Compile of allMultipliersTB.v was successful.
# Compile of carry_select_adder.v was successful.
# Compile of carry_select_adder_4bit.v was successful.
# Compile of mux2x1.v was successful.
# Compile of mux4x1.v was successful.
# Compile of ripple_adder_with_carry.v was successful.
# Compile of full_adder.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 19:51:50 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
# Loading work.carrySelectAdder
# Loading work.carrySelectAdder4bit
# Loading work.ripple_adder_with_carry
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.full_adder
add wave -position end sim:/allMultipliersTb/*
run
# Products[          0] = 0000000000000000000000000000000000000000000000000000000000000101
# Products[          1] = 1111111111111111111111111111111111111111111111111111111111110110
# Products[          2] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          3] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          4] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          5] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          6] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          7] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          8] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[          9] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         10] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         11] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         12] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         13] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         14] = 0000000000000000000000000000000000000000000000000000000000000000
# Products[         15] = 0000000000000000000000000000000000000000000000000000000000000000
run
quit -sim
# End time: 19:53:21 on Dec 14,2022, Elapsed time: 0:01:31
# Errors: 0, Warnings: 3
# Compile of radix4Booth.v was successful.
# Compile of radix4BoothWithRegs.v was successful.
# Compile of allMultipliersTB.v was successful.
# Compile of carry_select_adder.v was successful.
# Compile of carry_select_adder_4bit.v was successful.
# Compile of mux2x1.v was successful.
# Compile of mux4x1.v was successful.
# Compile of ripple_adder_with_carry.v was successful.
# Compile of full_adder.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 19:53:38 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
# Loading work.carrySelectAdder
# Loading work.carrySelectAdder4bit
# Loading work.ripple_adder_with_carry
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.full_adder
add wave -position end sim:/allMultipliersTb/*
run
quit -sim
# End time: 20:00:44 on Dec 14,2022, Elapsed time: 0:07:06
# Errors: 0, Warnings: 2
# Compile of radix4Booth.v failed with 1 errors.
# Compile of radix4BoothWithRegs.v was successful.
# Compile of allMultipliersTB.v was successful.
# Compile of carry_select_adder.v was successful.
# Compile of carry_select_adder_4bit.v was successful.
# Compile of mux2x1.v was successful.
# Compile of mux4x1.v was successful.
# Compile of ripple_adder_with_carry.v was successful.
# Compile of full_adder.v was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of radix4Booth.v was successful.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 20:18:08 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
# Loading work.carrySelectAdder
# Loading work.carrySelectAdder4bit
# Loading work.ripple_adder_with_carry
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.full_adder
run
# TestCase#1: success
run
# TestCase#2: success
run
# TestCase#3: success
run
# TestCase#4: success
run
# TestCase#5: success
run
# TestCase#6: success
run
# TestCase#7: success
run
# TestCase#8: success
run
run
quit -sim
# End time: 20:18:32 on Dec 14,2022, Elapsed time: 0:00:24
# Errors: 0, Warnings: 3
# Compile of allMultipliersTB.v was successful.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 20:19:43 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
# Loading work.carrySelectAdder
# Loading work.carrySelectAdder4bit
# Loading work.ripple_adder_with_carry
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.full_adder
add wave -position end sim:/allMultipliersTb/*
run -all
# TestCase#1: success
# TestCase#2: success
# TestCase#3: success
# TestCase#4: success
# TestCase#5: success
# TestCase#6: success
# TestCase#7: success
# TestCase#8: success
# Total passed tests:           8 and Total failed tests:           0
quit -sim
# End time: 20:23:01 on Dec 14,2022, Elapsed time: 0:03:18
# Errors: 0, Warnings: 2
# Compile of radix4Booth.v was successful.
# Compile of radix4BoothWithRegs.v was successful.
# Compile of allMultipliersTB.v was successful.
# Compile of carry_select_adder.v was successful.
# Compile of carry_select_adder_4bit.v was successful.
# Compile of mux2x1.v was successful.
# Compile of mux4x1.v was successful.
# Compile of ripple_adder_with_carry.v was successful.
# Compile of full_adder.v was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.allMultipliersTb
# vsim -gui work.allMultipliersTb 
# Start time: 20:23:20 on Dec 14,2022
# Loading work.allMultipliersTb
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
# Loading work.carrySelectAdder
# Loading work.carrySelectAdder4bit
# Loading work.ripple_adder_with_carry
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.full_adder
add wave -position end sim:/allMultipliersTb/*
run -all
# TestCase#1: failed with Input          5, 4294967289, Output radix4Booth:                    Z, Overflow radix4Booth: x
# TestCase#2: failed with Input          2,          3, Output radix4Booth:                    Z, Overflow radix4Booth: x
# TestCase#3: failed with Input 4294967284, 4294967292, Output radix4Booth:                    Z, Overflow radix4Booth: x
# TestCase#4: failed with Input 4294967287,          5, Output radix4Booth:                    Z, Overflow radix4Booth: x
# TestCase#5: failed with Input         11,          0, Output radix4Booth:                    Z, Overflow radix4Booth: x
# TestCase#6: failed with Input         10,          1, Output radix4Booth:                    Z, Overflow radix4Booth: x
# TestCase#7: failed with Input          4,          6, Output radix4Booth:                    Z, Overflow radix4Booth: x
# TestCase#8: failed with Input 4294967295, 4294967289, Output radix4Booth:                    Z, Overflow radix4Booth: x
# Total passed tests:           0 and Total failed tests:           8
# Break key hit
# Simulation stop requested.
quit -sim
# End time: 20:27:45 on Dec 14,2022, Elapsed time: 0:04:25
# Errors: 0, Warnings: 2
# Compile of radix4Booth.v was successful.
# Compile of radix4BoothWithRegs.v was successful.
# Compile of carry_select_adder.v was successful.
# Compile of carry_select_adder_4bit.v was successful.
# Compile of mux2x1.v was successful.
# Compile of mux4x1.v was successful.
# Compile of ripple_adder_with_carry.v was successful.
# Compile of full_adder.v was successful.
# Compile of radix4MultiplierTB.v was successful.
# 9 compiles, 0 failed with no errors.
do radix4MultiplierScript.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:36:14 on Dec 14,2022
# vlog -reportprogress 300 radix4MultiplierTB.v 
# -- Compiling module radix4MultiplierTB
# 
# Top level modules:
# 	radix4MultiplierTB
# End time: 20:36:14 on Dec 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.radix4MultiplierTB 
# Start time: 20:36:14 on Dec 14,2022
# Loading work.radix4MultiplierTB
# Loading work.radix4BoothWithRegs
# Loading work.radix4Booth
# Loading work.carrySelectAdder
# Loading work.carrySelectAdder4bit
# Loading work.ripple_adder_with_carry
# Loading work.mux4x1
# Loading work.mux2x1
# Loading work.full_adder
run
# TestCase#1: success
run
# TestCase#2: success
run
# TestCase#3: success
run
# TestCase#4: success
run
# TestCase#5: success
run
# TestCase#6: success
run
# TestCase#7: success
run
# TestCase#8: success
# Total passed tests:           8 and Total failed tests:           0
run
run
quit -sim
# End time: 20:36:53 on Dec 14,2022, Elapsed time: 0:00:39
# Errors: 0, Warnings: 5
