#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Nov 20 17:18:57 2016
# Process ID: 6516
# Log file: Z:/NTNU/TFE4141/Project/RSA/vivado.log
# Journal file: Z:/NTNU/TFE4141/Project/RSA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/NTNU/TFE4141/Project/RSA/RSA.xpr
launch_simulation
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSACoreTestBench.tcl
restart
run all
restart
run all
save_wave_config {Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg}
close_sim
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSACoreTestBench.tcl
restart
run all
close_sim
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSACoreTestBench.tcl
restart
run 1000 us
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSACoreTestBench.tcl
restart
run 1000 us
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSACoreTestBench.tcl
restart
run 1000 us
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSACoreTestBench.tcl
restart
run 1000 us
restart
run 1000 us
save_wave_config {Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg}
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSACoreTestBench.tcl
restart
run 1000 us
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSACoreTestBench.tcl
restart
run 1000 us
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RSA_Monpro_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
restart
run 1000 us
restart
run 1000 us
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
restart
run 1000 us
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
restart
run 1000 us
save_wave_config {Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg}
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
restart
run 1000 us
save_wave_config {Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg}
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
restart
run 1000 us
add_bp {Z:/NTNU/TFE4141/Project/RSA/RSA.srcs/sources_1/imports/new/u_monpro_controller.vhd} 67
remove_bps -file {Z:/NTNU/TFE4141/Project/RSA/RSA.srcs/sources_1/imports/new/u_monpro_controller.vhd} -line 67
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
restart
run 1000 us
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
restart
run 1000 us
restart
run 1000 us
save_wave_config {Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg}
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
restart
run 1000 us
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
restart
run 1000 us
restart
run 1000 us
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
restart
run 1000 us
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
restart
run 1000 us
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
restart
run 1000 us
close_sim
launch_simulation
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
restart
run 1000 us
close_sim
launch_simulation
open_wave_config Z:/NTNU/TFE4141/Project/RSA/RSACoreTestBench_behav.wcfg
source RSA_Monpro_TB.tcl
restart
run 1000 us
