{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749205522453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749205522456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 06 18:25:19 2025 " "Processing started: Fri Jun 06 18:25:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749205522456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749205522456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rubyjan -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rubyjan -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749205522456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1749205522883 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Main0606.sv(71) " "Verilog HDL warning at Main0606.sv(71): extended using \"x\" or \"z\"" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 71 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1749205530288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/main0606.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/main0606.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/debounce_gpio.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/debounce_gpio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce_GPIO " "Found entity 1: Debounce_GPIO" {  } { { "../main/src/Debounce_GPIO.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Debounce_GPIO.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/de2_115/sevenhexdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/de2_115/sevenhexdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenHexDecoder " "Found entity 1: SevenHexDecoder" {  } { { "../main/src/DE2_115/SevenHexDecoder.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/SevenHexDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/de2_115/fastslow.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/de2_115/fastslow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FastSlow " "Found entity 1: FastSlow" {  } { { "../main/src/DE2_115/FastSlow.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/FastSlow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/de2_115/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/de2_115/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "../main/src/DE2_115/Debounce.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/Debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/de2_115/de2_115.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/de2_115/de2_115.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Merge " "Found entity 1: Merge" {  } { { "../main/src/merge.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/merge.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../main/src/memory.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/memory.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/i2cinitializer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/i2cinitializer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2cInitializer " "Found entity 1: I2cInitializer" {  } { { "../main/src/I2cInitializer.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/I2cInitializer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749205530289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/audplayer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/desktop/dclab gruop11/2025-spring-dclab/final_project/main/src/audplayer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AudPlayer " "Found entity 1: AudPlayer" {  } { { "../main/src/AudPlayer.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/AudPlayer.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Altpll Altpll/synthesis/Altpll.v " "Entity \"Altpll\" obtained from \"Altpll/synthesis/Altpll.v\" instead of from Quartus II megafunction library" {  } { { "Altpll/synthesis/Altpll.v" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/SDRAM_test_lab3/Altpll/synthesis/Altpll.v" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll/synthesis/altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll/synthesis/altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altpll " "Found entity 1: Altpll" {  } { { "Altpll/synthesis/Altpll.v" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/SDRAM_test_lab3/Altpll/synthesis/Altpll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Altpll/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/SDRAM_test_lab3/Altpll/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Altpll/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/SDRAM_test_lab3/Altpll/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll/synthesis/submodules/altpll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file altpll/synthesis/submodules/altpll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altpll_altpll_0_dffpipe_l2c " "Found entity 1: Altpll_altpll_0_dffpipe_l2c" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/SDRAM_test_lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530304 ""} { "Info" "ISGN_ENTITY_NAME" "2 Altpll_altpll_0_stdsync_sv6 " "Found entity 2: Altpll_altpll_0_stdsync_sv6" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/SDRAM_test_lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530304 ""} { "Info" "ISGN_ENTITY_NAME" "3 Altpll_altpll_0_altpll_0eh2 " "Found entity 3: Altpll_altpll_0_altpll_0eh2" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/SDRAM_test_lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530304 ""} { "Info" "ISGN_ENTITY_NAME" "4 Altpll_altpll_0 " "Found entity 4: Altpll_altpll_0" {  } { { "Altpll/synthesis/submodules/Altpll_altpll_0.v" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/SDRAM_test_lab3/Altpll/synthesis/submodules/Altpll_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749205530304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sram_data_to_be_written Main0606.sv(70) " "Verilog HDL Implicit Net warning at Main0606.sv(70): created implicit net for \"sram_data_to_be_written\"" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i2c_oen Main0606.sv(114) " "Verilog HDL Implicit Net warning at Main0606.sv(114): created implicit net for \"i2c_oen\"" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "should_calculate_wave_16 Main0606.sv(262) " "Verilog HDL Implicit Net warning at Main0606.sv(262): created implicit net for \"should_calculate_wave_16\"" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "should_calculate_wave_15 Main0606.sv(268) " "Verilog HDL Implicit Net warning at Main0606.sv(268): created implicit net for \"should_calculate_wave_15\"" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 268 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "should_calculate_wave_14 Main0606.sv(274) " "Verilog HDL Implicit Net warning at Main0606.sv(274): created implicit net for \"should_calculate_wave_14\"" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "should_calculate_wave_13 Main0606.sv(280) " "Verilog HDL Implicit Net warning at Main0606.sv(280): created implicit net for \"should_calculate_wave_13\"" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "should_calculate_wave_12 Main0606.sv(286) " "Verilog HDL Implicit Net warning at Main0606.sv(286): created implicit net for \"should_calculate_wave_12\"" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "should_calculate_wave_11 Main0606.sv(292) " "Verilog HDL Implicit Net warning at Main0606.sv(292): created implicit net for \"should_calculate_wave_11\"" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "should_calculate_wave_10 Main0606.sv(298) " "Verilog HDL Implicit Net warning at Main0606.sv(298): created implicit net for \"should_calculate_wave_10\"" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 298 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "should_calculate_wave_9 Main0606.sv(304) " "Verilog HDL Implicit Net warning at Main0606.sv(304): created implicit net for \"should_calculate_wave_9\"" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 304 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key0pos DE2_115.sv(166) " "Verilog HDL Implicit Net warning at DE2_115.sv(166): created implicit net for \"key0pos\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key0neg DE2_115.sv(167) " "Verilog HDL Implicit Net warning at DE2_115.sv(167): created implicit net for \"key0neg\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw16down DE2_115.sv(174) " "Verilog HDL Implicit Net warning at DE2_115.sv(174): created implicit net for \"sw16down\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw16pos DE2_115.sv(175) " "Verilog HDL Implicit Net warning at DE2_115.sv(175): created implicit net for \"sw16pos\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw16neg DE2_115.sv(176) " "Verilog HDL Implicit Net warning at DE2_115.sv(176): created implicit net for \"sw16neg\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw15down DE2_115.sv(183) " "Verilog HDL Implicit Net warning at DE2_115.sv(183): created implicit net for \"sw15down\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw15pos DE2_115.sv(184) " "Verilog HDL Implicit Net warning at DE2_115.sv(184): created implicit net for \"sw15pos\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw15neg DE2_115.sv(185) " "Verilog HDL Implicit Net warning at DE2_115.sv(185): created implicit net for \"sw15neg\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw14down DE2_115.sv(192) " "Verilog HDL Implicit Net warning at DE2_115.sv(192): created implicit net for \"sw14down\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw14pos DE2_115.sv(193) " "Verilog HDL Implicit Net warning at DE2_115.sv(193): created implicit net for \"sw14pos\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw14neg DE2_115.sv(194) " "Verilog HDL Implicit Net warning at DE2_115.sv(194): created implicit net for \"sw14neg\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw13down DE2_115.sv(201) " "Verilog HDL Implicit Net warning at DE2_115.sv(201): created implicit net for \"sw13down\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw13pos DE2_115.sv(202) " "Verilog HDL Implicit Net warning at DE2_115.sv(202): created implicit net for \"sw13pos\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw13neg DE2_115.sv(203) " "Verilog HDL Implicit Net warning at DE2_115.sv(203): created implicit net for \"sw13neg\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw12down DE2_115.sv(210) " "Verilog HDL Implicit Net warning at DE2_115.sv(210): created implicit net for \"sw12down\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw12pos DE2_115.sv(211) " "Verilog HDL Implicit Net warning at DE2_115.sv(211): created implicit net for \"sw12pos\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 211 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw12neg DE2_115.sv(212) " "Verilog HDL Implicit Net warning at DE2_115.sv(212): created implicit net for \"sw12neg\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw11down DE2_115.sv(219) " "Verilog HDL Implicit Net warning at DE2_115.sv(219): created implicit net for \"sw11down\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw11pos DE2_115.sv(220) " "Verilog HDL Implicit Net warning at DE2_115.sv(220): created implicit net for \"sw11pos\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw11neg DE2_115.sv(221) " "Verilog HDL Implicit Net warning at DE2_115.sv(221): created implicit net for \"sw11neg\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 221 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw10down DE2_115.sv(228) " "Verilog HDL Implicit Net warning at DE2_115.sv(228): created implicit net for \"sw10down\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw10pos DE2_115.sv(229) " "Verilog HDL Implicit Net warning at DE2_115.sv(229): created implicit net for \"sw10pos\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw10neg DE2_115.sv(230) " "Verilog HDL Implicit Net warning at DE2_115.sv(230): created implicit net for \"sw10neg\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 230 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw9down DE2_115.sv(237) " "Verilog HDL Implicit Net warning at DE2_115.sv(237): created implicit net for \"sw9down\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw9pos DE2_115.sv(238) " "Verilog HDL Implicit Net warning at DE2_115.sv(238): created implicit net for \"sw9pos\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw9neg DE2_115.sv(239) " "Verilog HDL Implicit Net warning at DE2_115.sv(239): created implicit net for \"sw9neg\"" {  } { { "../main/src/DE2_115/DE2_115.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/DE2_115/DE2_115.sv" 239 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "should_calculate_wave Main0606.sv(325) " "Verilog HDL error at Main0606.sv(325): object \"should_calculate_wave\" is not declared" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 325 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "should_calculate_wave Main0606.sv(326) " "Verilog HDL error at Main0606.sv(326): object \"should_calculate_wave\" is not declared" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 326 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "should_calculate_wave Main0606.sv(327) " "Verilog HDL error at Main0606.sv(327): object \"should_calculate_wave\" is not declared" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 327 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "should_calculate_wave Main0606.sv(328) " "Verilog HDL error at Main0606.sv(328): object \"should_calculate_wave\" is not declared" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 328 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "should_calculate_wave Main0606.sv(329) " "Verilog HDL error at Main0606.sv(329): object \"should_calculate_wave\" is not declared" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 329 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "should_calculate_wave Main0606.sv(330) " "Verilog HDL error at Main0606.sv(330): object \"should_calculate_wave\" is not declared" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 330 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "should_calculate_wave Main0606.sv(331) " "Verilog HDL error at Main0606.sv(331): object \"should_calculate_wave\" is not declared" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 331 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "should_calculate_wave Main0606.sv(332) " "Verilog HDL error at Main0606.sv(332): object \"should_calculate_wave\" is not declared" {  } { { "../main/src/Main0606.sv" "" { Text "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/main/src/Main0606.sv" 332 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1749205530304 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/SDRAM_test_lab3/output_files/DE2_115.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/DCLab gruop11/2025-spring-DCLab/Final_Project/SDRAM_test_lab3/output_files/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1749205530346 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749205530477 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 06 18:25:30 2025 " "Processing ended: Fri Jun 06 18:25:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749205530477 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749205530477 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749205530477 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749205530477 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 37 s " "Quartus II Full Compilation was unsuccessful. 10 errors, 37 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749205531055 ""}
