`timescale 1ns/1ps // Sets the simulation time unit to 1 nanosecond and time precision to 1 picosecond
module counter #(parameter N=4)( 
    input clk, reset,
    output [N-1:0] count
    );
    reg [N-1:0] counter_reg; // Defines a register for storing the count value
    always @(posedge clk) begin // Executes the following statements on every positive edge of the clock signal
        if (reset == 1'b1) begin // Checks if the reset signal is asserted
            counter_reg <= 0; // Resets the value of the counter register to 0
        end else begin
            counter_reg <= counter_reg + 1; // Increments the counter value by 1 on each clock cycle
        end
    end
    assign count = counter_reg; // Assigns the value of the counter register to the output port 'count'
endmodule