
---------- Begin Simulation Statistics ----------
final_tick                                 1765830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  96631                       # Simulator instruction rate (inst/s)
host_mem_usage                                 870464                       # Number of bytes of host memory used
host_op_rate                                   111544                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.32                       # Real time elapsed on the host
host_tick_rate                               60228382                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2833100                       # Number of instructions simulated
sim_ops                                       3270344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001766                       # Number of seconds simulated
sim_ticks                                  1765830000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.514031                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  299526                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304044                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7306                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            530100                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1195                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1603                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              408                       # Number of indirect misses.
system.cpu.branchPred.lookups                  654839                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   36891                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    987687                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   981395                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5893                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     559313                       # Number of branches committed
system.cpu.commit.bw_lim_events                159195                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          268394                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2845009                       # Number of instructions committed
system.cpu.commit.committedOps                3282253                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3238478                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.013517                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.125065                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2291977     70.77%     70.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       335171     10.35%     81.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       141939      4.38%     85.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       115545      3.57%     89.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        61489      1.90%     90.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        33619      1.04%     92.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        67843      2.09%     94.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        31700      0.98%     95.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       159195      4.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3238478                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                29833                       # Number of function calls committed.
system.cpu.commit.int_insts                   2980509                       # Number of committed integer instructions.
system.cpu.commit.loads                        448105                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2375636     72.38%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           17827      0.54%     72.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              512      0.02%     72.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            625      0.02%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp            137      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1604      0.05%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           946      0.03%     73.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc         1506      0.05%     73.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            628      0.02%     73.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          1211      0.04%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              98      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             162      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             152      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            754      0.02%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          448105     13.65%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         432312     13.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3282253                       # Class of committed instruction
system.cpu.commit.refs                         880417                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     29063                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2833100                       # Number of Instructions Simulated
system.cpu.committedOps                       3270344                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.246571                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.246571                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1384529                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1468                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               290972                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                3618472                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1273253                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    569638                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8858                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4855                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 40814                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      654839                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    442016                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1634936                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5447                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         1358                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3259325                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  210                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           102                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   20576                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.185420                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1630198                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             337612                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.922887                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3277092                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.153520                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.486302                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2574522     78.56%     78.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57701      1.76%     80.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    75784      2.31%     82.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    44493      1.36%     83.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    91850      2.80%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    81903      2.50%     89.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    39560      1.21%     90.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    67064      2.05%     92.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   244215      7.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3277092                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       354725                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      2696987                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      3700578                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        42627                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      30591749                       # number of prefetches that crossed the page
system.cpu.idleCycles                          254569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6372                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   605366                       # Number of branches executed
system.cpu.iew.exec_nop                         12190                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.992771                       # Inst execution rate
system.cpu.iew.exec_refs                       964043                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     464479                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   40118                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                502898                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                532                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6520                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               470006                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3555419                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                499564                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11862                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3506130                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    139                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 30118                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8858                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 30406                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         13805                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            14369                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          305                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        54793                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        37694                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             31                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3609                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2763                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3177702                       # num instructions consuming a value
system.cpu.iew.wb_count                       3486065                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.616815                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1960053                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.987089                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3497780                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3972747                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2544400                       # number of integer regfile writes
system.cpu.ipc                               0.802200                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.802200                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                56      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2520120     71.64%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18917      0.54%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   607      0.02%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 632      0.02%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 137      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1997      0.06%     72.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               1038      0.03%     72.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            1506      0.04%     72.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 810      0.02%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               1614      0.05%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  102      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  168      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  156      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 809      0.02%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     72.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               503020     14.30%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              466303     13.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3517992                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       47363                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013463                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   22172     46.81%     46.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    681      1.44%     48.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      39      0.08%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     48.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  125      0.26%     48.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                75      0.16%     48.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    5      0.01%     48.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     48.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     48.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.01%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     48.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4679      9.88%     58.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19582     41.34%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3530706                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10294545                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3455242                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3777968                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3542697                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3517992                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 532                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          272884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1184                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            144                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       121518                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3277092                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.073510                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.861718                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2176435     66.41%     66.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              248364      7.58%     73.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              218864      6.68%     80.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              212103      6.47%     87.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              171168      5.22%     92.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               88383      2.70%     95.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               89157      2.72%     97.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               46882      1.43%     99.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25736      0.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3277092                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.996130                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  34593                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              67078                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        30823                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             38175                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              5087                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4781                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               502898                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              470006                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2431532                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6559                       # number of misc regfile writes
system.cpu.numCycles                          3531661                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   72021                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3318812                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8451                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1290330                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3330                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    47                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5358409                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3579568                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3619046                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    592603                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 266596                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8858                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                301385                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   300234                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          4045898                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        1011895                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              24147                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    221029                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            529                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            35129                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6591749                       # The number of ROB reads
system.cpu.rob.rob_writes                     7139943                       # The number of ROB writes
system.cpu.timesIdled                           35602                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    31647                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    9987                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   109                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27846                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       137340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       275769                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1878                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          301                       # Transaction distribution
system.membus.trans_dist::CleanEvict              153                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8337                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8337                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1878                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17177                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       673024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  673024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27392                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27392    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27392                       # Request fanout histogram
system.membus.reqLayer0.occupancy            32598514                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           54276501                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1765830000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            112726                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25597                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       111613                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8493                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        111678                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1049                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        17209                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        17209                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       334968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        79229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                414197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14290560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2229632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               16520192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             454                       # Total snoops (count)
system.tol2bus.snoopTraffic                     19264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           138883                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000108                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010392                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 138868     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     15      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             138883                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          291634192                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23338656                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         167519991                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             9.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1765830000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                49923                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  589                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        60492                       # number of demand (read+write) hits
system.l2.demand_hits::total                   111004                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               49923                       # number of overall hits
system.l2.overall_hits::.cpu.data                 589                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        60492                       # number of overall hits
system.l2.overall_hits::total                  111004                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1249                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8953                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.icache.prefetcher           14                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10216                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1249                       # number of overall misses
system.l2.overall_misses::.cpu.data              8953                       # number of overall misses
system.l2.overall_misses::.cpu.icache.prefetcher           14                       # number of overall misses
system.l2.overall_misses::total                 10216                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     97949000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    701267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.icache.prefetcher      1341486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        800557486                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     97949000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    701267000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.icache.prefetcher      1341486                       # number of overall miss cycles
system.l2.overall_miss_latency::total       800557486                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            51172                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        60506                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               121220                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           51172                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        60506                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              121220                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.024408                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.938273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.icache.prefetcher     0.000231                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084277                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.024408                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.938273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.icache.prefetcher     0.000231                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084277                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78421.937550                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78327.599687                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.icache.prefetcher 95820.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78363.105521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78421.937550                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78327.599687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.icache.prefetcher 95820.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78363.105521                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 301                       # number of writebacks
system.l2.writebacks::total                       301                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.icache.prefetcher           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10216                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.icache.prefetcher           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10216                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     85467503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    611736501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.icache.prefetcher      1201486                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    698405490                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     85467503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    611736501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.icache.prefetcher      1201486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    698405490                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.024408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.938273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.icache.prefetcher     0.000231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084277                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.024408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.938273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.icache.prefetcher     0.000231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084277                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68428.745396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68327.543952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.icache.prefetcher 85820.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68363.888998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68428.745396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68327.543952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 85820.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68363.888998                       # average overall mshr miss latency
system.l2.replacements                            454                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25296                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25296                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25296                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25296                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       111599                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           111599                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       111599                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       111599                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   156                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            8337                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8337                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    651883000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     651883000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.981632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78191.555715                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78191.555715                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         8337                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8337                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    568512501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    568512501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.981632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68191.495862                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68191.495862                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          49923                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        60492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             110415                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1249                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.icache.prefetcher           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     97949000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.icache.prefetcher      1341486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99290486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        51172                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        60506                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         111678                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.024408                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.icache.prefetcher     0.000231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78421.937550                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.icache.prefetcher 95820.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78614.794933                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.icache.prefetcher           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1263                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     85467503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.icache.prefetcher      1201486                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86668989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.024408                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.icache.prefetcher     0.000231                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68428.745396                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 85820.428571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68621.527316                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           433                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               433                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             616                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     49384000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     49384000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1049                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1049                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.587226                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.587226                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80168.831169                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80168.831169                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          616                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     43224000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     43224000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.587226                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.587226                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70168.831169                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70168.831169                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            32                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                32                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        17177                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           17177                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        17209                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         17209                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.998141                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998141                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        17177                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        17177                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    331739500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    331739500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.998141                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998141                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19313.005764                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19313.005764                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1765830000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11161.926873                       # Cycle average of tags in use
system.l2.tags.total_refs                      258576                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27413                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.432605                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6285.311578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       926.330004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3950.207131                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.icache.prefetcher     0.078159                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.191812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.028269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.120551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.icache.prefetcher     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.340635                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         26913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          778                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        19522                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6496                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000427                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.821320                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2233445                       # Number of tag accesses
system.l2.tags.data_accesses                  2233445                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1765830000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          79872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         572992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             653760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        79872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         79872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        19264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           19264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          301                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                301                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          45231987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         324488767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher       507410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             370228165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     45231987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45231987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       10909317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10909317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       10909317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         45231987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        324488767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher       507410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            381137482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1248.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000242638250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           17                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           17                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               21067                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                255                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10215                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        301                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10215                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      301                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               30                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     87252249                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   51075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               278783499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8541.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27291.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7979                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      93                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                30.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10215                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  301                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.830283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.732001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   312.271686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          416     17.30%     17.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1277     53.12%     70.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          246     10.23%     80.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           63      2.62%     83.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           32      1.33%     84.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      1.29%     85.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      1.00%     86.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      0.87%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          294     12.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2404                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           17                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     595.705882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    107.219987                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1929.117731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            14     82.35%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      5.88%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      5.88%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      5.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            17                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               17    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            17                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 653760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   17408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  653760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                19264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       370.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    370.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1765733500                       # Total gap between requests
system.mem_ctrls.avgGap                     167909.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        79872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       572992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 45231987.224138222635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 324488767.321882665157                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 507410.113091294188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9858253.625773716718                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          301                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     34107749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    244063999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher       611751                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7172769500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27329.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27260.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     43696.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23829799.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8096760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4280760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            34172040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             563760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     138908640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        502199640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        255173760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          943395360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.250387                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    657925750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     58760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1049144250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9146340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4842420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            38763060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             856080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     138908640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        477468480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        276000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          945985020                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.716926                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    711961000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     58760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    995109000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1765830000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       387208                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           387208                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       387208                       # number of overall hits
system.cpu.icache.overall_hits::total          387208                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        54808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          54808                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        54808                       # number of overall misses
system.cpu.icache.overall_misses::total         54808                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    857771992                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    857771992                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    857771992                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    857771992                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       442016                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       442016                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       442016                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       442016                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.123996                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.123996                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.123996                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.123996                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15650.488834                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15650.488834                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15650.488834                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15650.488834                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7250                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               628                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.544586                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             42642                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       111613                       # number of writebacks
system.cpu.icache.writebacks::total            111613                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3636                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3636                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3636                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3636                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        51172                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        51172                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        51172                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        60506                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       111678                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    759494995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    759494995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    759494995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    734082473                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1493577468                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.115770                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.115770                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.115770                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.252656                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14842.003342                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14842.003342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14842.003342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12132.391383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13373.963251                       # average overall mshr miss latency
system.cpu.icache.replacements                 111613                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       387208                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          387208                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        54808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         54808                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    857771992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    857771992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       442016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       442016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.123996                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.123996                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15650.488834                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15650.488834                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3636                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3636                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        51172                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        51172                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    759494995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    759494995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.115770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.115770                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14842.003342                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14842.003342                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        60506                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        60506                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    734082473                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    734082473                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12132.391383                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12132.391383                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1765830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1765830000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.892467                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              498885                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            111677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.467213                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    22.357208                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    41.535259                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.349331                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.648988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998320                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            995709                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           995709                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1765830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1765830000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1765830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1765830000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1765830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       862103                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           862103                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       862155                       # number of overall hits
system.cpu.dcache.overall_hits::total          862155                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        52595                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52595                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        52600                       # number of overall misses
system.cpu.dcache.overall_misses::total         52600                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2650869866                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2650869866                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2650869866                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2650869866                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       914698                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       914698                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       914755                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       914755                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057500                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057500                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057502                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057502                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50401.556536                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50401.556536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50396.765513                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50396.765513                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       265159                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16102                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.467457                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25296                       # number of writebacks
system.cpu.dcache.writebacks::total             25296                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25849                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25849                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25849                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25849                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26748                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26748                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1269560245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1269560245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1269744745                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1269744745                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029240                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029240                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029241                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029241                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47467.293988                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47467.293988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47470.642478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47470.642478                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25727                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       477405                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          477405                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    145270500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    145270500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       480173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       480173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52482.117052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52482.117052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1723                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1723                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55423500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55423500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53036.842105                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53036.842105                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       384409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         384409                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        33198                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33198                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1959812557                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1959812557                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.079496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.079496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59034.054973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59034.054973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        24126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        24126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    684978936                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    684978936                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75504.732804                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75504.732804                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.087719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.087719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          289                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          289                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        16629                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        16629                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    545786809                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    545786809                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.982918                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.982918                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32821.384870                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32821.384870                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        16629                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        16629                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    529157809                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    529157809                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.982918                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.982918                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31821.384870                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31821.384870                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       315000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       315000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.019934                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019934                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        52500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        52500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.009967                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.009967                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 41333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41333.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1765830000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           972.656844                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              889479                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26751                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.250308                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   972.656844                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.949860                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.949860                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          583                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          381                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1857419                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1857419                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1765830000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1765830000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
