From 0d6337139dc8e48e763efdc30223134c7eba455e Mon Sep 17 00:00:00 2001
From: Mirko Ardinghi <mirko.ardinghi@engicam.com>
Date: Tue, 19 Nov 2019 17:44:54 +0100
Subject: [PATCH] xdxxx

---
 arch/arm/dts/stm32mp15-1G-mx.h                |  121 ++
 ...stm32mp15-512-mx.h => stm32mp15-512M-mx.h} |    0
 .../stm32mp157a-ugeast-512M-mx-u-boot.dtsi    |  223 +++
 arch/arm/dts/stm32mp157a-ugeast-512M-mx.dts   |  791 +++++++++
 .../stm32mp157a-ugeast-800M-1G-mx-u-boot.dtsi |  227 +++
 .../arm/dts/stm32mp157a-ugeast-800M-1G-mx.dts |  791 +++++++++
 ...tm32mp157a-ugeast-800M-512M-mx-u-boot.dtsi |  227 +++
 .../dts/stm32mp157a-ugeast-800M-512M-mx.dts   |  791 +++++++++
 ...> stm32mp15_ugeast_512M_trusted_defconfig} |    2 +-
 ...stm32mp15_ugeast_800M_1G_trusted_defconfig |  104 ++
 ...m32mp15_ugeast_800M_512M_trusted_defconfig |  104 ++
 configs/stm32mp15_ugeast_basic_defconfig      | 1501 +++++++++++++++++
 12 files changed, 4881 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm/dts/stm32mp15-1G-mx.h
 rename arch/arm/dts/{stm32mp15-512-mx.h => stm32mp15-512M-mx.h} (100%)
 create mode 100644 arch/arm/dts/stm32mp157a-ugeast-512M-mx-u-boot.dtsi
 create mode 100644 arch/arm/dts/stm32mp157a-ugeast-512M-mx.dts
 create mode 100644 arch/arm/dts/stm32mp157a-ugeast-800M-1G-mx-u-boot.dtsi
 create mode 100644 arch/arm/dts/stm32mp157a-ugeast-800M-1G-mx.dts
 create mode 100644 arch/arm/dts/stm32mp157a-ugeast-800M-512M-mx-u-boot.dtsi
 create mode 100644 arch/arm/dts/stm32mp157a-ugeast-800M-512M-mx.dts
 rename configs/{stm32mp15_ugeast_512_trusted_defconfig => stm32mp15_ugeast_512M_trusted_defconfig} (97%)
 create mode 100644 configs/stm32mp15_ugeast_800M_1G_trusted_defconfig
 create mode 100644 configs/stm32mp15_ugeast_800M_512M_trusted_defconfig
 create mode 100644 configs/stm32mp15_ugeast_basic_defconfig

diff --git a/arch/arm/dts/stm32mp15-1G-mx.h b/arch/arm/dts/stm32mp15-1G-mx.h
new file mode 100644
index 0000000..596b5e8
--- /dev/null
+++ b/arch/arm/dts/stm32mp15-1G-mx.h
@@ -0,0 +1,121 @@
+/*
+ * Copyright (C) 2015-2018, STMicroelectronics - All Rights Reserved
+ *
+ * SPDX-License-Identifier:	GPL-2.0+	BSD-3-Clause
+ *
+ */
+
+/*
+ * File generated by STMicroelectronics STM32CubeMX DDR Tool for MPUs
+ * DDR model: Intelligent Memory IM8G16D3FCBG-15EI
+ * DDR type: DDR3 / DDR3L
+ * DDR width: 16bits
+ * DDR density: 8Gb
+ * System frequency: 533000Khz
+ * Relaxed Timing Mode: false
+ * Address mapping type: RBC
+
+ *
+ * Save Date: 2019.11.19, save Time: 11:26:19
+ */
+
+#define DDR_MEM_NAME	"DDR3-DDR3L 16bits 533000Khz"
+#define DDR_MEM_SPEED	533000
+#define DDR_MEM_SIZE	0x40000000
+
+#define DDR_MSTR 0x00041401
+#define DDR_MRCTRL0 0x00000010
+#define DDR_MRCTRL1 0x00000000
+#define DDR_DERATEEN 0x00000000
+#define DDR_DERATEINT 0x00800000
+#define DDR_PWRCTL 0x00000000
+#define DDR_PWRTMG 0x00400010
+#define DDR_HWLPCTL 0x00000000
+#define DDR_RFSHCTL0 0x00210000
+#define DDR_RFSHCTL3 0x00000000
+#define DDR_RFSHTMG 0x0081008B
+#define DDR_CRCPARCTL0 0x00000000
+#define DDR_DRAMTMG0 0x121B2414
+#define DDR_DRAMTMG1 0x000A041C
+#define DDR_DRAMTMG2 0x0608090F
+#define DDR_DRAMTMG3 0x0050400C
+#define DDR_DRAMTMG4 0x08040608
+#define DDR_DRAMTMG5 0x06060403
+#define DDR_DRAMTMG6 0x02020002
+#define DDR_DRAMTMG7 0x00000202
+#define DDR_DRAMTMG8 0x00001005
+#define DDR_DRAMTMG14 0x000000A0
+#define DDR_ZQCTL0 0xC2000040
+#define DDR_DFITMG0 0x02060105
+#define DDR_DFITMG1 0x00000202
+#define DDR_DFILPCFG0 0x07000000
+#define DDR_DFIUPD0 0xC0400003
+#define DDR_DFIUPD1 0x00000000
+#define DDR_DFIUPD2 0x00000000
+#define DDR_DFIPHYMSTR 0x00000000
+#define DDR_ODTCFG 0x06000600
+#define DDR_ODTMAP 0x00000001
+#define DDR_SCHED 0x00000C01
+#define DDR_SCHED1 0x00000000
+#define DDR_PERFHPR1 0x01000001
+#define DDR_PERFLPR1 0x08000200
+#define DDR_PERFWR1 0x08000400
+#define DDR_DBG0 0x00000000
+#define DDR_DBG1 0x00000000
+#define DDR_DBGCMD 0x00000000
+#define DDR_POISONCFG 0x00000000
+#define DDR_PCCFG 0x00000010
+#define DDR_PCFGR_0 0x00010000
+#define DDR_PCFGW_0 0x00000000
+#define DDR_PCFGQOS0_0 0x02100C03
+#define DDR_PCFGQOS1_0 0x00800100
+#define DDR_PCFGWQOS0_0 0x01100C03
+#define DDR_PCFGWQOS1_0 0x01000200
+#define DDR_PCFGR_1 0x00010000
+#define DDR_PCFGW_1 0x00000000
+#define DDR_PCFGQOS0_1 0x02100C03
+#define DDR_PCFGQOS1_1 0x00800040
+#define DDR_PCFGWQOS0_1 0x01100C03
+#define DDR_PCFGWQOS1_1 0x01000200
+#define DDR_ADDRMAP1 0x00070707
+#define DDR_ADDRMAP2 0x00000000
+#define DDR_ADDRMAP3 0x1F000000
+#define DDR_ADDRMAP4 0x00001F1F
+#define DDR_ADDRMAP5 0x06060606
+#define DDR_ADDRMAP6 0x06060606
+#define DDR_ADDRMAP9 0x00000000
+#define DDR_ADDRMAP10 0x00000000
+#define DDR_ADDRMAP11 0x00000000
+#define DDR_PGCR 0x01442E02
+#define DDR_PTR0 0x0022AA5B
+#define DDR_PTR1 0x04841104
+#define DDR_PTR2 0x042DA068
+#define DDR_ACIOCR 0x10400812
+#define DDR_DXCCR 0x00000C40
+#define DDR_DSGCR 0xF200001F
+#define DDR_DCR 0x0000000B
+#define DDR_DTPR0 0x38D488D0
+#define DDR_DTPR1 0x098B00D8
+#define DDR_DTPR2 0x10023600
+#define DDR_MR0 0x00000840
+#define DDR_MR1 0x00000000
+#define DDR_MR2 0x00000208
+#define DDR_MR3 0x00000000
+#define DDR_ODTCR 0x00010000
+#define DDR_ZQ0CR1 0x00000038
+#define DDR_DX0GCR 0x0000CE81
+#define DDR_DX0DLLCR 0x40000000
+#define DDR_DX0DQTR 0x50000050
+#define DDR_DX0DQSTR 0x3D202000
+#define DDR_DX1GCR 0x0000CE81
+#define DDR_DX1DLLCR 0x40000000
+#define DDR_DX1DQTR 0x00550000
+#define DDR_DX1DQSTR 0x3D202000
+#define DDR_DX2GCR 0x0000C881
+#define DDR_DX2DLLCR 0x40000000
+#define DDR_DX2DQTR 0xFFFFFFFF
+#define DDR_DX2DQSTR 0x3DB02000
+#define DDR_DX3GCR 0x0000C881
+#define DDR_DX3DLLCR 0x40000000
+#define DDR_DX3DQTR 0xFFFFFFFF
+#define DDR_DX3DQSTR 0x3DB02000
diff --git a/arch/arm/dts/stm32mp15-512-mx.h b/arch/arm/dts/stm32mp15-512M-mx.h
similarity index 100%
rename from arch/arm/dts/stm32mp15-512-mx.h
rename to arch/arm/dts/stm32mp15-512M-mx.h
diff --git a/arch/arm/dts/stm32mp157a-ugeast-512M-mx-u-boot.dtsi b/arch/arm/dts/stm32mp157a-ugeast-512M-mx-u-boot.dtsi
new file mode 100644
index 0000000..abe65b8
--- /dev/null
+++ b/arch/arm/dts/stm32mp157a-ugeast-512M-mx-u-boot.dtsi
@@ -0,0 +1,223 @@
+/* SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause*/
+/*
+ * Copyright (C) 2019, STMicroelectronics - All Rights Reserved
+ * Author: STM32CubeMX code generation for STMicroelectronics.
+ */
+
+#include <dt-bindings/clock/stm32mp1-clksrc.h>
+#include "stm32mp15-512M-mx.h"
+
+#include "stm32mp157-u-boot.dtsi"
+#include "stm32mp15-ddr.dtsi"
+
+/* USER CODE BEGIN includes */
+/* USER CODE END includes */
+
+/ {
+
+	/* USER CODE BEGIN root */
+	/* USER CODE END root */
+
+clocks {
+    /* USER CODE BEGIN clocks */
+    /* USER CODE END clocks */
+
+    clk_hsi: clk-hsi {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+        u-boot,dm-pre-reloc;
+    };
+    clk_csi: clk-csi {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+        u-boot,dm-pre-reloc;
+    };
+    clk_lse: clk-lse {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+        st,drive=<LSEDRV_MEDIUM_HIGH>;
+        u-boot,dm-pre-reloc;
+    };
+    clk_hse: clk-hse {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+        u-boot,dm-pre-reloc;
+    };
+};
+
+}; /*root*/
+
+&gpioa {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiob {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioc {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiod {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioe {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiof {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiog {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioh {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioi {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioj {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiok {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioz {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+
+&rcc {
+    u-boot,dm-pre-reloc;
+    st,clksrc = <
+        CLK_MPU_PLL1P
+        CLK_AXI_PLL2P
+        CLK_MCU_HSI
+        CLK_PLL12_HSI
+        CLK_PLL3_HSI
+        CLK_PLL4_HSE
+        CLK_RTC_LSE
+        CLK_MCO1_DISABLED
+        CLK_MCO2_DISABLED
+    >;
+    st,clkdiv = <
+        1         /*MPU*/
+        1         /*AXI*/
+        0         /*MCU*/
+        0         /*APB1*/
+        0         /*APB2*/
+        0         /*APB3*/
+        1         /*APB4*/
+        1         /*APB5*/
+        0         /*RTC*/
+        0         /*MCO1*/
+        0         /*MCO2*/
+    >;
+    st,pkcs = <
+        CLK_CKPER_DISABLED
+        CLK_FMC_ACLK
+        CLK_ETH_PLL4P
+        CLK_SDMMC12_HSI
+        CLK_STGEN_HSI
+        CLK_USBPHY_HSE
+        CLK_SPI2S1_DISABLED
+        CLK_SPI2S23_DISABLED
+        CLK_SPI45_DISABLED
+        CLK_SPI6_DISABLED
+        CLK_I2C46_CSI
+        CLK_SDMMC3_DISABLED
+        CLK_USBO_PLL4R
+        CLK_ADC_DISABLED
+        CLK_CEC_DISABLED
+        CLK_I2C12_PCLK1
+        CLK_I2C35_DISABLED
+        CLK_UART1_PCLK5
+        CLK_UART24_HSE
+        CLK_UART35_PCLK1
+        CLK_UART6_PCLK2
+        CLK_UART78_DISABLED
+        CLK_SPDIF_PLL4P
+        CLK_FDCAN_HSE
+        CLK_SAI1_DISABLED
+        CLK_SAI2_SPDIF
+        CLK_SAI3_DISABLED
+        CLK_SAI4_DISABLED
+        CLK_LPTIM1_DISABLED
+        CLK_LPTIM23_DISABLED
+        CLK_LPTIM45_DISABLED
+    >;
+    pll1:st,pll@0 {
+        cfg = < 3 39 0 1 1 1>;
+        u-boot,dm-pre-reloc;
+    };
+    pll2:st,pll@1 {
+        cfg = < 3 32 1 0 0 7>;
+        u-boot,dm-pre-reloc;
+    };
+    pll4:st,pll@3 {
+        cfg = < 1 49 11 10 1 7>;
+        u-boot,dm-pre-reloc;
+    };
+};
+
+&fmc{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN fmc */
+    /* USER CODE END fmc */
+};
+
+&rcc{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN rcc */
+    /* USER CODE END rcc */
+};
+
+&sdmmc1{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN sdmmc1 */
+    /* USER CODE END sdmmc1 */
+};
+
+&uart4{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN uart4 */
+    /* USER CODE END uart4 */
+};
+
+&usart1{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN usart1 */
+    /* USER CODE END usart1 */
+};
+
+&usart3{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN usart3 */
+    /* USER CODE END usart3 */
+};
+
+&usart6{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN usart6 */
+    /* USER CODE END usart6 */
+};
+
+/* USER CODE BEGIN addons */
+/* USER CODE END addons */
+
diff --git a/arch/arm/dts/stm32mp157a-ugeast-512M-mx.dts b/arch/arm/dts/stm32mp157a-ugeast-512M-mx.dts
new file mode 100644
index 0000000..9089ab9
--- /dev/null
+++ b/arch/arm/dts/stm32mp157a-ugeast-512M-mx.dts
@@ -0,0 +1,791 @@
+/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
+/*
+ * Copyright (C) STMicroelectronics 2019 - All Rights Reserved
+ * Author: STM32CubeMX code generation for STMicroelectronics.
+ */
+
+/dts-v1/;
+#include "stm32mp15-512M-mx.h"
+#include "stm32mp157c.dtsi"
+#include "stm32mp157c-m4-srm.dtsi"
+#include "stm32mp157cac-pinctrl.dtsi"
+
+/* USER CODE BEGIN includes */
+/* USER CODE END includes */
+
+/ {
+	model = "STMicroelectronics custom STM32CubeMX board";
+	compatible = "st,stm32mp157a-ugeast-512-mx", "st,stm32mp157a-ugeast-mx", "st,stm32mp157";
+
+    memory@c0000000 {
+        reg = <0xc0000000 0x20000000>;
+
+        /* USER CODE BEGIN memory */
+        /* USER CODE END memory */
+    };
+
+    reserved-memory {
+        #address-cells = <1>;
+        #size-cells = <1>;
+        ranges;
+
+        /* USER CODE BEGIN reserved-memory */
+        /* USER CODE END reserved-memory */
+
+        gpu_reserved: gpu@ce000000 {
+            reg = <0xce000000 0x2000000>;
+            no-map;
+        };
+    };
+
+	/* USER CODE BEGIN root */
+    aliases {
+		ethernet0 = &ethernet0;
+		serial0 = &uart4;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+	/* USER CODE END root */
+
+    clocks {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+
+        clk_hsi: clk-hsi {
+            clock-frequency = <64000000>;
+        };
+        clk_csi: clk-csi {
+            clock-frequency = <4000000>;
+        };
+        clk_lse: clk-lse {
+            clock-frequency = <32768>;
+        };
+        clk_hse: clk-hse {
+            clock-frequency = <24000000>;
+        };
+    };
+
+	vdd_usb: regulator-vdd_usb {
+		compatible = "regulator-fixed";
+		regulator-name = "vdd_usb";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-always-on;
+	};
+	
+	vbus_otg: regulator-vbus_otg {
+		compatible = "regulator-fixed";
+		regulator-name = "vbus_otg";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+        regulator-always-on;
+	};
+
+}; /*root*/
+
+&pinctrl {
+    u-boot,dm-pre-reloc;
+    eth1_pins_mx: eth1_mx-0 {
+				pins {
+					pinmux =  <STM32_PINMUX('A', 1, AF0)>, /* ETH_CLK */
+						 <STM32_PINMUX('A', 2, AF11)>, /* ETH_MDIO */
+						 <STM32_PINMUX('C', 1, AF11)>, /* ETH_MDC */
+						 <STM32_PINMUX('A', 7, AF11)>, /* ETH_RX_DV */
+						 <STM32_PINMUX('B', 11, AF11)>, /* ETH_TX_EN */
+						 <STM32_PINMUX('C', 4, AF11)>, /* ETH_RX_D0 */
+						 <STM32_PINMUX('C', 5, AF11)>, /* ETH_RX_D1 */
+						 <STM32_PINMUX('G', 13, AF11)>, /* ETH_TX_D0 */
+						 <STM32_PINMUX('G', 14, AF11)>; /* ETH_TX_D1 */
+					bias-disable;
+					drive-push-pull;
+					slew-rate = <3>;
+				};
+    };
+
+    eth_res: eth_res-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 13, GPIO)>;
+            bias-pull-up;
+            drive-push-pull;
+            output-high;
+            slew-rate = <0>;
+        };
+    };
+
+    fdcan1_pins_mx: fdcan1_mx-0 {
+        pins1 {
+            pinmux = <STM32_PINMUX('I', 9, AF9)>; /* FDCAN1_RX */
+            bias-disable;
+        };
+        pins2 {
+            pinmux = <STM32_PINMUX('B', 9, AF9)>; /* FDCAN1_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    fmc_pins_mx: fmc_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('D', 0, AF12)>, /* FMC_D2 */
+                     <STM32_PINMUX('D', 1, AF12)>, /* FMC_D3 */
+                     <STM32_PINMUX('D', 4, AF12)>, /* FMC_NOE */
+                     <STM32_PINMUX('D', 5, AF12)>, /* FMC_NWE */
+                     <STM32_PINMUX('D', 11, AF12)>, /* FMC_CLE */
+                     <STM32_PINMUX('D', 12, AF12)>, /* FMC_ALE */
+                     <STM32_PINMUX('D', 14, AF12)>, /* FMC_D0 */
+                     <STM32_PINMUX('D', 15, AF12)>, /* FMC_D1 */
+                     <STM32_PINMUX('E', 7, AF12)>, /* FMC_D4 */
+                     <STM32_PINMUX('E', 8, AF12)>, /* FMC_D5 */
+                     <STM32_PINMUX('E', 9, AF12)>, /* FMC_D6 */
+                     <STM32_PINMUX('E', 10, AF12)>, /* FMC_D7 */
+                     <STM32_PINMUX('G', 9, AF12)>; /* FMC_NCE */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <1>;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('D', 6, AF12)>; /* FMC_NWAIT */
+            bias-disable;
+        };
+    };
+    i2c2_pins_mx: i2c2_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 4, AF4)>, /* I2C2_SCL */
+                     <STM32_PINMUX('H', 5, AF4)>; /* I2C2_SDA */
+            bias-disable;
+            drive-open-drain;
+            slew-rate = <0>;
+        };
+    };
+    i2c4_pins_mx: i2c4_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 11, AF4)>, /* I2C4_SCL */
+                     <STM32_PINMUX('H', 12, AF4)>; /* I2C4_SDA */
+            bias-disable;
+            drive-open-drain;
+            slew-rate = <0>;
+        };
+    };
+    ltdc_pins_mx: ltdc_mx-0 {
+        pins1 {
+            pinmux = <STM32_PINMUX('A', 3, AF9)>, /* LTDC_B2 */
+                     <STM32_PINMUX('A', 4, AF14)>, /* LTDC_VSYNC */
+                     <STM32_PINMUX('A', 8, AF14)>, /* LTDC_R6 */
+                     <STM32_PINMUX('A', 9, AF14)>, /* LTDC_R5 */
+                     <STM32_PINMUX('A', 15, AF14)>, /* LTDC_R1 */
+                     <STM32_PINMUX('D', 10, AF14)>, /* LTDC_B3 */
+                     <STM32_PINMUX('E', 4, AF14)>, /* LTDC_B0 */
+                     <STM32_PINMUX('E', 5, AF14)>, /* LTDC_G0 */
+                     <STM32_PINMUX('E', 6, AF14)>, /* LTDC_G1 */
+                     <STM32_PINMUX('F', 10, AF14)>, /* LTDC_DE */
+                     <STM32_PINMUX('G', 6, AF14)>, /* LTDC_R7 */
+                     <STM32_PINMUX('G', 12, AF14)>, /* LTDC_B1 */
+                     <STM32_PINMUX('H', 2, AF14)>, /* LTDC_R0 */
+                     <STM32_PINMUX('H', 8, AF14)>, /* LTDC_R2 */
+                     <STM32_PINMUX('H', 9, AF14)>, /* LTDC_R3 */
+                     <STM32_PINMUX('H', 10, AF14)>, /* LTDC_R4 */
+                     <STM32_PINMUX('H', 13, AF14)>, /* LTDC_G2 */
+                     <STM32_PINMUX('H', 14, AF14)>, /* LTDC_G3 */
+                     <STM32_PINMUX('H', 15, AF14)>, /* LTDC_G4 */
+                     <STM32_PINMUX('I', 0, AF14)>, /* LTDC_G5 */
+                     <STM32_PINMUX('I', 1, AF14)>, /* LTDC_G6 */
+                     <STM32_PINMUX('I', 2, AF14)>, /* LTDC_G7 */
+                     <STM32_PINMUX('I', 4, AF14)>, /* LTDC_B4 */
+                     <STM32_PINMUX('I', 5, AF14)>, /* LTDC_B5 */
+                     <STM32_PINMUX('I', 6, AF14)>, /* LTDC_B6 */
+                     <STM32_PINMUX('I', 7, AF14)>, /* LTDC_B7 */
+                     <STM32_PINMUX('I', 10, AF14)>; /* LTDC_HSYNC */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+        pins2 {
+            pinmux = <STM32_PINMUX('G', 7, AF14)>; /* LTDC_CLK */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <1>;
+        };
+    };
+    rtc_pins_mx: rtc_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('I', 8, ANALOG)>; /* RTC_LSCO */
+        };
+    };
+    sai2b_pins_mx: sai2b_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('E', 11, AF10)>, /* SAI2_SD_B */
+                     <STM32_PINMUX('E', 12, AF10)>, /* SAI2_SCK_B */
+                     <STM32_PINMUX('E', 13, AF10)>, /* SAI2_FS_B */
+                     <STM32_PINMUX('E', 14, AF10)>; /* SAI2_MCLK_B */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    sdmmc1_pins_mx: sdmmc1_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1_D0 */
+                     <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1_D1 */
+                     <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1_D2 */
+                     <STM32_PINMUX('C', 11, AF12)>, /* SDMMC1_D3 */
+                     <STM32_PINMUX('C', 12, AF12)>, /* SDMMC1_CK */
+                     <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1_CMD */
+            bias-pull-up;
+            drive-push-pull;
+            slew-rate = <3>;
+        };
+    };
+    
+    uart4_pins_mx: uart4_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('G', 11, AF6)>; /* UART4_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 2, AF8)>; /* UART4_RX */
+            bias-disable;
+        };
+    };
+    usart1_pins_mx: usart1_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 15, AF4)>; /* USART1_RX */
+            bias-disable;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 14, AF4)>; /* USART1_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    usart3_pins_mx: usart3_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 12, AF8)>; /* USART3_RX */
+            bias-disable;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 10, AF7)>; /* USART3_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    usart6_pins_mx: usart6_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 7, AF7)>; /* USART6_RX */
+            bias-disable;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 6, AF7)>; /* USART6_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    usb_otg_hs_pins_mx: usb_otg_hs_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 10, ANALOG)>; /* USB_OTG_HS_ID */
+        };
+    };
+    eth1_sleep_pins_mx: eth1_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 1, ANALOG)>, /* ETH1_CLK */
+                     <STM32_PINMUX('A', 2, ANALOG)>, /* ETH1_MDIO */
+                     <STM32_PINMUX('A', 7, ANALOG)>, /* ETH1_CRS_DV */
+                     <STM32_PINMUX('B', 11, ANALOG)>, /* ETH1_TX_EN */
+                     <STM32_PINMUX('C', 1, ANALOG)>, /* ETH1_MDC */
+                     <STM32_PINMUX('C', 4, ANALOG)>, /* ETH1_RXD0 */
+                     <STM32_PINMUX('C', 5, ANALOG)>, /* ETH1_RXD1 */
+                     <STM32_PINMUX('G', 13, ANALOG)>, /* ETH1_TXD0 */
+                     <STM32_PINMUX('G', 14, ANALOG)>; /* ETH1_TXD1 */
+        };
+    };
+    fdcan1_sleep_pins_mx: fdcan1_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('B', 9, ANALOG)>, /* FDCAN1_TX */
+                     <STM32_PINMUX('I', 9, ANALOG)>; /* FDCAN1_RX */
+        };
+    };
+    
+    fmc_pins_a: fmc-0 {
+        pins1 {
+            pinmux = <STM32_PINMUX('D', 4, AF12)>, /* FMC_NOE */
+                    <STM32_PINMUX('D', 5, AF12)>, /* FMC_NWE */
+                    <STM32_PINMUX('D', 11, AF12)>, /* FMC_A16_FMC_CLE */
+                    <STM32_PINMUX('D', 12, AF12)>, /* FMC_A17_FMC_ALE */
+                    <STM32_PINMUX('D', 14, AF12)>, /* FMC_D0 */
+                    <STM32_PINMUX('D', 15, AF12)>, /* FMC_D1 */
+                    <STM32_PINMUX('D', 0, AF12)>, /* FMC_D2 */
+                    <STM32_PINMUX('D', 1, AF12)>, /* FMC_D3 */
+                    <STM32_PINMUX('E', 7, AF12)>, /* FMC_D4 */
+                    <STM32_PINMUX('E', 8, AF12)>, /* FMC_D5 */
+                    <STM32_PINMUX('E', 9, AF12)>, /* FMC_D6 */
+                    <STM32_PINMUX('E', 10, AF12)>, /* FMC_D7 */
+                    <STM32_PINMUX('G', 9, AF12)>; /* FMC_NE2_FMC_NCE */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <1>;
+        };
+        pins2 {
+            pinmux = <STM32_PINMUX('D', 6, AF12)>; /* FMC_NWAIT */
+            bias-pull-up;
+        };
+    };
+    
+    fmc_sleep_pins_mx: fmc_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('D', 0, ANALOG)>, /* FMC_D2 */
+                     <STM32_PINMUX('D', 1, ANALOG)>, /* FMC_D3 */
+                     <STM32_PINMUX('D', 4, ANALOG)>, /* FMC_NOE */
+                     <STM32_PINMUX('D', 5, ANALOG)>, /* FMC_NWE */
+                     <STM32_PINMUX('D', 6, ANALOG)>, /* FMC_NWAIT */
+                     <STM32_PINMUX('D', 11, ANALOG)>, /* FMC_CLE */
+                     <STM32_PINMUX('D', 12, ANALOG)>, /* FMC_ALE */
+                     <STM32_PINMUX('D', 14, ANALOG)>, /* FMC_D0 */
+                     <STM32_PINMUX('D', 15, ANALOG)>, /* FMC_D1 */
+                     <STM32_PINMUX('E', 7, ANALOG)>, /* FMC_D4 */
+                     <STM32_PINMUX('E', 8, ANALOG)>, /* FMC_D5 */
+                     <STM32_PINMUX('E', 9, ANALOG)>, /* FMC_D6 */
+                     <STM32_PINMUX('E', 10, ANALOG)>, /* FMC_D7 */
+                     <STM32_PINMUX('G', 9, ANALOG)>; /* FMC_NCE */
+        };
+    };
+    i2c2_sleep_pins_mx: i2c2_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 4, ANALOG)>, /* I2C2_SCL */
+                     <STM32_PINMUX('H', 5, ANALOG)>; /* I2C2_SDA */
+        };
+    };
+    i2c4_sleep_pins_mx: i2c4_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 11, ANALOG)>, /* I2C4_SCL */
+                     <STM32_PINMUX('H', 12, ANALOG)>; /* I2C4_SDA */
+        };
+    };
+    ltdc_sleep_pins_mx: ltdc_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 3, ANALOG)>, /* LTDC_B2 */
+                     <STM32_PINMUX('A', 4, ANALOG)>, /* LTDC_VSYNC */
+                     <STM32_PINMUX('A', 8, ANALOG)>, /* LTDC_R6 */
+                     <STM32_PINMUX('A', 9, ANALOG)>, /* LTDC_R5 */
+                     <STM32_PINMUX('A', 15, ANALOG)>, /* LTDC_R1 */
+                     <STM32_PINMUX('D', 10, ANALOG)>, /* LTDC_B3 */
+                     <STM32_PINMUX('E', 4, ANALOG)>, /* LTDC_B0 */
+                     <STM32_PINMUX('E', 5, ANALOG)>, /* LTDC_G0 */
+                     <STM32_PINMUX('E', 6, ANALOG)>, /* LTDC_G1 */
+                     <STM32_PINMUX('F', 10, ANALOG)>, /* LTDC_DE */
+                     <STM32_PINMUX('G', 6, ANALOG)>, /* LTDC_R7 */
+                     <STM32_PINMUX('G', 7, ANALOG)>, /* LTDC_CLK */
+                     <STM32_PINMUX('G', 12, ANALOG)>, /* LTDC_B1 */
+                     <STM32_PINMUX('H', 2, ANALOG)>, /* LTDC_R0 */
+                     <STM32_PINMUX('H', 8, ANALOG)>, /* LTDC_R2 */
+                     <STM32_PINMUX('H', 9, ANALOG)>, /* LTDC_R3 */
+                     <STM32_PINMUX('H', 10, ANALOG)>, /* LTDC_R4 */
+                     <STM32_PINMUX('H', 13, ANALOG)>, /* LTDC_G2 */
+                     <STM32_PINMUX('H', 14, ANALOG)>, /* LTDC_G3 */
+                     <STM32_PINMUX('H', 15, ANALOG)>, /* LTDC_G4 */
+                     <STM32_PINMUX('I', 0, ANALOG)>, /* LTDC_G5 */
+                     <STM32_PINMUX('I', 1, ANALOG)>, /* LTDC_G6 */
+                     <STM32_PINMUX('I', 2, ANALOG)>, /* LTDC_G7 */
+                     <STM32_PINMUX('I', 4, ANALOG)>, /* LTDC_B4 */
+                     <STM32_PINMUX('I', 5, ANALOG)>, /* LTDC_B5 */
+                     <STM32_PINMUX('I', 6, ANALOG)>, /* LTDC_B6 */
+                     <STM32_PINMUX('I', 7, ANALOG)>, /* LTDC_B7 */
+                     <STM32_PINMUX('I', 10, ANALOG)>; /* LTDC_HSYNC */
+        };
+    };
+    rtc_sleep_pins_mx: rtc_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('I', 8, ANALOG)>; /* RTC_LSCO */
+        };
+    };
+    sai2b_sleep_pins_mx: sai2b_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('E', 11, ANALOG)>, /* SAI2_SD_B */
+                     <STM32_PINMUX('E', 12, ANALOG)>, /* SAI2_SCK_B */
+                     <STM32_PINMUX('E', 13, ANALOG)>, /* SAI2_FS_B */
+                     <STM32_PINMUX('E', 14, ANALOG)>; /* SAI2_MCLK_B */
+        };
+    };
+    sdmmc1_sleep_pins_mx: sdmmc1_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 8, ANALOG)>, /* SDMMC1_D0 */
+                     <STM32_PINMUX('C', 9, ANALOG)>, /* SDMMC1_D1 */
+                     <STM32_PINMUX('C', 10, ANALOG)>, /* SDMMC1_D2 */
+                     <STM32_PINMUX('C', 11, ANALOG)>, /* SDMMC1_D3 */
+                     <STM32_PINMUX('C', 12, ANALOG)>, /* SDMMC1_CK */
+                     <STM32_PINMUX('D', 2, ANALOG)>; /* SDMMC1_CMD */
+        };
+    };
+
+    uart4_sleep_pins_mx: uart4_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 2, ANALOG)>, /* UART4_RX */
+                     <STM32_PINMUX('G', 11, ANALOG)>; /* UART4_TX */
+        };
+    };
+    usart1_sleep_pins_mx: usart1_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 14, ANALOG)>, /* USART1_TX */
+                     <STM32_PINMUX('B', 15, ANALOG)>; /* USART1_RX */
+        };
+    };
+    usart3_sleep_pins_mx: usart3_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 10, ANALOG)>, /* USART3_TX */
+                     <STM32_PINMUX('B', 12, ANALOG)>; /* USART3_RX */
+        };
+    };
+    usart6_sleep_pins_mx: usart6_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 6, ANALOG)>, /* USART6_TX */
+                     <STM32_PINMUX('C', 7, ANALOG)>; /* USART6_RX */
+        };
+    };
+    usb_otg_hs_sleep_pins_mx: usb_otg_hs_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 10, ANALOG)>; /* USB_OTG_HS_ID */
+        };
+    };
+};
+
+&m4_rproc{
+    recovery;
+    status = "okay";
+
+    /* USER CODE BEGIN m4_rproc */
+    /* USER CODE END m4_rproc */
+};
+
+&bsec{
+    status = "okay";
+
+    /* USER CODE BEGIN bsec */
+    /* USER CODE END bsec */
+};
+
+&ethernet0{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&eth1_pins_mx>;
+    pinctrl-1 = <&eth1_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN ethernet0 */
+    /* USER CODE END ethernet0 */
+};
+
+&fmc{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&fmc_pins_mx>;
+    pinctrl-1 = <&fmc_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN fmc */
+    /* USER CODE END fmc */
+};
+
+&gpu{
+    status = "okay";
+
+    /* USER CODE BEGIN gpu */
+    /* USER CODE END gpu */
+};
+
+&i2c2{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&i2c2_pins_mx>;
+    pinctrl-1 = <&i2c2_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN i2c2 */
+    /* USER CODE END i2c2 */
+};
+
+&i2c4{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&i2c4_pins_mx>;
+    pinctrl-1 = <&i2c4_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN i2c4 */
+    /* USER CODE END i2c4 */
+};
+
+&iwdg2{
+    status = "okay";
+
+    /* USER CODE BEGIN iwdg2 */
+    /* USER CODE END iwdg2 */
+};
+
+&ltdc{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&ltdc_pins_mx>;
+    pinctrl-1 = <&ltdc_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN ltdc */
+    /* USER CODE END ltdc */
+};
+
+&m_can1{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&fdcan1_pins_mx>;
+    pinctrl-1 = <&fdcan1_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN m_can1 */
+    /* USER CODE END m_can1 */
+};
+
+&rcc{
+    u-boot,dm-pre-reloc;
+    status = "okay";
+
+    /* USER CODE BEGIN rcc */
+    /* USER CODE END rcc */
+};
+
+&rtc{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&rtc_pins_mx>;
+    pinctrl-1 = <&rtc_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN rtc */
+    /* USER CODE END rtc */
+};
+
+&sai2{
+    status = "okay";
+
+    /* USER CODE BEGIN sai2 */
+    /* USER CODE END sai2 */
+
+    sai2b:audio-controller@4400b024{
+        pinctrl-names = "default", "sleep";
+        pinctrl-0 = <&sai2b_pins_mx>;
+        pinctrl-1 = <&sai2b_sleep_pins_mx>;
+        status = "okay";
+
+        /* USER CODE BEGIN sai2b */
+        /* USER CODE END sai2b */
+    };
+};
+
+&sdmmc1{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&sdmmc1_pins_mx>;
+    pinctrl-1 = <&sdmmc1_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN sdmmc1 */
+    no-removable;
+    st,dirpol;
+    st,negedge;
+    bus-width=<4>;
+    /* USER CODE END sdmmc1 */
+};
+
+&uart4{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&uart4_pins_mx>;
+    pinctrl-1 = <&uart4_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN uart4 */
+    /* USER CODE END uart4 */
+};
+
+&usart1{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&usart1_pins_mx>;
+    pinctrl-1 = <&usart1_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN usart1 */
+    /* USER CODE END usart1 */
+};
+
+&usart3{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&usart3_pins_mx>;
+    pinctrl-1 = <&usart3_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN usart3 */
+    /* USER CODE END usart3 */
+};
+
+&usart6{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&usart6_pins_mx>;
+    pinctrl-1 = <&usart6_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN usart6 */
+    /* USER CODE END usart6 */
+};
+
+&usbh_ehci{
+    status = "okay";
+
+    /* USER CODE BEGIN usbh_ehci */
+   	phy-names = "usb";
+	phys = <&usbphyc_port0>;
+
+    /* USER CODE END usbh_ehci */
+};
+
+&usbh_ohci{
+    status = "okay";
+
+    /* USER CODE BEGIN usbh_ohci */
+    /* USER CODE END usbh_ohci */
+};
+
+&usbotg_hs{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&usb_otg_hs_pins_mx>;
+    pinctrl-1 = <&usb_otg_hs_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN usbotg_hs */
+    /* USER CODE END usbotg_hs */
+};
+
+&usbotg_hs {
+	vbus-supply = <&vbus_otg>;
+};
+
+&usbphyc {
+	vdd3v3-supply = <&vdd_usb>;
+};
+&usbphyc{
+    status = "okay";
+
+    /* USER CODE BEGIN usbphyc */
+    /* USER CODE END usbphyc */
+};
+
+&usbphyc_port0{
+    status = "okay";
+
+    /* USER CODE BEGIN usbphyc_port0 */
+    /* USER CODE END usbphyc_port0 */
+};
+
+&usbphyc_port1{
+    status = "okay";
+
+    /* USER CODE BEGIN usbphyc_port1 */
+    /* USER CODE END usbphyc_port1 */
+};
+
+/* USER CODE BEGIN addons */
+
+&fmc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&fmc_pins_a>;
+	status = "okay";
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	nand: nand@0 {
+		reg = <0>;
+		nand-on-flash-bbt;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		
+        partition@0 {
+            label = "nand-boot";
+            reg = <0x00000000 0x01400000>;
+        };
+
+        partition@1400000 {
+            label = "nand-fs";
+            reg = <0x01400000 0x1e000000>;
+        };
+	};
+};
+
+&ethernet0 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&eth1_pins_mx>;
+	phy-mode = "rmii";
+	max-speed = <100>;
+	phy-handle = <&phy0>;
+	snps,ps-speed = <100>;
+    st,eth_ref_clk_sel;
+	status = "okay";
+
+    clock-names = "stmmaceth",
+                "mac-clk-tx",
+                "mac-clk-rx",
+                "ethstp",
+                "syscfg-clk",
+                "eth-ck";
+
+    clocks = <&rcc ETHMAC>,
+            <&rcc ETHTX>,
+            <&rcc ETHRX>,
+            <&rcc ETHSTP>,
+            <&rcc SYSCFG>,
+            <&rcc ETHCK>;
+	
+    mdio0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "snps,dwmac-mdio";
+		snps,reset-gpio = <&gpioa 13 0>;
+		snps,reset-delays-us = <25>;
+		snps,reset-active-low;
+
+		phy0: ethernet-phy-0 {
+			reg = <0>;
+		};
+	};
+};
+
+
+/* USER CODE END addons */
+
diff --git a/arch/arm/dts/stm32mp157a-ugeast-800M-1G-mx-u-boot.dtsi b/arch/arm/dts/stm32mp157a-ugeast-800M-1G-mx-u-boot.dtsi
new file mode 100644
index 0000000..b905673
--- /dev/null
+++ b/arch/arm/dts/stm32mp157a-ugeast-800M-1G-mx-u-boot.dtsi
@@ -0,0 +1,227 @@
+/* SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause*/
+/*
+ * Copyright (C) 2019, STMicroelectronics - All Rights Reserved
+ * Author: STM32CubeMX code generation for STMicroelectronics.
+ */
+
+#include <dt-bindings/clock/stm32mp1-clksrc.h>
+#include "stm32mp15-1G-mx.h"
+
+#include "stm32mp157-u-boot.dtsi"
+#include "stm32mp15-ddr.dtsi"
+
+/* USER CODE BEGIN includes */
+/* USER CODE END includes */
+
+/ {
+
+	/* USER CODE BEGIN root */
+	/* USER CODE END root */
+
+clocks {
+    /* USER CODE BEGIN clocks */
+    /* USER CODE END clocks */
+
+    clk_hsi: clk-hsi {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+        u-boot,dm-pre-reloc;
+    };
+    clk_csi: clk-csi {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+        u-boot,dm-pre-reloc;
+    };
+    clk_lse: clk-lse {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+        st,drive=<LSEDRV_MEDIUM_HIGH>;
+        u-boot,dm-pre-reloc;
+    };
+    clk_hse: clk-hse {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+        u-boot,dm-pre-reloc;
+    };
+};
+
+}; /*root*/
+
+&gpioa {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiob {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioc {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiod {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioe {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiof {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiog {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioh {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioi {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioj {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiok {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioz {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+
+&rcc {
+    u-boot,dm-pre-reloc;
+    st,clksrc = <
+        CLK_MPU_PLL1P
+        CLK_AXI_PLL2P
+        CLK_MCU_HSI
+        CLK_PLL12_HSI
+        CLK_PLL3_HSI
+        CLK_PLL4_HSE
+        CLK_RTC_LSE
+        CLK_MCO1_DISABLED
+        CLK_MCO2_DISABLED
+    >;
+    st,clkdiv = <
+        1         /*MPU*/
+        1         /*AXI*/
+        0         /*MCU*/
+        0         /*APB1*/
+        0         /*APB2*/
+        0         /*APB3*/
+        1         /*APB4*/
+        1         /*APB5*/
+        0         /*RTC*/
+        0         /*MCO1*/
+        0         /*MCO2*/
+    >;
+    st,pkcs = <
+        CLK_CKPER_DISABLED
+        CLK_FMC_ACLK
+        CLK_ETH_PLL4P
+        CLK_SDMMC12_HSI
+        CLK_STGEN_HSI
+        CLK_USBPHY_HSE
+        CLK_SPI2S1_DISABLED
+        CLK_SPI2S23_DISABLED
+        CLK_SPI45_DISABLED
+        CLK_SPI6_DISABLED
+        CLK_I2C46_CSI
+        CLK_SDMMC3_DISABLED
+        CLK_USBO_PLL4R
+        CLK_ADC_DISABLED
+        CLK_CEC_DISABLED
+        CLK_I2C12_PCLK1
+        CLK_I2C35_DISABLED
+        CLK_UART1_PCLK5
+        CLK_UART24_HSE
+        CLK_UART35_PCLK1
+        CLK_UART6_PCLK2
+        CLK_UART78_DISABLED
+        CLK_SPDIF_PLL4P
+        CLK_FDCAN_HSE
+        CLK_SAI1_DISABLED
+        CLK_SAI2_SPDIF
+        CLK_SAI3_DISABLED
+        CLK_SAI4_DISABLED
+        CLK_LPTIM1_DISABLED
+        CLK_LPTIM23_DISABLED
+        CLK_LPTIM45_DISABLED
+    >;
+
+    pll1:st,pll@0 { /* MPU = 800MHz */
+        cfg = < 1 65 0 1 1 1>;
+    };
+    
+    pll2:st,pll@1 {
+        cfg = < 1 43 1 0 0 7>;
+    };
+    
+    pll3:st,pll@2 {
+        cfg = < 1 49 2 11 1 3>;
+    };    
+    pll4:st,pll@3 {
+        cfg = < 1 49 11 10 1 7>;
+        u-boot,dm-pre-reloc;
+    };
+};
+
+&fmc{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN fmc */
+    /* USER CODE END fmc */
+};
+
+&rcc{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN rcc */
+    /* USER CODE END rcc */
+};
+
+&sdmmc1{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN sdmmc1 */
+    /* USER CODE END sdmmc1 */
+};
+
+&uart4{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN uart4 */
+    /* USER CODE END uart4 */
+};
+
+&usart1{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN usart1 */
+    /* USER CODE END usart1 */
+};
+
+&usart3{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN usart3 */
+    /* USER CODE END usart3 */
+};
+
+&usart6{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN usart6 */
+    /* USER CODE END usart6 */
+};
+
+/* USER CODE BEGIN addons */
+/* USER CODE END addons */
+
diff --git a/arch/arm/dts/stm32mp157a-ugeast-800M-1G-mx.dts b/arch/arm/dts/stm32mp157a-ugeast-800M-1G-mx.dts
new file mode 100644
index 0000000..e5c0937
--- /dev/null
+++ b/arch/arm/dts/stm32mp157a-ugeast-800M-1G-mx.dts
@@ -0,0 +1,791 @@
+/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
+/*
+ * Copyright (C) STMicroelectronics 2019 - All Rights Reserved
+ * Author: STM32CubeMX code generation for STMicroelectronics.
+ */
+
+/dts-v1/;
+#include "stm32mp15-1G-mx.h"
+#include "stm32mp157c.dtsi"
+#include "stm32mp157c-m4-srm.dtsi"
+#include "stm32mp157cac-pinctrl.dtsi"
+
+/* USER CODE BEGIN includes */
+/* USER CODE END includes */
+
+/ {
+	model = "STMicroelectronics custom STM32CubeMX board";
+	compatible = "st,stm32mp157a-ugeast-mx", "st,stm32mp157";
+
+    memory@c0000000 {
+        reg = <0xc0000000 0x40000000>;
+
+        /* USER CODE BEGIN memory */
+        /* USER CODE END memory */
+    };
+
+    reserved-memory {
+        #address-cells = <1>;
+        #size-cells = <1>;
+        ranges;
+
+        /* USER CODE BEGIN reserved-memory */
+        /* USER CODE END reserved-memory */
+
+        gpu_reserved: gpu@ce000000 {
+            reg = <0xce000000 0x2000000>;
+            no-map;
+        };
+    };
+
+	/* USER CODE BEGIN root */
+    aliases {
+		ethernet0 = &ethernet0;
+		serial0 = &uart4;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+	/* USER CODE END root */
+
+    clocks {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+
+        clk_hsi: clk-hsi {
+            clock-frequency = <64000000>;
+        };
+        clk_csi: clk-csi {
+            clock-frequency = <4000000>;
+        };
+        clk_lse: clk-lse {
+            clock-frequency = <32768>;
+        };
+        clk_hse: clk-hse {
+            clock-frequency = <24000000>;
+        };
+    };
+
+	vdd_usb: regulator-vdd_usb {
+		compatible = "regulator-fixed";
+		regulator-name = "vdd_usb";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-always-on;
+	};
+	
+	vbus_otg: regulator-vbus_otg {
+		compatible = "regulator-fixed";
+		regulator-name = "vbus_otg";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+        regulator-always-on;
+	};
+
+}; /*root*/
+
+&pinctrl {
+    u-boot,dm-pre-reloc;
+    eth1_pins_mx: eth1_mx-0 {
+				pins {
+					pinmux =  <STM32_PINMUX('A', 1, AF0)>, /* ETH_CLK */
+						 <STM32_PINMUX('A', 2, AF11)>, /* ETH_MDIO */
+						 <STM32_PINMUX('C', 1, AF11)>, /* ETH_MDC */
+						 <STM32_PINMUX('A', 7, AF11)>, /* ETH_RX_DV */
+						 <STM32_PINMUX('B', 11, AF11)>, /* ETH_TX_EN */
+						 <STM32_PINMUX('C', 4, AF11)>, /* ETH_RX_D0 */
+						 <STM32_PINMUX('C', 5, AF11)>, /* ETH_RX_D1 */
+						 <STM32_PINMUX('G', 13, AF11)>, /* ETH_TX_D0 */
+						 <STM32_PINMUX('G', 14, AF11)>; /* ETH_TX_D1 */
+					bias-disable;
+					drive-push-pull;
+					slew-rate = <3>;
+				};
+    };
+
+    eth_res: eth_res-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 13, GPIO)>;
+            bias-pull-up;
+            drive-push-pull;
+            output-high;
+            slew-rate = <0>;
+        };
+    };
+
+    fdcan1_pins_mx: fdcan1_mx-0 {
+        pins1 {
+            pinmux = <STM32_PINMUX('I', 9, AF9)>; /* FDCAN1_RX */
+            bias-disable;
+        };
+        pins2 {
+            pinmux = <STM32_PINMUX('B', 9, AF9)>; /* FDCAN1_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    fmc_pins_mx: fmc_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('D', 0, AF12)>, /* FMC_D2 */
+                     <STM32_PINMUX('D', 1, AF12)>, /* FMC_D3 */
+                     <STM32_PINMUX('D', 4, AF12)>, /* FMC_NOE */
+                     <STM32_PINMUX('D', 5, AF12)>, /* FMC_NWE */
+                     <STM32_PINMUX('D', 11, AF12)>, /* FMC_CLE */
+                     <STM32_PINMUX('D', 12, AF12)>, /* FMC_ALE */
+                     <STM32_PINMUX('D', 14, AF12)>, /* FMC_D0 */
+                     <STM32_PINMUX('D', 15, AF12)>, /* FMC_D1 */
+                     <STM32_PINMUX('E', 7, AF12)>, /* FMC_D4 */
+                     <STM32_PINMUX('E', 8, AF12)>, /* FMC_D5 */
+                     <STM32_PINMUX('E', 9, AF12)>, /* FMC_D6 */
+                     <STM32_PINMUX('E', 10, AF12)>, /* FMC_D7 */
+                     <STM32_PINMUX('G', 9, AF12)>; /* FMC_NCE */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <1>;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('D', 6, AF12)>; /* FMC_NWAIT */
+            bias-disable;
+        };
+    };
+    i2c2_pins_mx: i2c2_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 4, AF4)>, /* I2C2_SCL */
+                     <STM32_PINMUX('H', 5, AF4)>; /* I2C2_SDA */
+            bias-disable;
+            drive-open-drain;
+            slew-rate = <0>;
+        };
+    };
+    i2c4_pins_mx: i2c4_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 11, AF4)>, /* I2C4_SCL */
+                     <STM32_PINMUX('H', 12, AF4)>; /* I2C4_SDA */
+            bias-disable;
+            drive-open-drain;
+            slew-rate = <0>;
+        };
+    };
+    ltdc_pins_mx: ltdc_mx-0 {
+        pins1 {
+            pinmux = <STM32_PINMUX('A', 3, AF9)>, /* LTDC_B2 */
+                     <STM32_PINMUX('A', 4, AF14)>, /* LTDC_VSYNC */
+                     <STM32_PINMUX('A', 8, AF14)>, /* LTDC_R6 */
+                     <STM32_PINMUX('A', 9, AF14)>, /* LTDC_R5 */
+                     <STM32_PINMUX('A', 15, AF14)>, /* LTDC_R1 */
+                     <STM32_PINMUX('D', 10, AF14)>, /* LTDC_B3 */
+                     <STM32_PINMUX('E', 4, AF14)>, /* LTDC_B0 */
+                     <STM32_PINMUX('E', 5, AF14)>, /* LTDC_G0 */
+                     <STM32_PINMUX('E', 6, AF14)>, /* LTDC_G1 */
+                     <STM32_PINMUX('F', 10, AF14)>, /* LTDC_DE */
+                     <STM32_PINMUX('G', 6, AF14)>, /* LTDC_R7 */
+                     <STM32_PINMUX('G', 12, AF14)>, /* LTDC_B1 */
+                     <STM32_PINMUX('H', 2, AF14)>, /* LTDC_R0 */
+                     <STM32_PINMUX('H', 8, AF14)>, /* LTDC_R2 */
+                     <STM32_PINMUX('H', 9, AF14)>, /* LTDC_R3 */
+                     <STM32_PINMUX('H', 10, AF14)>, /* LTDC_R4 */
+                     <STM32_PINMUX('H', 13, AF14)>, /* LTDC_G2 */
+                     <STM32_PINMUX('H', 14, AF14)>, /* LTDC_G3 */
+                     <STM32_PINMUX('H', 15, AF14)>, /* LTDC_G4 */
+                     <STM32_PINMUX('I', 0, AF14)>, /* LTDC_G5 */
+                     <STM32_PINMUX('I', 1, AF14)>, /* LTDC_G6 */
+                     <STM32_PINMUX('I', 2, AF14)>, /* LTDC_G7 */
+                     <STM32_PINMUX('I', 4, AF14)>, /* LTDC_B4 */
+                     <STM32_PINMUX('I', 5, AF14)>, /* LTDC_B5 */
+                     <STM32_PINMUX('I', 6, AF14)>, /* LTDC_B6 */
+                     <STM32_PINMUX('I', 7, AF14)>, /* LTDC_B7 */
+                     <STM32_PINMUX('I', 10, AF14)>; /* LTDC_HSYNC */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+        pins2 {
+            pinmux = <STM32_PINMUX('G', 7, AF14)>; /* LTDC_CLK */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <1>;
+        };
+    };
+    rtc_pins_mx: rtc_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('I', 8, ANALOG)>; /* RTC_LSCO */
+        };
+    };
+    sai2b_pins_mx: sai2b_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('E', 11, AF10)>, /* SAI2_SD_B */
+                     <STM32_PINMUX('E', 12, AF10)>, /* SAI2_SCK_B */
+                     <STM32_PINMUX('E', 13, AF10)>, /* SAI2_FS_B */
+                     <STM32_PINMUX('E', 14, AF10)>; /* SAI2_MCLK_B */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    sdmmc1_pins_mx: sdmmc1_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1_D0 */
+                     <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1_D1 */
+                     <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1_D2 */
+                     <STM32_PINMUX('C', 11, AF12)>, /* SDMMC1_D3 */
+                     <STM32_PINMUX('C', 12, AF12)>, /* SDMMC1_CK */
+                     <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1_CMD */
+            bias-pull-up;
+            drive-push-pull;
+            slew-rate = <3>;
+        };
+    };
+    
+    uart4_pins_mx: uart4_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('G', 11, AF6)>; /* UART4_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 2, AF8)>; /* UART4_RX */
+            bias-disable;
+        };
+    };
+    usart1_pins_mx: usart1_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 15, AF4)>; /* USART1_RX */
+            bias-disable;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 14, AF4)>; /* USART1_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    usart3_pins_mx: usart3_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 12, AF8)>; /* USART3_RX */
+            bias-disable;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 10, AF7)>; /* USART3_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    usart6_pins_mx: usart6_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 7, AF7)>; /* USART6_RX */
+            bias-disable;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 6, AF7)>; /* USART6_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    usb_otg_hs_pins_mx: usb_otg_hs_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 10, ANALOG)>; /* USB_OTG_HS_ID */
+        };
+    };
+    eth1_sleep_pins_mx: eth1_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 1, ANALOG)>, /* ETH1_CLK */
+                     <STM32_PINMUX('A', 2, ANALOG)>, /* ETH1_MDIO */
+                     <STM32_PINMUX('A', 7, ANALOG)>, /* ETH1_CRS_DV */
+                     <STM32_PINMUX('B', 11, ANALOG)>, /* ETH1_TX_EN */
+                     <STM32_PINMUX('C', 1, ANALOG)>, /* ETH1_MDC */
+                     <STM32_PINMUX('C', 4, ANALOG)>, /* ETH1_RXD0 */
+                     <STM32_PINMUX('C', 5, ANALOG)>, /* ETH1_RXD1 */
+                     <STM32_PINMUX('G', 13, ANALOG)>, /* ETH1_TXD0 */
+                     <STM32_PINMUX('G', 14, ANALOG)>; /* ETH1_TXD1 */
+        };
+    };
+    fdcan1_sleep_pins_mx: fdcan1_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('B', 9, ANALOG)>, /* FDCAN1_TX */
+                     <STM32_PINMUX('I', 9, ANALOG)>; /* FDCAN1_RX */
+        };
+    };
+    
+    fmc_pins_a: fmc-0 {
+        pins1 {
+            pinmux = <STM32_PINMUX('D', 4, AF12)>, /* FMC_NOE */
+                    <STM32_PINMUX('D', 5, AF12)>, /* FMC_NWE */
+                    <STM32_PINMUX('D', 11, AF12)>, /* FMC_A16_FMC_CLE */
+                    <STM32_PINMUX('D', 12, AF12)>, /* FMC_A17_FMC_ALE */
+                    <STM32_PINMUX('D', 14, AF12)>, /* FMC_D0 */
+                    <STM32_PINMUX('D', 15, AF12)>, /* FMC_D1 */
+                    <STM32_PINMUX('D', 0, AF12)>, /* FMC_D2 */
+                    <STM32_PINMUX('D', 1, AF12)>, /* FMC_D3 */
+                    <STM32_PINMUX('E', 7, AF12)>, /* FMC_D4 */
+                    <STM32_PINMUX('E', 8, AF12)>, /* FMC_D5 */
+                    <STM32_PINMUX('E', 9, AF12)>, /* FMC_D6 */
+                    <STM32_PINMUX('E', 10, AF12)>, /* FMC_D7 */
+                    <STM32_PINMUX('G', 9, AF12)>; /* FMC_NE2_FMC_NCE */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <1>;
+        };
+        pins2 {
+            pinmux = <STM32_PINMUX('D', 6, AF12)>; /* FMC_NWAIT */
+            bias-pull-up;
+        };
+    };
+    
+    fmc_sleep_pins_mx: fmc_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('D', 0, ANALOG)>, /* FMC_D2 */
+                     <STM32_PINMUX('D', 1, ANALOG)>, /* FMC_D3 */
+                     <STM32_PINMUX('D', 4, ANALOG)>, /* FMC_NOE */
+                     <STM32_PINMUX('D', 5, ANALOG)>, /* FMC_NWE */
+                     <STM32_PINMUX('D', 6, ANALOG)>, /* FMC_NWAIT */
+                     <STM32_PINMUX('D', 11, ANALOG)>, /* FMC_CLE */
+                     <STM32_PINMUX('D', 12, ANALOG)>, /* FMC_ALE */
+                     <STM32_PINMUX('D', 14, ANALOG)>, /* FMC_D0 */
+                     <STM32_PINMUX('D', 15, ANALOG)>, /* FMC_D1 */
+                     <STM32_PINMUX('E', 7, ANALOG)>, /* FMC_D4 */
+                     <STM32_PINMUX('E', 8, ANALOG)>, /* FMC_D5 */
+                     <STM32_PINMUX('E', 9, ANALOG)>, /* FMC_D6 */
+                     <STM32_PINMUX('E', 10, ANALOG)>, /* FMC_D7 */
+                     <STM32_PINMUX('G', 9, ANALOG)>; /* FMC_NCE */
+        };
+    };
+    i2c2_sleep_pins_mx: i2c2_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 4, ANALOG)>, /* I2C2_SCL */
+                     <STM32_PINMUX('H', 5, ANALOG)>; /* I2C2_SDA */
+        };
+    };
+    i2c4_sleep_pins_mx: i2c4_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 11, ANALOG)>, /* I2C4_SCL */
+                     <STM32_PINMUX('H', 12, ANALOG)>; /* I2C4_SDA */
+        };
+    };
+    ltdc_sleep_pins_mx: ltdc_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 3, ANALOG)>, /* LTDC_B2 */
+                     <STM32_PINMUX('A', 4, ANALOG)>, /* LTDC_VSYNC */
+                     <STM32_PINMUX('A', 8, ANALOG)>, /* LTDC_R6 */
+                     <STM32_PINMUX('A', 9, ANALOG)>, /* LTDC_R5 */
+                     <STM32_PINMUX('A', 15, ANALOG)>, /* LTDC_R1 */
+                     <STM32_PINMUX('D', 10, ANALOG)>, /* LTDC_B3 */
+                     <STM32_PINMUX('E', 4, ANALOG)>, /* LTDC_B0 */
+                     <STM32_PINMUX('E', 5, ANALOG)>, /* LTDC_G0 */
+                     <STM32_PINMUX('E', 6, ANALOG)>, /* LTDC_G1 */
+                     <STM32_PINMUX('F', 10, ANALOG)>, /* LTDC_DE */
+                     <STM32_PINMUX('G', 6, ANALOG)>, /* LTDC_R7 */
+                     <STM32_PINMUX('G', 7, ANALOG)>, /* LTDC_CLK */
+                     <STM32_PINMUX('G', 12, ANALOG)>, /* LTDC_B1 */
+                     <STM32_PINMUX('H', 2, ANALOG)>, /* LTDC_R0 */
+                     <STM32_PINMUX('H', 8, ANALOG)>, /* LTDC_R2 */
+                     <STM32_PINMUX('H', 9, ANALOG)>, /* LTDC_R3 */
+                     <STM32_PINMUX('H', 10, ANALOG)>, /* LTDC_R4 */
+                     <STM32_PINMUX('H', 13, ANALOG)>, /* LTDC_G2 */
+                     <STM32_PINMUX('H', 14, ANALOG)>, /* LTDC_G3 */
+                     <STM32_PINMUX('H', 15, ANALOG)>, /* LTDC_G4 */
+                     <STM32_PINMUX('I', 0, ANALOG)>, /* LTDC_G5 */
+                     <STM32_PINMUX('I', 1, ANALOG)>, /* LTDC_G6 */
+                     <STM32_PINMUX('I', 2, ANALOG)>, /* LTDC_G7 */
+                     <STM32_PINMUX('I', 4, ANALOG)>, /* LTDC_B4 */
+                     <STM32_PINMUX('I', 5, ANALOG)>, /* LTDC_B5 */
+                     <STM32_PINMUX('I', 6, ANALOG)>, /* LTDC_B6 */
+                     <STM32_PINMUX('I', 7, ANALOG)>, /* LTDC_B7 */
+                     <STM32_PINMUX('I', 10, ANALOG)>; /* LTDC_HSYNC */
+        };
+    };
+    rtc_sleep_pins_mx: rtc_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('I', 8, ANALOG)>; /* RTC_LSCO */
+        };
+    };
+    sai2b_sleep_pins_mx: sai2b_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('E', 11, ANALOG)>, /* SAI2_SD_B */
+                     <STM32_PINMUX('E', 12, ANALOG)>, /* SAI2_SCK_B */
+                     <STM32_PINMUX('E', 13, ANALOG)>, /* SAI2_FS_B */
+                     <STM32_PINMUX('E', 14, ANALOG)>; /* SAI2_MCLK_B */
+        };
+    };
+    sdmmc1_sleep_pins_mx: sdmmc1_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 8, ANALOG)>, /* SDMMC1_D0 */
+                     <STM32_PINMUX('C', 9, ANALOG)>, /* SDMMC1_D1 */
+                     <STM32_PINMUX('C', 10, ANALOG)>, /* SDMMC1_D2 */
+                     <STM32_PINMUX('C', 11, ANALOG)>, /* SDMMC1_D3 */
+                     <STM32_PINMUX('C', 12, ANALOG)>, /* SDMMC1_CK */
+                     <STM32_PINMUX('D', 2, ANALOG)>; /* SDMMC1_CMD */
+        };
+    };
+
+    uart4_sleep_pins_mx: uart4_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 2, ANALOG)>, /* UART4_RX */
+                     <STM32_PINMUX('G', 11, ANALOG)>; /* UART4_TX */
+        };
+    };
+    usart1_sleep_pins_mx: usart1_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 14, ANALOG)>, /* USART1_TX */
+                     <STM32_PINMUX('B', 15, ANALOG)>; /* USART1_RX */
+        };
+    };
+    usart3_sleep_pins_mx: usart3_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 10, ANALOG)>, /* USART3_TX */
+                     <STM32_PINMUX('B', 12, ANALOG)>; /* USART3_RX */
+        };
+    };
+    usart6_sleep_pins_mx: usart6_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 6, ANALOG)>, /* USART6_TX */
+                     <STM32_PINMUX('C', 7, ANALOG)>; /* USART6_RX */
+        };
+    };
+    usb_otg_hs_sleep_pins_mx: usb_otg_hs_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 10, ANALOG)>; /* USB_OTG_HS_ID */
+        };
+    };
+};
+
+&m4_rproc{
+    recovery;
+    status = "okay";
+
+    /* USER CODE BEGIN m4_rproc */
+    /* USER CODE END m4_rproc */
+};
+
+&bsec{
+    status = "okay";
+
+    /* USER CODE BEGIN bsec */
+    /* USER CODE END bsec */
+};
+
+&ethernet0{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&eth1_pins_mx>;
+    pinctrl-1 = <&eth1_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN ethernet0 */
+    /* USER CODE END ethernet0 */
+};
+
+&fmc{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&fmc_pins_mx>;
+    pinctrl-1 = <&fmc_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN fmc */
+    /* USER CODE END fmc */
+};
+
+&gpu{
+    status = "okay";
+
+    /* USER CODE BEGIN gpu */
+    /* USER CODE END gpu */
+};
+
+&i2c2{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&i2c2_pins_mx>;
+    pinctrl-1 = <&i2c2_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN i2c2 */
+    /* USER CODE END i2c2 */
+};
+
+&i2c4{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&i2c4_pins_mx>;
+    pinctrl-1 = <&i2c4_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN i2c4 */
+    /* USER CODE END i2c4 */
+};
+
+&iwdg2{
+    status = "okay";
+
+    /* USER CODE BEGIN iwdg2 */
+    /* USER CODE END iwdg2 */
+};
+
+&ltdc{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&ltdc_pins_mx>;
+    pinctrl-1 = <&ltdc_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN ltdc */
+    /* USER CODE END ltdc */
+};
+
+&m_can1{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&fdcan1_pins_mx>;
+    pinctrl-1 = <&fdcan1_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN m_can1 */
+    /* USER CODE END m_can1 */
+};
+
+&rcc{
+    u-boot,dm-pre-reloc;
+    status = "okay";
+
+    /* USER CODE BEGIN rcc */
+    /* USER CODE END rcc */
+};
+
+&rtc{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&rtc_pins_mx>;
+    pinctrl-1 = <&rtc_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN rtc */
+    /* USER CODE END rtc */
+};
+
+&sai2{
+    status = "okay";
+
+    /* USER CODE BEGIN sai2 */
+    /* USER CODE END sai2 */
+
+    sai2b:audio-controller@4400b024{
+        pinctrl-names = "default", "sleep";
+        pinctrl-0 = <&sai2b_pins_mx>;
+        pinctrl-1 = <&sai2b_sleep_pins_mx>;
+        status = "okay";
+
+        /* USER CODE BEGIN sai2b */
+        /* USER CODE END sai2b */
+    };
+};
+
+&sdmmc1{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&sdmmc1_pins_mx>;
+    pinctrl-1 = <&sdmmc1_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN sdmmc1 */
+    no-removable;
+    st,dirpol;
+    st,negedge;
+    bus-width=<4>;
+    /* USER CODE END sdmmc1 */
+};
+
+&uart4{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&uart4_pins_mx>;
+    pinctrl-1 = <&uart4_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN uart4 */
+    /* USER CODE END uart4 */
+};
+
+&usart1{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&usart1_pins_mx>;
+    pinctrl-1 = <&usart1_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN usart1 */
+    /* USER CODE END usart1 */
+};
+
+&usart3{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&usart3_pins_mx>;
+    pinctrl-1 = <&usart3_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN usart3 */
+    /* USER CODE END usart3 */
+};
+
+&usart6{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&usart6_pins_mx>;
+    pinctrl-1 = <&usart6_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN usart6 */
+    /* USER CODE END usart6 */
+};
+
+&usbh_ehci{
+    status = "okay";
+
+    /* USER CODE BEGIN usbh_ehci */
+   	phy-names = "usb";
+	phys = <&usbphyc_port0>;
+
+    /* USER CODE END usbh_ehci */
+};
+
+&usbh_ohci{
+    status = "okay";
+
+    /* USER CODE BEGIN usbh_ohci */
+    /* USER CODE END usbh_ohci */
+};
+
+&usbotg_hs{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&usb_otg_hs_pins_mx>;
+    pinctrl-1 = <&usb_otg_hs_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN usbotg_hs */
+    /* USER CODE END usbotg_hs */
+};
+
+&usbotg_hs {
+	vbus-supply = <&vbus_otg>;
+};
+
+&usbphyc {
+	vdd3v3-supply = <&vdd_usb>;
+};
+&usbphyc{
+    status = "okay";
+
+    /* USER CODE BEGIN usbphyc */
+    /* USER CODE END usbphyc */
+};
+
+&usbphyc_port0{
+    status = "okay";
+
+    /* USER CODE BEGIN usbphyc_port0 */
+    /* USER CODE END usbphyc_port0 */
+};
+
+&usbphyc_port1{
+    status = "okay";
+
+    /* USER CODE BEGIN usbphyc_port1 */
+    /* USER CODE END usbphyc_port1 */
+};
+
+/* USER CODE BEGIN addons */
+
+&fmc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&fmc_pins_a>;
+	status = "okay";
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	nand: nand@0 {
+		reg = <0>;
+		nand-on-flash-bbt;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		
+        partition@0 {
+            label = "nand-boot";
+            reg = <0x00000000 0x01400000>;
+        };
+
+        partition@1400000 {
+            label = "nand-fs";
+            reg = <0x01400000 0x1e000000>;
+        };
+	};
+};
+
+&ethernet0 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&eth1_pins_mx>;
+	phy-mode = "rmii";
+	max-speed = <100>;
+	phy-handle = <&phy0>;
+	snps,ps-speed = <100>;
+    st,eth_ref_clk_sel;
+	status = "okay";
+
+    clock-names = "stmmaceth",
+                "mac-clk-tx",
+                "mac-clk-rx",
+                "ethstp",
+                "syscfg-clk",
+                "eth-ck";
+
+    clocks = <&rcc ETHMAC>,
+            <&rcc ETHTX>,
+            <&rcc ETHRX>,
+            <&rcc ETHSTP>,
+            <&rcc SYSCFG>,
+            <&rcc ETHCK>;
+	
+    mdio0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "snps,dwmac-mdio";
+		snps,reset-gpio = <&gpioa 13 0>;
+		snps,reset-delays-us = <25>;
+		snps,reset-active-low;
+
+		phy0: ethernet-phy-0 {
+			reg = <0>;
+		};
+	};
+};
+
+
+/* USER CODE END addons */
+
diff --git a/arch/arm/dts/stm32mp157a-ugeast-800M-512M-mx-u-boot.dtsi b/arch/arm/dts/stm32mp157a-ugeast-800M-512M-mx-u-boot.dtsi
new file mode 100644
index 0000000..50bcd32
--- /dev/null
+++ b/arch/arm/dts/stm32mp157a-ugeast-800M-512M-mx-u-boot.dtsi
@@ -0,0 +1,227 @@
+/* SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause*/
+/*
+ * Copyright (C) 2019, STMicroelectronics - All Rights Reserved
+ * Author: STM32CubeMX code generation for STMicroelectronics.
+ */
+
+#include <dt-bindings/clock/stm32mp1-clksrc.h>
+#include "stm32mp15-512M-mx.h"
+
+#include "stm32mp157-u-boot.dtsi"
+#include "stm32mp15-ddr.dtsi"
+
+/* USER CODE BEGIN includes */
+/* USER CODE END includes */
+
+/ {
+
+	/* USER CODE BEGIN root */
+	/* USER CODE END root */
+
+clocks {
+    /* USER CODE BEGIN clocks */
+    /* USER CODE END clocks */
+
+    clk_hsi: clk-hsi {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+        u-boot,dm-pre-reloc;
+    };
+    clk_csi: clk-csi {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+        u-boot,dm-pre-reloc;
+    };
+    clk_lse: clk-lse {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+        st,drive=<LSEDRV_MEDIUM_HIGH>;
+        u-boot,dm-pre-reloc;
+    };
+    clk_hse: clk-hse {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+        u-boot,dm-pre-reloc;
+    };
+};
+
+}; /*root*/
+
+&gpioa {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiob {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioc {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiod {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioe {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiof {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiog {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioh {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioi {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioj {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpiok {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+&gpioz {
+    compatible = "st,stm32-gpio";
+    u-boot,dm-pre-reloc;
+};
+
+&rcc {
+    u-boot,dm-pre-reloc;
+    st,clksrc = <
+        CLK_MPU_PLL1P
+        CLK_AXI_PLL2P
+        CLK_MCU_HSI
+        CLK_PLL12_HSI
+        CLK_PLL3_HSI
+        CLK_PLL4_HSE
+        CLK_RTC_LSE
+        CLK_MCO1_DISABLED
+        CLK_MCO2_DISABLED
+    >;
+    st,clkdiv = <
+        1         /*MPU*/
+        1         /*AXI*/
+        0         /*MCU*/
+        0         /*APB1*/
+        0         /*APB2*/
+        0         /*APB3*/
+        1         /*APB4*/
+        1         /*APB5*/
+        0         /*RTC*/
+        0         /*MCO1*/
+        0         /*MCO2*/
+    >;
+    st,pkcs = <
+        CLK_CKPER_DISABLED
+        CLK_FMC_ACLK
+        CLK_ETH_PLL4P
+        CLK_SDMMC12_HSI
+        CLK_STGEN_HSI
+        CLK_USBPHY_HSE
+        CLK_SPI2S1_DISABLED
+        CLK_SPI2S23_DISABLED
+        CLK_SPI45_DISABLED
+        CLK_SPI6_DISABLED
+        CLK_I2C46_CSI
+        CLK_SDMMC3_DISABLED
+        CLK_USBO_PLL4R
+        CLK_ADC_DISABLED
+        CLK_CEC_DISABLED
+        CLK_I2C12_PCLK1
+        CLK_I2C35_DISABLED
+        CLK_UART1_PCLK5
+        CLK_UART24_HSE
+        CLK_UART35_PCLK1
+        CLK_UART6_PCLK2
+        CLK_UART78_DISABLED
+        CLK_SPDIF_PLL4P
+        CLK_FDCAN_HSE
+        CLK_SAI1_DISABLED
+        CLK_SAI2_SPDIF
+        CLK_SAI3_DISABLED
+        CLK_SAI4_DISABLED
+        CLK_LPTIM1_DISABLED
+        CLK_LPTIM23_DISABLED
+        CLK_LPTIM45_DISABLED
+    >;
+
+    pll1:st,pll@0 { /* MPU = 800MHz */
+        cfg = < 1 65 0 1 1 1>;
+    };
+    
+    pll2:st,pll@1 {
+        cfg = < 1 43 1 0 0 7>;
+    };
+    
+    pll3:st,pll@2 {
+        cfg = < 1 49 2 11 1 3>;
+    };    
+    pll4:st,pll@3 {
+        cfg = < 1 49 11 10 1 7>;
+        u-boot,dm-pre-reloc;
+    };
+};
+
+&fmc{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN fmc */
+    /* USER CODE END fmc */
+};
+
+&rcc{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN rcc */
+    /* USER CODE END rcc */
+};
+
+&sdmmc1{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN sdmmc1 */
+    /* USER CODE END sdmmc1 */
+};
+
+&uart4{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN uart4 */
+    /* USER CODE END uart4 */
+};
+
+&usart1{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN usart1 */
+    /* USER CODE END usart1 */
+};
+
+&usart3{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN usart3 */
+    /* USER CODE END usart3 */
+};
+
+&usart6{
+    u-boot,dm-pre-reloc;
+
+    /* USER CODE BEGIN usart6 */
+    /* USER CODE END usart6 */
+};
+
+/* USER CODE BEGIN addons */
+/* USER CODE END addons */
+
diff --git a/arch/arm/dts/stm32mp157a-ugeast-800M-512M-mx.dts b/arch/arm/dts/stm32mp157a-ugeast-800M-512M-mx.dts
new file mode 100644
index 0000000..9089ab9
--- /dev/null
+++ b/arch/arm/dts/stm32mp157a-ugeast-800M-512M-mx.dts
@@ -0,0 +1,791 @@
+/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
+/*
+ * Copyright (C) STMicroelectronics 2019 - All Rights Reserved
+ * Author: STM32CubeMX code generation for STMicroelectronics.
+ */
+
+/dts-v1/;
+#include "stm32mp15-512M-mx.h"
+#include "stm32mp157c.dtsi"
+#include "stm32mp157c-m4-srm.dtsi"
+#include "stm32mp157cac-pinctrl.dtsi"
+
+/* USER CODE BEGIN includes */
+/* USER CODE END includes */
+
+/ {
+	model = "STMicroelectronics custom STM32CubeMX board";
+	compatible = "st,stm32mp157a-ugeast-512-mx", "st,stm32mp157a-ugeast-mx", "st,stm32mp157";
+
+    memory@c0000000 {
+        reg = <0xc0000000 0x20000000>;
+
+        /* USER CODE BEGIN memory */
+        /* USER CODE END memory */
+    };
+
+    reserved-memory {
+        #address-cells = <1>;
+        #size-cells = <1>;
+        ranges;
+
+        /* USER CODE BEGIN reserved-memory */
+        /* USER CODE END reserved-memory */
+
+        gpu_reserved: gpu@ce000000 {
+            reg = <0xce000000 0x2000000>;
+            no-map;
+        };
+    };
+
+	/* USER CODE BEGIN root */
+    aliases {
+		ethernet0 = &ethernet0;
+		serial0 = &uart4;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+	/* USER CODE END root */
+
+    clocks {
+        /* USER CODE BEGIN clocks */
+        /* USER CODE END clocks */
+
+        clk_hsi: clk-hsi {
+            clock-frequency = <64000000>;
+        };
+        clk_csi: clk-csi {
+            clock-frequency = <4000000>;
+        };
+        clk_lse: clk-lse {
+            clock-frequency = <32768>;
+        };
+        clk_hse: clk-hse {
+            clock-frequency = <24000000>;
+        };
+    };
+
+	vdd_usb: regulator-vdd_usb {
+		compatible = "regulator-fixed";
+		regulator-name = "vdd_usb";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		regulator-always-on;
+	};
+	
+	vbus_otg: regulator-vbus_otg {
+		compatible = "regulator-fixed";
+		regulator-name = "vbus_otg";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+        regulator-always-on;
+	};
+
+}; /*root*/
+
+&pinctrl {
+    u-boot,dm-pre-reloc;
+    eth1_pins_mx: eth1_mx-0 {
+				pins {
+					pinmux =  <STM32_PINMUX('A', 1, AF0)>, /* ETH_CLK */
+						 <STM32_PINMUX('A', 2, AF11)>, /* ETH_MDIO */
+						 <STM32_PINMUX('C', 1, AF11)>, /* ETH_MDC */
+						 <STM32_PINMUX('A', 7, AF11)>, /* ETH_RX_DV */
+						 <STM32_PINMUX('B', 11, AF11)>, /* ETH_TX_EN */
+						 <STM32_PINMUX('C', 4, AF11)>, /* ETH_RX_D0 */
+						 <STM32_PINMUX('C', 5, AF11)>, /* ETH_RX_D1 */
+						 <STM32_PINMUX('G', 13, AF11)>, /* ETH_TX_D0 */
+						 <STM32_PINMUX('G', 14, AF11)>; /* ETH_TX_D1 */
+					bias-disable;
+					drive-push-pull;
+					slew-rate = <3>;
+				};
+    };
+
+    eth_res: eth_res-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 13, GPIO)>;
+            bias-pull-up;
+            drive-push-pull;
+            output-high;
+            slew-rate = <0>;
+        };
+    };
+
+    fdcan1_pins_mx: fdcan1_mx-0 {
+        pins1 {
+            pinmux = <STM32_PINMUX('I', 9, AF9)>; /* FDCAN1_RX */
+            bias-disable;
+        };
+        pins2 {
+            pinmux = <STM32_PINMUX('B', 9, AF9)>; /* FDCAN1_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    fmc_pins_mx: fmc_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('D', 0, AF12)>, /* FMC_D2 */
+                     <STM32_PINMUX('D', 1, AF12)>, /* FMC_D3 */
+                     <STM32_PINMUX('D', 4, AF12)>, /* FMC_NOE */
+                     <STM32_PINMUX('D', 5, AF12)>, /* FMC_NWE */
+                     <STM32_PINMUX('D', 11, AF12)>, /* FMC_CLE */
+                     <STM32_PINMUX('D', 12, AF12)>, /* FMC_ALE */
+                     <STM32_PINMUX('D', 14, AF12)>, /* FMC_D0 */
+                     <STM32_PINMUX('D', 15, AF12)>, /* FMC_D1 */
+                     <STM32_PINMUX('E', 7, AF12)>, /* FMC_D4 */
+                     <STM32_PINMUX('E', 8, AF12)>, /* FMC_D5 */
+                     <STM32_PINMUX('E', 9, AF12)>, /* FMC_D6 */
+                     <STM32_PINMUX('E', 10, AF12)>, /* FMC_D7 */
+                     <STM32_PINMUX('G', 9, AF12)>; /* FMC_NCE */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <1>;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('D', 6, AF12)>; /* FMC_NWAIT */
+            bias-disable;
+        };
+    };
+    i2c2_pins_mx: i2c2_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 4, AF4)>, /* I2C2_SCL */
+                     <STM32_PINMUX('H', 5, AF4)>; /* I2C2_SDA */
+            bias-disable;
+            drive-open-drain;
+            slew-rate = <0>;
+        };
+    };
+    i2c4_pins_mx: i2c4_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 11, AF4)>, /* I2C4_SCL */
+                     <STM32_PINMUX('H', 12, AF4)>; /* I2C4_SDA */
+            bias-disable;
+            drive-open-drain;
+            slew-rate = <0>;
+        };
+    };
+    ltdc_pins_mx: ltdc_mx-0 {
+        pins1 {
+            pinmux = <STM32_PINMUX('A', 3, AF9)>, /* LTDC_B2 */
+                     <STM32_PINMUX('A', 4, AF14)>, /* LTDC_VSYNC */
+                     <STM32_PINMUX('A', 8, AF14)>, /* LTDC_R6 */
+                     <STM32_PINMUX('A', 9, AF14)>, /* LTDC_R5 */
+                     <STM32_PINMUX('A', 15, AF14)>, /* LTDC_R1 */
+                     <STM32_PINMUX('D', 10, AF14)>, /* LTDC_B3 */
+                     <STM32_PINMUX('E', 4, AF14)>, /* LTDC_B0 */
+                     <STM32_PINMUX('E', 5, AF14)>, /* LTDC_G0 */
+                     <STM32_PINMUX('E', 6, AF14)>, /* LTDC_G1 */
+                     <STM32_PINMUX('F', 10, AF14)>, /* LTDC_DE */
+                     <STM32_PINMUX('G', 6, AF14)>, /* LTDC_R7 */
+                     <STM32_PINMUX('G', 12, AF14)>, /* LTDC_B1 */
+                     <STM32_PINMUX('H', 2, AF14)>, /* LTDC_R0 */
+                     <STM32_PINMUX('H', 8, AF14)>, /* LTDC_R2 */
+                     <STM32_PINMUX('H', 9, AF14)>, /* LTDC_R3 */
+                     <STM32_PINMUX('H', 10, AF14)>, /* LTDC_R4 */
+                     <STM32_PINMUX('H', 13, AF14)>, /* LTDC_G2 */
+                     <STM32_PINMUX('H', 14, AF14)>, /* LTDC_G3 */
+                     <STM32_PINMUX('H', 15, AF14)>, /* LTDC_G4 */
+                     <STM32_PINMUX('I', 0, AF14)>, /* LTDC_G5 */
+                     <STM32_PINMUX('I', 1, AF14)>, /* LTDC_G6 */
+                     <STM32_PINMUX('I', 2, AF14)>, /* LTDC_G7 */
+                     <STM32_PINMUX('I', 4, AF14)>, /* LTDC_B4 */
+                     <STM32_PINMUX('I', 5, AF14)>, /* LTDC_B5 */
+                     <STM32_PINMUX('I', 6, AF14)>, /* LTDC_B6 */
+                     <STM32_PINMUX('I', 7, AF14)>, /* LTDC_B7 */
+                     <STM32_PINMUX('I', 10, AF14)>; /* LTDC_HSYNC */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+        pins2 {
+            pinmux = <STM32_PINMUX('G', 7, AF14)>; /* LTDC_CLK */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <1>;
+        };
+    };
+    rtc_pins_mx: rtc_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('I', 8, ANALOG)>; /* RTC_LSCO */
+        };
+    };
+    sai2b_pins_mx: sai2b_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('E', 11, AF10)>, /* SAI2_SD_B */
+                     <STM32_PINMUX('E', 12, AF10)>, /* SAI2_SCK_B */
+                     <STM32_PINMUX('E', 13, AF10)>, /* SAI2_FS_B */
+                     <STM32_PINMUX('E', 14, AF10)>; /* SAI2_MCLK_B */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    sdmmc1_pins_mx: sdmmc1_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDMMC1_D0 */
+                     <STM32_PINMUX('C', 9, AF12)>, /* SDMMC1_D1 */
+                     <STM32_PINMUX('C', 10, AF12)>, /* SDMMC1_D2 */
+                     <STM32_PINMUX('C', 11, AF12)>, /* SDMMC1_D3 */
+                     <STM32_PINMUX('C', 12, AF12)>, /* SDMMC1_CK */
+                     <STM32_PINMUX('D', 2, AF12)>; /* SDMMC1_CMD */
+            bias-pull-up;
+            drive-push-pull;
+            slew-rate = <3>;
+        };
+    };
+    
+    uart4_pins_mx: uart4_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('G', 11, AF6)>; /* UART4_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 2, AF8)>; /* UART4_RX */
+            bias-disable;
+        };
+    };
+    usart1_pins_mx: usart1_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 15, AF4)>; /* USART1_RX */
+            bias-disable;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 14, AF4)>; /* USART1_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    usart3_pins_mx: usart3_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 12, AF8)>; /* USART3_RX */
+            bias-disable;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 10, AF7)>; /* USART3_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    usart6_pins_mx: usart6_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins1 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 7, AF7)>; /* USART6_RX */
+            bias-disable;
+        };
+        pins2 {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 6, AF7)>; /* USART6_TX */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <0>;
+        };
+    };
+    usb_otg_hs_pins_mx: usb_otg_hs_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 10, ANALOG)>; /* USB_OTG_HS_ID */
+        };
+    };
+    eth1_sleep_pins_mx: eth1_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 1, ANALOG)>, /* ETH1_CLK */
+                     <STM32_PINMUX('A', 2, ANALOG)>, /* ETH1_MDIO */
+                     <STM32_PINMUX('A', 7, ANALOG)>, /* ETH1_CRS_DV */
+                     <STM32_PINMUX('B', 11, ANALOG)>, /* ETH1_TX_EN */
+                     <STM32_PINMUX('C', 1, ANALOG)>, /* ETH1_MDC */
+                     <STM32_PINMUX('C', 4, ANALOG)>, /* ETH1_RXD0 */
+                     <STM32_PINMUX('C', 5, ANALOG)>, /* ETH1_RXD1 */
+                     <STM32_PINMUX('G', 13, ANALOG)>, /* ETH1_TXD0 */
+                     <STM32_PINMUX('G', 14, ANALOG)>; /* ETH1_TXD1 */
+        };
+    };
+    fdcan1_sleep_pins_mx: fdcan1_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('B', 9, ANALOG)>, /* FDCAN1_TX */
+                     <STM32_PINMUX('I', 9, ANALOG)>; /* FDCAN1_RX */
+        };
+    };
+    
+    fmc_pins_a: fmc-0 {
+        pins1 {
+            pinmux = <STM32_PINMUX('D', 4, AF12)>, /* FMC_NOE */
+                    <STM32_PINMUX('D', 5, AF12)>, /* FMC_NWE */
+                    <STM32_PINMUX('D', 11, AF12)>, /* FMC_A16_FMC_CLE */
+                    <STM32_PINMUX('D', 12, AF12)>, /* FMC_A17_FMC_ALE */
+                    <STM32_PINMUX('D', 14, AF12)>, /* FMC_D0 */
+                    <STM32_PINMUX('D', 15, AF12)>, /* FMC_D1 */
+                    <STM32_PINMUX('D', 0, AF12)>, /* FMC_D2 */
+                    <STM32_PINMUX('D', 1, AF12)>, /* FMC_D3 */
+                    <STM32_PINMUX('E', 7, AF12)>, /* FMC_D4 */
+                    <STM32_PINMUX('E', 8, AF12)>, /* FMC_D5 */
+                    <STM32_PINMUX('E', 9, AF12)>, /* FMC_D6 */
+                    <STM32_PINMUX('E', 10, AF12)>, /* FMC_D7 */
+                    <STM32_PINMUX('G', 9, AF12)>; /* FMC_NE2_FMC_NCE */
+            bias-disable;
+            drive-push-pull;
+            slew-rate = <1>;
+        };
+        pins2 {
+            pinmux = <STM32_PINMUX('D', 6, AF12)>; /* FMC_NWAIT */
+            bias-pull-up;
+        };
+    };
+    
+    fmc_sleep_pins_mx: fmc_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('D', 0, ANALOG)>, /* FMC_D2 */
+                     <STM32_PINMUX('D', 1, ANALOG)>, /* FMC_D3 */
+                     <STM32_PINMUX('D', 4, ANALOG)>, /* FMC_NOE */
+                     <STM32_PINMUX('D', 5, ANALOG)>, /* FMC_NWE */
+                     <STM32_PINMUX('D', 6, ANALOG)>, /* FMC_NWAIT */
+                     <STM32_PINMUX('D', 11, ANALOG)>, /* FMC_CLE */
+                     <STM32_PINMUX('D', 12, ANALOG)>, /* FMC_ALE */
+                     <STM32_PINMUX('D', 14, ANALOG)>, /* FMC_D0 */
+                     <STM32_PINMUX('D', 15, ANALOG)>, /* FMC_D1 */
+                     <STM32_PINMUX('E', 7, ANALOG)>, /* FMC_D4 */
+                     <STM32_PINMUX('E', 8, ANALOG)>, /* FMC_D5 */
+                     <STM32_PINMUX('E', 9, ANALOG)>, /* FMC_D6 */
+                     <STM32_PINMUX('E', 10, ANALOG)>, /* FMC_D7 */
+                     <STM32_PINMUX('G', 9, ANALOG)>; /* FMC_NCE */
+        };
+    };
+    i2c2_sleep_pins_mx: i2c2_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 4, ANALOG)>, /* I2C2_SCL */
+                     <STM32_PINMUX('H', 5, ANALOG)>; /* I2C2_SDA */
+        };
+    };
+    i2c4_sleep_pins_mx: i2c4_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('H', 11, ANALOG)>, /* I2C4_SCL */
+                     <STM32_PINMUX('H', 12, ANALOG)>; /* I2C4_SDA */
+        };
+    };
+    ltdc_sleep_pins_mx: ltdc_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 3, ANALOG)>, /* LTDC_B2 */
+                     <STM32_PINMUX('A', 4, ANALOG)>, /* LTDC_VSYNC */
+                     <STM32_PINMUX('A', 8, ANALOG)>, /* LTDC_R6 */
+                     <STM32_PINMUX('A', 9, ANALOG)>, /* LTDC_R5 */
+                     <STM32_PINMUX('A', 15, ANALOG)>, /* LTDC_R1 */
+                     <STM32_PINMUX('D', 10, ANALOG)>, /* LTDC_B3 */
+                     <STM32_PINMUX('E', 4, ANALOG)>, /* LTDC_B0 */
+                     <STM32_PINMUX('E', 5, ANALOG)>, /* LTDC_G0 */
+                     <STM32_PINMUX('E', 6, ANALOG)>, /* LTDC_G1 */
+                     <STM32_PINMUX('F', 10, ANALOG)>, /* LTDC_DE */
+                     <STM32_PINMUX('G', 6, ANALOG)>, /* LTDC_R7 */
+                     <STM32_PINMUX('G', 7, ANALOG)>, /* LTDC_CLK */
+                     <STM32_PINMUX('G', 12, ANALOG)>, /* LTDC_B1 */
+                     <STM32_PINMUX('H', 2, ANALOG)>, /* LTDC_R0 */
+                     <STM32_PINMUX('H', 8, ANALOG)>, /* LTDC_R2 */
+                     <STM32_PINMUX('H', 9, ANALOG)>, /* LTDC_R3 */
+                     <STM32_PINMUX('H', 10, ANALOG)>, /* LTDC_R4 */
+                     <STM32_PINMUX('H', 13, ANALOG)>, /* LTDC_G2 */
+                     <STM32_PINMUX('H', 14, ANALOG)>, /* LTDC_G3 */
+                     <STM32_PINMUX('H', 15, ANALOG)>, /* LTDC_G4 */
+                     <STM32_PINMUX('I', 0, ANALOG)>, /* LTDC_G5 */
+                     <STM32_PINMUX('I', 1, ANALOG)>, /* LTDC_G6 */
+                     <STM32_PINMUX('I', 2, ANALOG)>, /* LTDC_G7 */
+                     <STM32_PINMUX('I', 4, ANALOG)>, /* LTDC_B4 */
+                     <STM32_PINMUX('I', 5, ANALOG)>, /* LTDC_B5 */
+                     <STM32_PINMUX('I', 6, ANALOG)>, /* LTDC_B6 */
+                     <STM32_PINMUX('I', 7, ANALOG)>, /* LTDC_B7 */
+                     <STM32_PINMUX('I', 10, ANALOG)>; /* LTDC_HSYNC */
+        };
+    };
+    rtc_sleep_pins_mx: rtc_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('I', 8, ANALOG)>; /* RTC_LSCO */
+        };
+    };
+    sai2b_sleep_pins_mx: sai2b_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('E', 11, ANALOG)>, /* SAI2_SD_B */
+                     <STM32_PINMUX('E', 12, ANALOG)>, /* SAI2_SCK_B */
+                     <STM32_PINMUX('E', 13, ANALOG)>, /* SAI2_FS_B */
+                     <STM32_PINMUX('E', 14, ANALOG)>; /* SAI2_MCLK_B */
+        };
+    };
+    sdmmc1_sleep_pins_mx: sdmmc1_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 8, ANALOG)>, /* SDMMC1_D0 */
+                     <STM32_PINMUX('C', 9, ANALOG)>, /* SDMMC1_D1 */
+                     <STM32_PINMUX('C', 10, ANALOG)>, /* SDMMC1_D2 */
+                     <STM32_PINMUX('C', 11, ANALOG)>, /* SDMMC1_D3 */
+                     <STM32_PINMUX('C', 12, ANALOG)>, /* SDMMC1_CK */
+                     <STM32_PINMUX('D', 2, ANALOG)>; /* SDMMC1_CMD */
+        };
+    };
+
+    uart4_sleep_pins_mx: uart4_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 2, ANALOG)>, /* UART4_RX */
+                     <STM32_PINMUX('G', 11, ANALOG)>; /* UART4_TX */
+        };
+    };
+    usart1_sleep_pins_mx: usart1_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 14, ANALOG)>, /* USART1_TX */
+                     <STM32_PINMUX('B', 15, ANALOG)>; /* USART1_RX */
+        };
+    };
+    usart3_sleep_pins_mx: usart3_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('B', 10, ANALOG)>, /* USART3_TX */
+                     <STM32_PINMUX('B', 12, ANALOG)>; /* USART3_RX */
+        };
+    };
+    usart6_sleep_pins_mx: usart6_sleep_mx-0 {
+        u-boot,dm-pre-reloc;
+        pins {
+            u-boot,dm-pre-reloc;
+            pinmux = <STM32_PINMUX('C', 6, ANALOG)>, /* USART6_TX */
+                     <STM32_PINMUX('C', 7, ANALOG)>; /* USART6_RX */
+        };
+    };
+    usb_otg_hs_sleep_pins_mx: usb_otg_hs_sleep_mx-0 {
+        pins {
+            pinmux = <STM32_PINMUX('A', 10, ANALOG)>; /* USB_OTG_HS_ID */
+        };
+    };
+};
+
+&m4_rproc{
+    recovery;
+    status = "okay";
+
+    /* USER CODE BEGIN m4_rproc */
+    /* USER CODE END m4_rproc */
+};
+
+&bsec{
+    status = "okay";
+
+    /* USER CODE BEGIN bsec */
+    /* USER CODE END bsec */
+};
+
+&ethernet0{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&eth1_pins_mx>;
+    pinctrl-1 = <&eth1_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN ethernet0 */
+    /* USER CODE END ethernet0 */
+};
+
+&fmc{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&fmc_pins_mx>;
+    pinctrl-1 = <&fmc_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN fmc */
+    /* USER CODE END fmc */
+};
+
+&gpu{
+    status = "okay";
+
+    /* USER CODE BEGIN gpu */
+    /* USER CODE END gpu */
+};
+
+&i2c2{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&i2c2_pins_mx>;
+    pinctrl-1 = <&i2c2_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN i2c2 */
+    /* USER CODE END i2c2 */
+};
+
+&i2c4{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&i2c4_pins_mx>;
+    pinctrl-1 = <&i2c4_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN i2c4 */
+    /* USER CODE END i2c4 */
+};
+
+&iwdg2{
+    status = "okay";
+
+    /* USER CODE BEGIN iwdg2 */
+    /* USER CODE END iwdg2 */
+};
+
+&ltdc{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&ltdc_pins_mx>;
+    pinctrl-1 = <&ltdc_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN ltdc */
+    /* USER CODE END ltdc */
+};
+
+&m_can1{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&fdcan1_pins_mx>;
+    pinctrl-1 = <&fdcan1_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN m_can1 */
+    /* USER CODE END m_can1 */
+};
+
+&rcc{
+    u-boot,dm-pre-reloc;
+    status = "okay";
+
+    /* USER CODE BEGIN rcc */
+    /* USER CODE END rcc */
+};
+
+&rtc{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&rtc_pins_mx>;
+    pinctrl-1 = <&rtc_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN rtc */
+    /* USER CODE END rtc */
+};
+
+&sai2{
+    status = "okay";
+
+    /* USER CODE BEGIN sai2 */
+    /* USER CODE END sai2 */
+
+    sai2b:audio-controller@4400b024{
+        pinctrl-names = "default", "sleep";
+        pinctrl-0 = <&sai2b_pins_mx>;
+        pinctrl-1 = <&sai2b_sleep_pins_mx>;
+        status = "okay";
+
+        /* USER CODE BEGIN sai2b */
+        /* USER CODE END sai2b */
+    };
+};
+
+&sdmmc1{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&sdmmc1_pins_mx>;
+    pinctrl-1 = <&sdmmc1_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN sdmmc1 */
+    no-removable;
+    st,dirpol;
+    st,negedge;
+    bus-width=<4>;
+    /* USER CODE END sdmmc1 */
+};
+
+&uart4{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&uart4_pins_mx>;
+    pinctrl-1 = <&uart4_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN uart4 */
+    /* USER CODE END uart4 */
+};
+
+&usart1{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&usart1_pins_mx>;
+    pinctrl-1 = <&usart1_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN usart1 */
+    /* USER CODE END usart1 */
+};
+
+&usart3{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&usart3_pins_mx>;
+    pinctrl-1 = <&usart3_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN usart3 */
+    /* USER CODE END usart3 */
+};
+
+&usart6{
+    u-boot,dm-pre-reloc;
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&usart6_pins_mx>;
+    pinctrl-1 = <&usart6_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN usart6 */
+    /* USER CODE END usart6 */
+};
+
+&usbh_ehci{
+    status = "okay";
+
+    /* USER CODE BEGIN usbh_ehci */
+   	phy-names = "usb";
+	phys = <&usbphyc_port0>;
+
+    /* USER CODE END usbh_ehci */
+};
+
+&usbh_ohci{
+    status = "okay";
+
+    /* USER CODE BEGIN usbh_ohci */
+    /* USER CODE END usbh_ohci */
+};
+
+&usbotg_hs{
+    pinctrl-names = "default", "sleep";
+    pinctrl-0 = <&usb_otg_hs_pins_mx>;
+    pinctrl-1 = <&usb_otg_hs_sleep_pins_mx>;
+    status = "okay";
+
+    /* USER CODE BEGIN usbotg_hs */
+    /* USER CODE END usbotg_hs */
+};
+
+&usbotg_hs {
+	vbus-supply = <&vbus_otg>;
+};
+
+&usbphyc {
+	vdd3v3-supply = <&vdd_usb>;
+};
+&usbphyc{
+    status = "okay";
+
+    /* USER CODE BEGIN usbphyc */
+    /* USER CODE END usbphyc */
+};
+
+&usbphyc_port0{
+    status = "okay";
+
+    /* USER CODE BEGIN usbphyc_port0 */
+    /* USER CODE END usbphyc_port0 */
+};
+
+&usbphyc_port1{
+    status = "okay";
+
+    /* USER CODE BEGIN usbphyc_port1 */
+    /* USER CODE END usbphyc_port1 */
+};
+
+/* USER CODE BEGIN addons */
+
+&fmc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&fmc_pins_a>;
+	status = "okay";
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	nand: nand@0 {
+		reg = <0>;
+		nand-on-flash-bbt;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		
+        partition@0 {
+            label = "nand-boot";
+            reg = <0x00000000 0x01400000>;
+        };
+
+        partition@1400000 {
+            label = "nand-fs";
+            reg = <0x01400000 0x1e000000>;
+        };
+	};
+};
+
+&ethernet0 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&eth1_pins_mx>;
+	phy-mode = "rmii";
+	max-speed = <100>;
+	phy-handle = <&phy0>;
+	snps,ps-speed = <100>;
+    st,eth_ref_clk_sel;
+	status = "okay";
+
+    clock-names = "stmmaceth",
+                "mac-clk-tx",
+                "mac-clk-rx",
+                "ethstp",
+                "syscfg-clk",
+                "eth-ck";
+
+    clocks = <&rcc ETHMAC>,
+            <&rcc ETHTX>,
+            <&rcc ETHRX>,
+            <&rcc ETHSTP>,
+            <&rcc SYSCFG>,
+            <&rcc ETHCK>;
+	
+    mdio0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "snps,dwmac-mdio";
+		snps,reset-gpio = <&gpioa 13 0>;
+		snps,reset-delays-us = <25>;
+		snps,reset-active-low;
+
+		phy0: ethernet-phy-0 {
+			reg = <0>;
+		};
+	};
+};
+
+
+/* USER CODE END addons */
+
diff --git a/configs/stm32mp15_ugeast_512_trusted_defconfig b/configs/stm32mp15_ugeast_512M_trusted_defconfig
similarity index 97%
rename from configs/stm32mp15_ugeast_512_trusted_defconfig
rename to configs/stm32mp15_ugeast_512M_trusted_defconfig
index e80785e..28efdf9 100644
--- a/configs/stm32mp15_ugeast_512_trusted_defconfig
+++ b/configs/stm32mp15_ugeast_512M_trusted_defconfig
@@ -33,7 +33,7 @@ CONFIG_CMD_REGULATOR=y
 CONFIG_CMD_EXT4_WRITE=y
 CONFIG_CMD_MTDPARTS=y
 CONFIG_CMD_UBI=y
-CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-ugeast-512-mx"
+CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-ugeast-512M-mx"
 CONFIG_STM32_ADC=y
 CONFIG_USB_FUNCTION_FASTBOOT=y
 CONFIG_FASTBOOT_BUF_ADDR=0xC0000000
diff --git a/configs/stm32mp15_ugeast_800M_1G_trusted_defconfig b/configs/stm32mp15_ugeast_800M_1G_trusted_defconfig
new file mode 100644
index 0000000..b35b477
--- /dev/null
+++ b/configs/stm32mp15_ugeast_800M_1G_trusted_defconfig
@@ -0,0 +1,104 @@
+CONFIG_ARM=y
+CONFIG_ARCH_STM32MP=y
+CONFIG_SYS_MALLOC_F_LEN=0x3000
+CONFIG_TARGET_UGEA_STM32MP1=y
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_FIT=y
+CONFIG_SYS_PROMPT="STM32MP-uGea> "
+# CONFIG_CMD_BOOTD is not set
+# CONFIG_CMD_ELF is not set
+# CONFIG_CMD_IMI is not set
+# CONFIG_CMD_XIMG is not set
+# CONFIG_CMD_EXPORTENV is not set
+# CONFIG_CMD_IMPORTENV is not set
+CONFIG_CMD_MEMINFO=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_ADC=y
+CONFIG_CMD_CLK=y
+CONFIG_CMD_DFU=y
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_REMOTEPROC=y
+CONFIG_CMD_SF=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_BMP=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_TIME=y
+CONFIG_CMD_TIMER=y
+CONFIG_CMD_PMIC=y
+CONFIG_CMD_REGULATOR=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_MTDPARTS=y
+CONFIG_CMD_UBI=y
+CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-ugeast-800M-1G-mx"
+CONFIG_STM32_ADC=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0xC0000000
+CONFIG_FASTBOOT_BUF_SIZE=0x02000000
+CONFIG_FASTBOOT_USB_DEV=1
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=0
+CONFIG_DM_HWSPINLOCK=y
+CONFIG_HWSPINLOCK_STM32=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_STM32F7=y
+CONFIG_LED=y
+CONFIG_LED_GPIO=y
+CONFIG_DM_MAILBOX=y
+CONFIG_STM32_IPCC=y
+CONFIG_DM_MMC=y
+CONFIG_STM32_SDMMC2=y
+CONFIG_MTD=y
+CONFIG_NAND=y
+CONFIG_NAND_STM32_FMC2=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SPI_FLASH_BAR=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_WINBOND=y
+# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
+CONFIG_SPI_FLASH_MTD=y
+CONFIG_PHY_FIXED=y
+CONFIG_DM_ETH=y
+CONFIG_DWC_ETH_QOS=y
+CONFIG_PHY=y
+CONFIG_PHY_STM32_USBPHYC=y
+CONFIG_PINCONF=y
+CONFIG_PINCTRL_STMFX=y
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_STPMIC1=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_DM_REGULATOR_STM32_VREFBUF=y
+CONFIG_DM_REGULATOR_STPMIC1=y
+CONFIG_REMOTEPROC_STM32_COPRO=y
+CONFIG_SERIAL_RX_BUFFER=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_STM32_QSPI=y
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_GENERIC=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="STMicroelectronics"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0483
+CONFIG_USB_GADGET_PRODUCT_NUM=0x5720
+CONFIG_USB_GADGET_DWC2_OTG=y
+CONFIG_DM_VIDEO=y
+CONFIG_BACKLIGHT_GPIO=y
+CONFIG_VIDEO_LCD_ORISETECH_OTM8009A=y
+CONFIG_VIDEO_LCD_RAYDIUM_RM68200=y
+CONFIG_VIDEO_STM32=y
+CONFIG_VIDEO_STM32_DSI=y
+CONFIG_VIDEO_STM32_MAX_XRES=1280
+CONFIG_VIDEO_STM32_MAX_YRES=800
+CONFIG_STM32MP_WATCHDOG=y
+CONFIG_FDT_FIXUP_PARTITIONS=y
+# CONFIG_EFI_LOADER is not set
diff --git a/configs/stm32mp15_ugeast_800M_512M_trusted_defconfig b/configs/stm32mp15_ugeast_800M_512M_trusted_defconfig
new file mode 100644
index 0000000..b9b9763
--- /dev/null
+++ b/configs/stm32mp15_ugeast_800M_512M_trusted_defconfig
@@ -0,0 +1,104 @@
+CONFIG_ARM=y
+CONFIG_ARCH_STM32MP=y
+CONFIG_SYS_MALLOC_F_LEN=0x3000
+CONFIG_TARGET_UGEA_STM32MP1=y
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_FIT=y
+CONFIG_SYS_PROMPT="STM32MP-uGea> "
+# CONFIG_CMD_BOOTD is not set
+# CONFIG_CMD_ELF is not set
+# CONFIG_CMD_IMI is not set
+# CONFIG_CMD_XIMG is not set
+# CONFIG_CMD_EXPORTENV is not set
+# CONFIG_CMD_IMPORTENV is not set
+CONFIG_CMD_MEMINFO=y
+CONFIG_CMD_MEMTEST=y
+CONFIG_CMD_ADC=y
+CONFIG_CMD_CLK=y
+CONFIG_CMD_DFU=y
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_REMOTEPROC=y
+CONFIG_CMD_SF=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_BMP=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_TIME=y
+CONFIG_CMD_TIMER=y
+CONFIG_CMD_PMIC=y
+CONFIG_CMD_REGULATOR=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_MTDPARTS=y
+CONFIG_CMD_UBI=y
+CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-ugeast-800M-512M-mx"
+CONFIG_STM32_ADC=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0xC0000000
+CONFIG_FASTBOOT_BUF_SIZE=0x02000000
+CONFIG_FASTBOOT_USB_DEV=1
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=0
+CONFIG_DM_HWSPINLOCK=y
+CONFIG_HWSPINLOCK_STM32=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_STM32F7=y
+CONFIG_LED=y
+CONFIG_LED_GPIO=y
+CONFIG_DM_MAILBOX=y
+CONFIG_STM32_IPCC=y
+CONFIG_DM_MMC=y
+CONFIG_STM32_SDMMC2=y
+CONFIG_MTD=y
+CONFIG_NAND=y
+CONFIG_NAND_STM32_FMC2=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SPI_FLASH_BAR=y
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_WINBOND=y
+# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
+CONFIG_SPI_FLASH_MTD=y
+CONFIG_PHY_FIXED=y
+CONFIG_DM_ETH=y
+CONFIG_DWC_ETH_QOS=y
+CONFIG_PHY=y
+CONFIG_PHY_STM32_USBPHYC=y
+CONFIG_PINCONF=y
+CONFIG_PINCTRL_STMFX=y
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_STPMIC1=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_DM_REGULATOR_STM32_VREFBUF=y
+CONFIG_DM_REGULATOR_STPMIC1=y
+CONFIG_REMOTEPROC_STM32_COPRO=y
+CONFIG_SERIAL_RX_BUFFER=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_STM32_QSPI=y
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_GENERIC=y
+CONFIG_USB_STORAGE=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="STMicroelectronics"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0483
+CONFIG_USB_GADGET_PRODUCT_NUM=0x5720
+CONFIG_USB_GADGET_DWC2_OTG=y
+CONFIG_DM_VIDEO=y
+CONFIG_BACKLIGHT_GPIO=y
+CONFIG_VIDEO_LCD_ORISETECH_OTM8009A=y
+CONFIG_VIDEO_LCD_RAYDIUM_RM68200=y
+CONFIG_VIDEO_STM32=y
+CONFIG_VIDEO_STM32_DSI=y
+CONFIG_VIDEO_STM32_MAX_XRES=1280
+CONFIG_VIDEO_STM32_MAX_YRES=800
+CONFIG_STM32MP_WATCHDOG=y
+CONFIG_FDT_FIXUP_PARTITIONS=y
+# CONFIG_EFI_LOADER is not set
diff --git a/configs/stm32mp15_ugeast_basic_defconfig b/configs/stm32mp15_ugeast_basic_defconfig
new file mode 100644
index 0000000..616052c
--- /dev/null
+++ b/configs/stm32mp15_ugeast_basic_defconfig
@@ -0,0 +1,1501 @@
+#
+# Automatically generated file; DO NOT EDIT.
+# U-Boot 2018.11-stm32mp-r2 Configuration
+#
+CONFIG_CREATE_ARCH_SYMLINK=y
+# CONFIG_ARC is not set
+CONFIG_ARM=y
+# CONFIG_M68K is not set
+# CONFIG_MICROBLAZE is not set
+# CONFIG_MIPS is not set
+# CONFIG_NDS32 is not set
+# CONFIG_NIOS2 is not set
+# CONFIG_PPC is not set
+# CONFIG_RISCV is not set
+# CONFIG_SANDBOX is not set
+# CONFIG_SH is not set
+# CONFIG_X86 is not set
+# CONFIG_XTENSA is not set
+CONFIG_SYS_ARCH="arm"
+CONFIG_SYS_CPU="armv7"
+CONFIG_SYS_SOC="stm32mp"
+CONFIG_SYS_VENDOR="st"
+CONFIG_SYS_BOARD="stm32mp1"
+CONFIG_SYS_CONFIG_NAME="stm32mp1"
+
+#
+# ARM architecture
+#
+CONFIG_HAS_VBAR=y
+CONFIG_HAS_THUMB2=y
+CONFIG_ARM_ASM_UNIFIED=y
+CONFIG_SYS_ARM_CACHE_CP15=y
+CONFIG_SYS_ARM_MMU=y
+# CONFIG_SYS_ARM_MPU is not set
+CONFIG_CPU_V7A=y
+CONFIG_SYS_ARM_ARCH=7
+CONFIG_SYS_CACHE_SHIFT_6=y
+CONFIG_SYS_CACHELINE_SIZE=64
+CONFIG_SYS_ARCH_TIMER=y
+CONFIG_ARM_SMCCC=y
+# CONFIG_SEMIHOSTING is not set
+CONFIG_SYS_THUMB_BUILD=y
+CONFIG_SPL_SYS_THUMB_BUILD=y
+# CONFIG_SYS_L2CACHE_OFF is not set
+# CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK is not set
+CONFIG_USE_ARCH_MEMCPY=y
+CONFIG_SPL_USE_ARCH_MEMCPY=y
+CONFIG_USE_ARCH_MEMSET=y
+CONFIG_SPL_USE_ARCH_MEMSET=y
+# CONFIG_ARM64_SUPPORT_AARCH32 is not set
+# CONFIG_ARCH_AT91 is not set
+# CONFIG_TARGET_EDB93XX is not set
+# CONFIG_TARGET_ASPENITE is not set
+# CONFIG_TARGET_GPLUGD is not set
+# CONFIG_ARCH_DAVINCI is not set
+# CONFIG_KIRKWOOD is not set
+# CONFIG_ARCH_MVEBU is not set
+# CONFIG_TARGET_APF27 is not set
+# CONFIG_ORION5X is not set
+# CONFIG_TARGET_SPEAR300 is not set
+# CONFIG_TARGET_SPEAR310 is not set
+# CONFIG_TARGET_SPEAR320 is not set
+# CONFIG_TARGET_SPEAR600 is not set
+# CONFIG_TARGET_STV0991 is not set
+# CONFIG_TARGET_X600 is not set
+# CONFIG_TARGET_WOODBURN is not set
+# CONFIG_TARGET_WOODBURN_SD is not set
+# CONFIG_TARGET_FLEA3 is not set
+# CONFIG_TARGET_MX35PDK is not set
+# CONFIG_ARCH_BCM283X is not set
+# CONFIG_TARGET_VEXPRESS_CA15_TC2 is not set
+# CONFIG_ARCH_BCMSTB is not set
+# CONFIG_TARGET_VEXPRESS_CA5X2 is not set
+# CONFIG_TARGET_VEXPRESS_CA9X4 is not set
+# CONFIG_TARGET_BCM23550_W1D is not set
+# CONFIG_TARGET_BCM28155_AP is not set
+# CONFIG_TARGET_BCMCYGNUS is not set
+# CONFIG_TARGET_BCMNSP is not set
+# CONFIG_TARGET_BCMNS2 is not set
+# CONFIG_ARCH_EXYNOS is not set
+# CONFIG_ARCH_S5PC1XX is not set
+# CONFIG_ARCH_HIGHBANK is not set
+# CONFIG_ARCH_INTEGRATOR is not set
+# CONFIG_ARCH_KEYSTONE is not set
+# CONFIG_ARCH_K3 is not set
+# CONFIG_ARCH_OMAP2PLUS is not set
+# CONFIG_ARCH_MESON is not set
+# CONFIG_ARCH_LPC32XX is not set
+# CONFIG_ARCH_IMX8 is not set
+# CONFIG_ARCH_MX8M is not set
+# CONFIG_ARCH_MX23 is not set
+# CONFIG_ARCH_MX25 is not set
+# CONFIG_ARCH_MX28 is not set
+# CONFIG_ARCH_MX31 is not set
+# CONFIG_ARCH_MX7ULP is not set
+# CONFIG_ARCH_MX7 is not set
+# CONFIG_ARCH_MX6 is not set
+CONFIG_SPL_LDSCRIPT="arch/$(ARCH)/cpu/u-boot-spl.lds"
+# CONFIG_ARCH_MX5 is not set
+# CONFIG_ARCH_OWL is not set
+# CONFIG_ARCH_QEMU is not set
+# CONFIG_ARCH_RMOBILE is not set
+# CONFIG_TARGET_S32V234EVB is not set
+# CONFIG_ARCH_SNAPDRAGON is not set
+# CONFIG_ARCH_SOCFPGA is not set
+# CONFIG_ARCH_SUNXI is not set
+# CONFIG_ARCH_VERSAL is not set
+# CONFIG_ARCH_VF610 is not set
+# CONFIG_ARCH_ZYNQ is not set
+# CONFIG_ARCH_ZYNQMP_R5 is not set
+# CONFIG_ARCH_ZYNQMP is not set
+# CONFIG_TEGRA is not set
+# CONFIG_TARGET_VEXPRESS64_AEMV8A is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP is not set
+# CONFIG_TARGET_VEXPRESS64_BASE_FVP_DRAM is not set
+# CONFIG_TARGET_VEXPRESS64_JUNO is not set
+# CONFIG_TARGET_LS2080A_EMU is not set
+# CONFIG_TARGET_LS2080A_SIMU is not set
+# CONFIG_TARGET_LS1088AQDS is not set
+# CONFIG_TARGET_LS2080AQDS is not set
+# CONFIG_TARGET_LS2080ARDB is not set
+# CONFIG_TARGET_LS2081ARDB is not set
+# CONFIG_TARGET_HIKEY is not set
+# CONFIG_TARGET_POPLAR is not set
+# CONFIG_TARGET_LS1012AQDS is not set
+# CONFIG_TARGET_LS1012ARDB is not set
+# CONFIG_TARGET_LS1012A2G5RDB is not set
+# CONFIG_TARGET_LS1012AFRWY is not set
+# CONFIG_TARGET_LS1012AFRDM is not set
+# CONFIG_TARGET_LS1088ARDB is not set
+# CONFIG_TARGET_LS1021AQDS is not set
+# CONFIG_TARGET_LS1021ATWR is not set
+# CONFIG_TARGET_LS1021AIOT is not set
+# CONFIG_TARGET_LS1043AQDS is not set
+# CONFIG_TARGET_LS1043ARDB is not set
+# CONFIG_TARGET_LS1046AQDS is not set
+# CONFIG_TARGET_LS1046ARDB is not set
+# CONFIG_TARGET_H2200 is not set
+# CONFIG_TARGET_ZIPITZ2 is not set
+# CONFIG_TARGET_COLIBRI_PXA270 is not set
+# CONFIG_ARCH_UNIPHIER is not set
+# CONFIG_STM32 is not set
+# CONFIG_ARCH_STI is not set
+CONFIG_ARCH_STM32MP=y
+# CONFIG_ARCH_ROCKCHIP is not set
+# CONFIG_TARGET_THUNDERX_88XX is not set
+# CONFIG_ARCH_ASPEED is not set
+CONFIG_SYS_TEXT_BASE=0xC0100000
+CONFIG_SPL_GPIO_SUPPORT=y
+CONFIG_SPL_LIBCOMMON_SUPPORT=y
+CONFIG_SPL_LIBGENERIC_SUPPORT=y
+CONFIG_SYS_MALLOC_F_LEN=0x3000
+CONFIG_SPL_MMC_SUPPORT=y
+CONFIG_SPL_SERIAL_SUPPORT=y
+CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
+CONFIG_SPL_SYS_MALLOC_F_LEN=0x3000
+CONFIG_SPL=y
+CONFIG_TARGET_UGEA_STM32MP1=y
+# CONFIG_TARGET_ICORE_STM32MP1 is not set
+CONFIG_TARGET_STM32MP1=y
+CONFIG_STM32MP1_RESET_HALT_WORKAROUND=y
+# CONFIG_STM32MP1_TRUSTED is not set
+CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION_MMC2=1
+CONFIG_STM32_ETZPC=y
+CONFIG_CMD_STBOARD=y
+CONFIG_CMD_STM32PROG=y
+CONFIG_CMD_STM32KEY=y
+CONFIG_NR_DRAM_BANKS=1
+CONFIG_BOOTSTAGE_STASH_ADDR=0xC3000000
+CONFIG_SYS_BOOTCOUNT_SINGLEWORD=y
+CONFIG_SYS_BOOTCOUNT_ADDR=0x5C00A154
+CONFIG_IDENT_STRING=""
+# CONFIG_SPL_FAT_SUPPORT is not set
+CONFIG_SPL_LIBDISK_SUPPORT=y
+CONFIG_SPL_SPI_FLASH_SUPPORT=y
+CONFIG_SPL_SPI_SUPPORT=y
+CONFIG_CPU_V7_HAS_NONSEC=y
+CONFIG_CPU_V7_HAS_VIRT=y
+CONFIG_ARCH_SUPPORT_PSCI=y
+CONFIG_ARMV7_NONSEC=y
+# CONFIG_ARMV7_BOOT_SEC_DEFAULT is not set
+CONFIG_ARMV7_VIRT=y
+CONFIG_ARMV7_PSCI=y
+CONFIG_ARMV7_PSCI_NR_CPUS=4
+# CONFIG_ARMV7_LPAE is not set
+# CONFIG_CMD_DEKBLOB is not set
+# CONFIG_CMD_HDMIDETECT is not set
+
+#
+# ARM debug
+#
+# CONFIG_DEBUG_LL is not set
+# CONFIG_DEBUG_UART is not set
+# CONFIG_AHCI is not set
+
+#
+# General setup
+#
+CONFIG_LOCALVERSION=""
+CONFIG_LOCALVERSION_AUTO=y
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_ENV_VARS_UBOOT_CONFIG=y
+# CONFIG_SYS_BOOT_GET_CMDLINE is not set
+# CONFIG_SYS_BOOT_GET_KBD is not set
+CONFIG_SYS_MALLOC_F=y
+CONFIG_TPL_SYS_MALLOC_F_LEN=0x3000
+CONFIG_EXPERT=y
+CONFIG_SYS_MALLOC_CLEAR_ON_INIT=y
+# CONFIG_TOOLS_DEBUG is not set
+# CONFIG_PHYS_64BIT is not set
+
+#
+# Boot images
+#
+CONFIG_ANDROID_BOOT_IMAGE=y
+CONFIG_FIT=y
+CONFIG_FIT_ENABLE_SHA256_SUPPORT=y
+# CONFIG_FIT_SIGNATURE is not set
+# CONFIG_FIT_VERBOSE is not set
+# CONFIG_FIT_BEST_MATCH is not set
+# CONFIG_SPL_FIT is not set
+# CONFIG_SPL_FIT_SIGNATURE is not set
+# CONFIG_SPL_LOAD_FIT is not set
+# CONFIG_SPL_LOAD_FIT_FULL is not set
+CONFIG_IMAGE_FORMAT_LEGACY=y
+CONFIG_OF_BOARD_SETUP=y
+CONFIG_OF_SYSTEM_SETUP=y
+# CONFIG_OF_STDOUT_VIA_ALIAS is not set
+CONFIG_SYS_EXTRA_OPTIONS=""
+CONFIG_ARCH_FIXUP_FDT_MEMORY=y
+
+#
+# API
+#
+# CONFIG_API is not set
+
+#
+# Boot timing
+#
+# CONFIG_BOOTSTAGE is not set
+CONFIG_BOOTSTAGE_RECORD_COUNT=30
+CONFIG_SPL_BOOTSTAGE_RECORD_COUNT=5
+CONFIG_BOOTSTAGE_STASH_SIZE=0x1000
+
+#
+# Boot media
+#
+# CONFIG_NAND_BOOT is not set
+# CONFIG_ONENAND_BOOT is not set
+# CONFIG_QSPI_BOOT is not set
+# CONFIG_SATA_BOOT is not set
+# CONFIG_SD_BOOT is not set
+# CONFIG_SPI_BOOT is not set
+CONFIG_BOOTDELAY=2
+# CONFIG_USE_BOOTARGS is not set
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="run distro_bootcmd"
+
+#
+# Console
+#
+CONFIG_MENU=y
+# CONFIG_CONSOLE_RECORD is not set
+# CONFIG_DISABLE_CONSOLE is not set
+CONFIG_LOGLEVEL=4
+CONFIG_SPL_LOGLEVEL=4
+# CONFIG_SILENT_CONSOLE is not set
+# CONFIG_PRE_CONSOLE_BUFFER is not set
+CONFIG_CONSOLE_MUX=y
+CONFIG_SYS_CONSOLE_IS_IN_ENV=y
+# CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE is not set
+# CONFIG_SYS_CONSOLE_ENV_OVERWRITE is not set
+# CONFIG_SYS_CONSOLE_INFO_QUIET is not set
+# CONFIG_SYS_STDIO_DEREGISTER is not set
+
+#
+# Logging
+#
+# CONFIG_LOG is not set
+# CONFIG_SPL_LOG is not set
+CONFIG_SUPPORT_RAW_INITRD=y
+CONFIG_DEFAULT_FDT_FILE=""
+# CONFIG_MISC_INIT_R is not set
+# CONFIG_VERSION_VARIABLE is not set
+CONFIG_BOARD_LATE_INIT=y
+CONFIG_DISPLAY_CPUINFO=y
+CONFIG_DISPLAY_BOARDINFO=y
+# CONFIG_DISPLAY_BOARDINFO_LATE is not set
+
+#
+# Start-up hooks
+#
+# CONFIG_ARCH_EARLY_INIT_R is not set
+CONFIG_ARCH_MISC_INIT=y
+# CONFIG_BOARD_EARLY_INIT_F is not set
+# CONFIG_BOARD_EARLY_INIT_R is not set
+# CONFIG_LAST_STAGE_INIT is not set
+
+#
+# Security support
+#
+CONFIG_HASH=y
+
+#
+# Update support
+#
+# CONFIG_UPDATE_TFTP is not set
+
+#
+# SPL / TPL
+#
+CONFIG_SUPPORT_SPL=y
+CONFIG_SPL_FRAMEWORK=y
+CONFIG_SPL_BOARD_INIT=y
+# CONFIG_SPL_BOOTROM_SUPPORT is not set
+CONFIG_SPL_RAW_IMAGE_SUPPORT=y
+CONFIG_SPL_LEGACY_IMAGE_SUPPORT=y
+# CONFIG_SPL_SYS_MALLOC_SIMPLE is not set
+# CONFIG_TPL_SYS_MALLOC_SIMPLE is not set
+# CONFIG_SPL_STACK_R is not set
+# CONFIG_SPL_SEPARATE_BSS is not set
+# CONFIG_SPL_DISABLE_BANNER_PRINT is not set
+CONFIG_SPL_DISPLAY_PRINT=y
+# CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR is not set
+CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION=y
+CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION=1
+# CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION_TYPE is not set
+# CONFIG_SPL_CPU_SUPPORT is not set
+# CONFIG_SPL_CRYPTO_SUPPORT is not set
+# CONFIG_SPL_HASH_SUPPORT is not set
+# CONFIG_SPL_DMA_SUPPORT is not set
+# CONFIG_SPL_ENV_SUPPORT is not set
+# CONFIG_SPL_EXT_SUPPORT is not set
+# CONFIG_SPL_FPGA_SUPPORT is not set
+CONFIG_SPL_I2C_SUPPORT=y
+# CONFIG_SPL_DM_MAILBOX is not set
+# CONFIG_SPL_MMC_WRITE is not set
+# CONFIG_SPL_MPC8XXX_INIT_DDR_SUPPORT is not set
+CONFIG_SPL_MTD_SUPPORT=y
+# CONFIG_SPL_MUSB_NEW_SUPPORT is not set
+# CONFIG_SPL_NAND_SUPPORT is not set
+# CONFIG_SPL_NET_SUPPORT is not set
+# CONFIG_SPL_NO_CPU_SUPPORT is not set
+# CONFIG_SPL_NOR_SUPPORT is not set
+# CONFIG_SPL_XIP_SUPPORT is not set
+# CONFIG_SPL_ONENAND_SUPPORT is not set
+# CONFIG_SPL_OS_BOOT is not set
+CONFIG_SPL_PAYLOAD="u-boot.bin"
+# CONFIG_SPL_PCI_SUPPORT is not set
+# CONFIG_SPL_PCH_SUPPORT is not set
+# CONFIG_SPL_POST_MEM_SUPPORT is not set
+CONFIG_SPL_DM_RESET=y
+CONFIG_SPL_POWER_SUPPORT=y
+# CONFIG_SPL_POWER_DOMAIN is not set
+# CONFIG_SPL_RAM_SUPPORT is not set
+# CONFIG_SPL_REMOTEPROC is not set
+# CONFIG_SPL_RTC_SUPPORT is not set
+# CONFIG_SPL_SATA_SUPPORT is not set
+CONFIG_SPL_SPI_LOAD=y
+# CONFIG_SPL_THERMAL is not set
+# CONFIG_SPL_USB_HOST_SUPPORT is not set
+# CONFIG_SPL_USB_GADGET_SUPPORT is not set
+CONFIG_SPL_WATCHDOG_SUPPORT=y
+# CONFIG_SPL_YMODEM_SUPPORT is not set
+# CONFIG_SPL_AM33XX_ENABLE_RTC32K_OSC is not set
+# CONFIG_SPL_OPTEE is not set
+
+#
+# Command line interface
+#
+CONFIG_CMDLINE=y
+CONFIG_HUSH_PARSER=y
+CONFIG_CMDLINE_EDITING=y
+CONFIG_AUTO_COMPLETE=y
+CONFIG_SYS_LONGHELP=y
+CONFIG_SYS_PROMPT="STM32MP-uGea> "
+
+#
+# Autoboot options
+#
+CONFIG_AUTOBOOT=y
+# CONFIG_AUTOBOOT_KEYED is not set
+
+#
+# Commands
+#
+
+#
+# Info commands
+#
+CONFIG_CMD_BDI=y
+# CONFIG_CMD_CONFIG is not set
+CONFIG_CMD_CONSOLE=y
+# CONFIG_CMD_CPU is not set
+# CONFIG_CMD_LICENSE is not set
+
+#
+# Boot commands
+#
+# CONFIG_CMD_BOOTD is not set
+CONFIG_CMD_BOOTM=y
+CONFIG_CMD_BOOTZ=y
+# CONFIG_CMD_BOOTMENU is not set
+# CONFIG_CMD_DTIMG is not set
+# CONFIG_CMD_ELF is not set
+CONFIG_CMD_FDT=y
+CONFIG_CMD_GO=y
+CONFIG_CMD_RUN=y
+# CONFIG_CMD_IMI is not set
+# CONFIG_CMD_IMLS is not set
+# CONFIG_CMD_XIMG is not set
+# CONFIG_CMD_SPL is not set
+# CONFIG_CMD_FITUPD is not set
+# CONFIG_CMD_THOR_DOWNLOAD is not set
+# CONFIG_CMD_ZBOOT is not set
+
+#
+# Environment commands
+#
+# CONFIG_CMD_ASKENV is not set
+# CONFIG_CMD_EXPORTENV is not set
+# CONFIG_CMD_IMPORTENV is not set
+CONFIG_CMD_EDITENV=y
+# CONFIG_CMD_GREPENV is not set
+CONFIG_CMD_SAVEENV=y
+CONFIG_CMD_ENV_EXISTS=y
+# CONFIG_CMD_ENV_CALLBACK is not set
+# CONFIG_CMD_ENV_FLAGS is not set
+
+#
+# Memory commands
+#
+# CONFIG_CMD_BINOP is not set
+CONFIG_CMD_CRC32=y
+# CONFIG_CRC32_VERIFY is not set
+# CONFIG_CMD_EEPROM is not set
+# CONFIG_LOOPW is not set
+# CONFIG_CMD_MD5SUM is not set
+CONFIG_CMD_MEMINFO=y
+CONFIG_CMD_MEMORY=y
+CONFIG_CMD_MEMTEST=y
+# CONFIG_SYS_ALT_MEMTEST is not set
+# CONFIG_CMD_MX_CYCLIC is not set
+# CONFIG_CMD_SHA1SUM is not set
+# CONFIG_CMD_STRINGS is not set
+
+#
+# Compression commands
+#
+# CONFIG_CMD_LZMADEC is not set
+# CONFIG_CMD_UNZIP is not set
+# CONFIG_CMD_ZIP is not set
+
+#
+# Device access commands
+#
+# CONFIG_CMD_ARMFLASH is not set
+CONFIG_CMD_ADC=y
+# CONFIG_CMD_BIND is not set
+CONFIG_CMD_CLK=y
+# CONFIG_CMD_DEMO is not set
+CONFIG_CMD_DFU=y
+CONFIG_CMD_DM=y
+CONFIG_CMD_FASTBOOT=y
+# CONFIG_CMD_FDC is not set
+CONFIG_CMD_FLASH=y
+# CONFIG_CMD_FPGAD is not set
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_RANDOM_UUID=y
+# CONFIG_CMD_GPT_RENAME is not set
+# CONFIG_CMD_IDE is not set
+# CONFIG_CMD_IO is not set
+# CONFIG_CMD_IOTRACE is not set
+CONFIG_CMD_I2C=y
+CONFIG_CMD_LOADB=y
+CONFIG_CMD_LOADS=y
+CONFIG_CMD_MMC=y
+# CONFIG_CMD_MMC_RPMB is not set
+# CONFIG_CMD_MMC_SWRITE is not set
+# CONFIG_CMD_MTD is not set
+CONFIG_CMD_NAND=y
+# CONFIG_CMD_NAND_TRIMFFS is not set
+# CONFIG_CMD_NAND_LOCK_UNLOCK is not set
+# CONFIG_CMD_NAND_TORTURE is not set
+# CONFIG_CMD_MMC_SPI is not set
+# CONFIG_CMD_ONENAND is not set
+# CONFIG_CMD_OSD is not set
+CONFIG_CMD_PART=y
+# CONFIG_CMD_PCI is not set
+# CONFIG_CMD_PCMCIA is not set
+CONFIG_CMD_PINMUX=y
+CONFIG_CMD_POWEROFF=y
+# CONFIG_CMD_READ is not set
+CONFIG_CMD_REMOTEPROC=y
+# CONFIG_CMD_SATA is not set
+# CONFIG_CMD_SAVES is not set
+# CONFIG_CMD_SCSI is not set
+# CONFIG_CMD_SDRAM is not set
+CONFIG_CMD_SF=y
+# CONFIG_CMD_SF_TEST is not set
+# CONFIG_CMD_SPI is not set
+# CONFIG_CMD_TSI148 is not set
+# CONFIG_CMD_UNIVERSE is not set
+CONFIG_CMD_USB=y
+# CONFIG_CMD_USB_SDP is not set
+CONFIG_CMD_USB_MASS_STORAGE=y
+
+#
+# Shell scripting commands
+#
+CONFIG_CMD_ECHO=y
+CONFIG_CMD_ITEST=y
+CONFIG_CMD_SOURCE=y
+CONFIG_CMD_SETEXPR=y
+CONFIG_CMD_NET=y
+CONFIG_CMD_BOOTP=y
+CONFIG_CMD_DHCP=y
+CONFIG_BOOTP_BOOTPATH=y
+CONFIG_BOOTP_DNS=y
+# CONFIG_BOOTP_DNS2 is not set
+CONFIG_BOOTP_GATEWAY=y
+CONFIG_BOOTP_HOSTNAME=y
+# CONFIG_BOOTP_PREFER_SERVERIP is not set
+CONFIG_BOOTP_SUBNETMASK=y
+# CONFIG_BOOTP_NTPSERVER is not set
+CONFIG_BOOTP_PXE=y
+CONFIG_BOOTP_PXE_CLIENTARCH=0x15
+CONFIG_BOOTP_VCI_STRING="U-Boot.armv7"
+CONFIG_CMD_TFTPBOOT=y
+# CONFIG_CMD_TFTPPUT is not set
+# CONFIG_CMD_TFTPSRV is not set
+CONFIG_NET_TFTP_VARS=y
+# CONFIG_CMD_RARP is not set
+CONFIG_CMD_NFS=y
+CONFIG_CMD_MII=y
+CONFIG_CMD_PING=y
+# CONFIG_CMD_CDP is not set
+# CONFIG_CMD_SNTP is not set
+# CONFIG_CMD_DNS is not set
+# CONFIG_CMD_LINK_LOCAL is not set
+# CONFIG_CMD_ETHSW is not set
+CONFIG_CMD_PXE=y
+# CONFIG_CMD_WOL is not set
+
+#
+# Misc commands
+#
+CONFIG_CMD_BMP=y
+# CONFIG_CMD_BOOTCOUNT is not set
+# CONFIG_CMD_BSP is not set
+# CONFIG_CMD_BKOPS_ENABLE is not set
+CONFIG_CMD_BLOCK_CACHE=y
+CONFIG_CMD_CACHE=y
+# CONFIG_CMD_CONITRACE is not set
+# CONFIG_CMD_DISPLAY is not set
+CONFIG_CMD_LED=y
+# CONFIG_CMD_DATE is not set
+CONFIG_CMD_TIME=y
+# CONFIG_CMD_GETTIME is not set
+CONFIG_CMD_MISC=y
+# CONFIG_MP is not set
+CONFIG_CMD_TIMER=y
+# CONFIG_CMD_QFW is not set
+# CONFIG_CMD_TERMINAL is not set
+# CONFIG_CMD_UUID is not set
+
+#
+# TI specific command line interface
+#
+# CONFIG_CMD_DDR3 is not set
+
+#
+# Power commands
+#
+CONFIG_CMD_PMIC=y
+CONFIG_CMD_REGULATOR=y
+
+#
+# Security commands
+#
+# CONFIG_CMD_AES is not set
+# CONFIG_CMD_BLOB is not set
+# CONFIG_CMD_HASH is not set
+# CONFIG_CMD_HVC is not set
+# CONFIG_CMD_SMC is not set
+
+#
+# Firmware commands
+#
+
+#
+# Filesystem commands
+#
+# CONFIG_CMD_BTRFS is not set
+CONFIG_CMD_EXT2=y
+CONFIG_CMD_EXT4=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_CMD_FAT=y
+CONFIG_CMD_FS_GENERIC=y
+# CONFIG_CMD_FS_UUID is not set
+# CONFIG_CMD_JFFS2 is not set
+CONFIG_CMD_MTDPARTS=y
+CONFIG_MTDIDS_DEFAULT=""
+CONFIG_MTDPARTS_DEFAULT=""
+# CONFIG_CMD_MTDPARTS_SPREAD is not set
+# CONFIG_CMD_REISER is not set
+# CONFIG_CMD_ZFS is not set
+
+#
+# Debug commands
+#
+# CONFIG_CMD_BEDBUG is not set
+# CONFIG_CMD_DIAG is not set
+# CONFIG_CMD_LOG is not set
+# CONFIG_CMD_TRACE is not set
+CONFIG_CMD_UBI=y
+CONFIG_CMD_UBIFS=y
+
+#
+# Partition Types
+#
+CONFIG_PARTITIONS=y
+# CONFIG_MAC_PARTITION is not set
+# CONFIG_SPL_MAC_PARTITION is not set
+CONFIG_DOS_PARTITION=y
+# CONFIG_SPL_DOS_PARTITION is not set
+CONFIG_ISO_PARTITION=y
+# CONFIG_SPL_ISO_PARTITION is not set
+# CONFIG_AMIGA_PARTITION is not set
+# CONFIG_SPL_AMIGA_PARTITION is not set
+CONFIG_EFI_PARTITION=y
+CONFIG_EFI_PARTITION_ENTRIES_NUMBERS=128
+CONFIG_EFI_PARTITION_ENTRIES_OFF=0
+CONFIG_SPL_EFI_PARTITION=y
+CONFIG_PARTITION_UUIDS=y
+CONFIG_SPL_PARTITION_UUIDS=y
+CONFIG_PARTITION_TYPE_GUID=y
+CONFIG_SUPPORT_OF_CONTROL=y
+CONFIG_DTC=y
+
+#
+# Device Tree Control
+#
+CONFIG_OF_CONTROL=y
+# CONFIG_OF_BOARD_FIXUP is not set
+CONFIG_SPL_OF_CONTROL=y
+# CONFIG_OF_LIVE is not set
+CONFIG_OF_SEPARATE=y
+# CONFIG_OF_EMBED is not set
+# CONFIG_OF_BOARD is not set
+# CONFIG_OF_PRIOR_STAGE is not set
+CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-ugeast-mx"
+# CONFIG_MULTI_DTB_FIT is not set
+CONFIG_OF_SPL_REMOVE_PROPS="interrupt-parent"
+# CONFIG_SPL_OF_PLATDATA is not set
+CONFIG_MKIMAGE_DTC_PATH="dtc"
+
+#
+# Environment
+#
+CONFIG_ENV_IS_NOWHERE=y
+# CONFIG_ENV_IS_IN_EEPROM is not set
+# CONFIG_ENV_IS_IN_FAT is not set
+# CONFIG_ENV_IS_IN_EXT4 is not set
+# CONFIG_ENV_IS_IN_FLASH is not set
+# CONFIG_ENV_IS_IN_MMC is not set
+# CONFIG_ENV_IS_IN_NAND is not set
+# CONFIG_ENV_IS_IN_NVRAM is not set
+# CONFIG_ENV_IS_IN_ONENAND is not set
+# CONFIG_ENV_IS_IN_REMOTE is not set
+# CONFIG_ENV_IS_IN_SPI_FLASH is not set
+# CONFIG_ENV_IS_IN_UBI is not set
+# CONFIG_USE_DEFAULT_ENV_FILE is not set
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET=y
+# CONFIG_NET_RANDOM_ETHADDR is not set
+# CONFIG_NETCONSOLE is not set
+
+#
+# Device Drivers
+#
+
+#
+# Generic Driver Options
+#
+CONFIG_DM=y
+CONFIG_SPL_DM=y
+CONFIG_DM_WARN=y
+# CONFIG_DM_DEBUG is not set
+CONFIG_DM_DEVICE_REMOVE=y
+CONFIG_DM_STDIO=y
+CONFIG_DM_SEQ_ALIAS=y
+CONFIG_SPL_DM_SEQ_ALIAS=y
+CONFIG_REGMAP=y
+CONFIG_SPL_REGMAP=y
+CONFIG_SYSCON=y
+CONFIG_SPL_SYSCON=y
+# CONFIG_DEVRES is not set
+CONFIG_SIMPLE_BUS=y
+CONFIG_SPL_SIMPLE_BUS=y
+CONFIG_OF_TRANSLATE=y
+CONFIG_SPL_OF_TRANSLATE=y
+CONFIG_DM_DEV_READ_INLINE=y
+CONFIG_ADC=y
+# CONFIG_ADC_EXYNOS is not set
+# CONFIG_ADC_SANDBOX is not set
+# CONFIG_SARADC_MESON is not set
+# CONFIG_SARADC_ROCKCHIP is not set
+CONFIG_STM32_ADC=y
+# CONFIG_SATA is not set
+# CONFIG_SCSI_AHCI is not set
+
+#
+# SATA/SCSI device support
+#
+# CONFIG_DWC_AHSATA is not set
+# CONFIG_FSL_SATA is not set
+# CONFIG_MVSATA_IDE is not set
+# CONFIG_SATA_MV is not set
+# CONFIG_SATA_SIL is not set
+# CONFIG_SATA_SIL3114 is not set
+# CONFIG_AXI is not set
+CONFIG_BLK=y
+CONFIG_HAVE_BLOCK_DEVICE=y
+CONFIG_SPL_BLK=y
+CONFIG_BLOCK_CACHE=y
+# CONFIG_SPL_BLOCK_CACHE is not set
+# CONFIG_IDE is not set
+CONFIG_BOOTCOUNT_LIMIT=y
+CONFIG_BOOTCOUNT_GENERIC=y
+# CONFIG_BOOTCOUNT_EXT is not set
+# CONFIG_BOOTCOUNT_ENV is not set
+# CONFIG_BOOTCOUNT_RAM is not set
+# CONFIG_BOOTCOUNT_I2C is not set
+CONFIG_BOOTCOUNT_BOOTLIMIT=0
+CONFIG_SYS_BOOTCOUNT_MAGIC=0xB001C041
+
+#
+# Clock
+#
+CONFIG_CLK=y
+CONFIG_SPL_CLK=y
+# CONFIG_CLK_HSDK is not set
+CONFIG_CLK_STM32MP1=y
+# CONFIG_CLK_AT91 is not set
+# CONFIG_ICS8N3QV01 is not set
+# CONFIG_CLK_MPC83XX is not set
+# CONFIG_CPU is not set
+
+#
+# Hardware crypto devices
+#
+# CONFIG_FSL_CAAM is not set
+# CONFIG_SYS_FSL_SEC_BE is not set
+# CONFIG_SYS_FSL_SEC_LE is not set
+
+#
+# Demo for driver model
+#
+# CONFIG_DM_DEMO is not set
+# CONFIG_BOARD is not set
+
+#
+# DFU support
+#
+CONFIG_DFU=y
+CONFIG_DFU_OVER_USB=y
+# CONFIG_DFU_TFTP is not set
+CONFIG_DFU_MMC=y
+CONFIG_DFU_NAND=y
+CONFIG_DFU_RAM=y
+CONFIG_DFU_SF=y
+CONFIG_DFU_VIRT=y
+
+#
+# DMA Support
+#
+# CONFIG_DMA is not set
+# CONFIG_TI_EDMA3 is not set
+
+#
+# Fastboot support
+#
+CONFIG_FASTBOOT=y
+CONFIG_USB_FUNCTION_FASTBOOT=y
+# CONFIG_UDP_FUNCTION_FASTBOOT is not set
+CONFIG_FASTBOOT_BUF_ADDR=0xC0000000
+CONFIG_FASTBOOT_BUF_SIZE=0x02000000
+CONFIG_FASTBOOT_USB_DEV=1
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_FLASH_MMC=y
+# CONFIG_FASTBOOT_FLASH_NAND is not set
+CONFIG_FASTBOOT_FLASH_MMC_DEV=0
+CONFIG_FASTBOOT_GPT_NAME="gpt"
+CONFIG_FASTBOOT_MBR_NAME="mbr"
+# CONFIG_FASTBOOT_CMD_OEM_FORMAT is not set
+CONFIG_FIRMWARE=y
+CONFIG_ARM_PSCI_FW=y
+
+#
+# FPGA support
+#
+# CONFIG_FPGA_ALTERA is not set
+# CONFIG_FPGA_SOCFPGA is not set
+# CONFIG_FPGA_XILINX is not set
+# CONFIG_FPGA_SPARTAN3 is not set
+
+#
+# GPIO Support
+#
+CONFIG_DM_GPIO=y
+# CONFIG_ALTERA_PIO is not set
+# CONFIG_DWAPB_GPIO is not set
+# CONFIG_AT91_GPIO is not set
+# CONFIG_ATMEL_PIO4 is not set
+# CONFIG_DA8XX_GPIO is not set
+# CONFIG_INTEL_BROADWELL_GPIO is not set
+# CONFIG_INTEL_ICH6_GPIO is not set
+# CONFIG_IMX_RGPIO2P is not set
+# CONFIG_HSDK_CREG_GPIO is not set
+# CONFIG_LPC32XX_GPIO is not set
+# CONFIG_MSM_GPIO is not set
+# CONFIG_MXC_GPIO is not set
+# CONFIG_CMD_PCA953X is not set
+# CONFIG_PCF8575_GPIO is not set
+# CONFIG_ROCKCHIP_GPIO is not set
+# CONFIG_XILINX_GPIO is not set
+# CONFIG_CMD_TCA642X is not set
+# CONFIG_TEGRA_GPIO is not set
+# CONFIG_TEGRA186_GPIO is not set
+# CONFIG_VYBRID_GPIO is not set
+CONFIG_STM32F7_GPIO=y
+# CONFIG_DM_74X164 is not set
+# CONFIG_DM_PCA953X is not set
+# CONFIG_MPC8XXX_GPIO is not set
+
+#
+# Hardware Spinlock Support
+#
+CONFIG_DM_HWSPINLOCK=y
+CONFIG_HWSPINLOCK_STM32=y
+
+#
+# I2C support
+#
+CONFIG_DM_I2C=y
+# CONFIG_DM_I2C_COMPAT is not set
+# CONFIG_I2C_SET_DEFAULT_BUS_NUM is not set
+# CONFIG_DM_I2C_GPIO is not set
+# CONFIG_SYS_I2C_FSL is not set
+# CONFIG_SYS_I2C_DW is not set
+# CONFIG_SYS_I2C_INTEL is not set
+# CONFIG_SYS_I2C_IMX_LPI2C is not set
+# CONFIG_SYS_I2C_MXC is not set
+# CONFIG_SYS_I2C_ROCKCHIP is not set
+CONFIG_SYS_I2C_STM32F7=y
+# CONFIG_SYS_I2C_MVTWSI is not set
+# CONFIG_SYS_I2C_IHS is not set
+# CONFIG_I2C_MUX is not set
+CONFIG_INPUT=y
+# CONFIG_SPL_INPUT is not set
+# CONFIG_DM_KEYBOARD is not set
+# CONFIG_SPL_DM_KEYBOARD is not set
+# CONFIG_CROS_EC_KEYB is not set
+# CONFIG_TWL4030_INPUT is not set
+
+#
+# LED Support
+#
+CONFIG_LED=y
+# CONFIG_LED_BLINK is not set
+# CONFIG_SPL_LED is not set
+CONFIG_LED_GPIO=y
+# CONFIG_LED_STATUS is not set
+
+#
+# Mailbox Controller Support
+#
+CONFIG_DM_MAILBOX=y
+CONFIG_STM32_IPCC=y
+
+#
+# Memory Controller drivers
+#
+
+#
+# Multifunction device drivers
+#
+CONFIG_MISC=y
+# CONFIG_ALTERA_SYSID is not set
+# CONFIG_ATSHA204A is not set
+# CONFIG_ROCKCHIP_EFUSE is not set
+# CONFIG_VEXPRESS_CONFIG is not set
+# CONFIG_CROS_EC is not set
+# CONFIG_DS4510 is not set
+# CONFIG_FSL_SEC_MON is not set
+# CONFIG_MXC_OCOTP is not set
+# CONFIG_NUVOTON_NCT6102D is not set
+# CONFIG_PWRSEQ is not set
+# CONFIG_PCA9551_LED is not set
+CONFIG_STM32MP_FUSE=y
+CONFIG_STM32_RCC=y
+# CONFIG_TWL4030_LED is not set
+# CONFIG_WINBOND_W83627 is not set
+# CONFIG_I2C_EEPROM is not set
+# CONFIG_SPL_I2C_EEPROM is not set
+CONFIG_ZYNQ_GEM_I2C_MAC_OFFSET=0x0
+# CONFIG_GDSYS_RXAUI_CTRL is not set
+# CONFIG_GDSYS_IOEP is not set
+# CONFIG_MPC83XX_SERDES is not set
+# CONFIG_FS_LOADER is not set
+
+#
+# MMC Host controller Support
+#
+CONFIG_MMC=y
+CONFIG_MMC_WRITE=y
+# CONFIG_MMC_BROKEN_CD is not set
+CONFIG_DM_MMC=y
+CONFIG_SPL_DM_MMC=y
+# CONFIG_ARM_PL180_MMCI is not set
+CONFIG_MMC_QUIRKS=y
+CONFIG_MMC_HW_PARTITIONING=y
+# CONFIG_SUPPORT_EMMC_RPMB is not set
+# CONFIG_MMC_IO_VOLTAGE is not set
+# CONFIG_SPL_MMC_IO_VOLTAGE is not set
+# CONFIG_MMC_HS400_SUPPORT is not set
+# CONFIG_SPL_MMC_HS400_SUPPORT is not set
+# CONFIG_MMC_HS200_SUPPORT is not set
+# CONFIG_SPL_MMC_HS200_SUPPORT is not set
+CONFIG_MMC_VERBOSE=y
+# CONFIG_MMC_TRACE is not set
+# CONFIG_SPL_MMC_TINY is not set
+# CONFIG_MMC_DW is not set
+# CONFIG_MMC_MXC is not set
+# CONFIG_MMC_PCI is not set
+# CONFIG_MMC_OMAP_HS is not set
+# CONFIG_MMC_SDHCI is not set
+CONFIG_STM32_SDMMC2=y
+# CONFIG_FTSDC010 is not set
+# CONFIG_FSL_ESDHC is not set
+
+#
+# MTD Support
+#
+CONFIG_MTD_PARTITIONS=y
+CONFIG_MTD=y
+# CONFIG_MTD_NOR_FLASH is not set
+CONFIG_MTD_DEVICE=y
+# CONFIG_FLASH_CFI_DRIVER is not set
+# CONFIG_CFI_FLASH is not set
+# CONFIG_ALTERA_QSPI is not set
+CONFIG_NAND=y
+CONFIG_SYS_NAND_SELF_INIT=y
+# CONFIG_NAND_ATMEL is not set
+# CONFIG_NAND_DAVINCI is not set
+# CONFIG_NAND_DENALI_DT is not set
+# CONFIG_NAND_LPC32XX_SLC is not set
+# CONFIG_NAND_VF610_NFC is not set
+# CONFIG_NAND_PXA3XX is not set
+# CONFIG_NAND_ARASAN is not set
+# CONFIG_NAND_ZYNQ is not set
+
+#
+# Generic NAND options
+#
+CONFIG_NAND_STM32_FMC2=y
+# CONFIG_SYS_NAND_U_BOOT_LOCATIONS is not set
+# CONFIG_SPL_NAND_DENALI is not set
+# CONFIG_SPL_NAND_SIMPLE is not set
+# CONFIG_MTD_SPI_NAND is not set
+
+#
+# SPI Flash Support
+#
+CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH=y
+CONFIG_SPI_FLASH_BAR=y
+# CONFIG_SF_DUAL_FLASH is not set
+# CONFIG_SPI_FLASH_ATMEL is not set
+# CONFIG_SPI_FLASH_EON is not set
+# CONFIG_SPI_FLASH_GIGADEVICE is not set
+# CONFIG_SPI_FLASH_ISSI is not set
+CONFIG_SPI_FLASH_MACRONIX=y
+CONFIG_SPI_FLASH_SPANSION=y
+CONFIG_SPI_FLASH_STMICRO=y
+# CONFIG_SPI_FLASH_SST is not set
+CONFIG_SPI_FLASH_WINBOND=y
+# CONFIG_SPI_FLASH_XMC is not set
+# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
+# CONFIG_SPI_FLASH_DATAFLASH is not set
+CONFIG_SPI_FLASH_MTD=y
+
+#
+# UBI support
+#
+# CONFIG_CONFIG_UBI_SILENCE_MSG is not set
+CONFIG_MTD_UBI=y
+CONFIG_MTD_UBI_WL_THRESHOLD=4096
+CONFIG_MTD_UBI_BEB_LIMIT=20
+# CONFIG_MTD_UBI_FASTMAP is not set
+# CONFIG_BITBANGMII is not set
+# CONFIG_MV88E6352_SWITCH is not set
+CONFIG_PHYLIB=y
+# CONFIG_PHY_ADDR_ENABLE is not set
+# CONFIG_B53_SWITCH is not set
+# CONFIG_MV88E61XX_SWITCH is not set
+# CONFIG_PHYLIB_10G is not set
+# CONFIG_PHY_AQUANTIA is not set
+# CONFIG_PHY_ATHEROS is not set
+# CONFIG_PHY_BROADCOM is not set
+# CONFIG_PHY_CORTINA is not set
+# CONFIG_PHY_DAVICOM is not set
+# CONFIG_PHY_ET1011C is not set
+# CONFIG_PHY_LXT is not set
+# CONFIG_PHY_MARVELL is not set
+# CONFIG_PHY_MESON_GXL is not set
+# CONFIG_PHY_MICREL is not set
+# CONFIG_PHY_MSCC is not set
+# CONFIG_PHY_NATSEMI is not set
+# CONFIG_PHY_REALTEK is not set
+# CONFIG_PHY_SMSC is not set
+# CONFIG_PHY_TERANETICS is not set
+# CONFIG_PHY_TI is not set
+# CONFIG_PHY_VITESSE is not set
+# CONFIG_PHY_XILINX is not set
+CONFIG_PHY_FIXED=y
+# CONFIG_FSL_PFE is not set
+CONFIG_DM_ETH=y
+# CONFIG_DRIVER_TI_CPSW is not set
+CONFIG_NETDEVICES=y
+# CONFIG_PHY_GIGE is not set
+# CONFIG_ALTERA_TSE is not set
+# CONFIG_BCM_SF2_ETH is not set
+CONFIG_DWC_ETH_QOS=y
+# CONFIG_E1000 is not set
+# CONFIG_ETH_DESIGNWARE is not set
+# CONFIG_ETHOC is not set
+# CONFIG_FTMAC100 is not set
+# CONFIG_MACB is not set
+# CONFIG_RGMII is not set
+# CONFIG_MII is not set
+# CONFIG_RTL8139 is not set
+# CONFIG_RTL8169 is not set
+# CONFIG_SMC911X is not set
+# CONFIG_SUN7I_GMAC is not set
+# CONFIG_SUN4I_EMAC is not set
+# CONFIG_SUN8I_EMAC is not set
+# CONFIG_SH_ETHER is not set
+# CONFIG_DRIVER_TI_EMAC is not set
+# CONFIG_SYS_DPAA_QBMAN is not set
+# CONFIG_TSEC_ENET is not set
+# CONFIG_PCI is not set
+
+#
+# PHY Subsystem
+#
+CONFIG_PHY=y
+# CONFIG_SPL_PHY is not set
+# CONFIG_NOP_PHY is not set
+CONFIG_PHY_STM32_USBPHYC=y
+# CONFIG_MSM8916_USB_PHY is not set
+# CONFIG_MVEBU_COMPHY_SUPPORT is not set
+
+#
+# Pin controllers
+#
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_FULL=y
+CONFIG_PINCTRL_GENERIC=y
+CONFIG_PINMUX=y
+CONFIG_PINCONF=y
+CONFIG_SPL_PINCTRL=y
+CONFIG_SPL_PINCTRL_FULL=y
+CONFIG_SPL_PINCTRL_GENERIC=y
+CONFIG_SPL_PINMUX=y
+# CONFIG_SPL_PINCONF is not set
+# CONFIG_PINCTRL_AT91 is not set
+# CONFIG_PINCTRL_AT91PIO4 is not set
+# CONFIG_PINCTRL_ROCKCHIP_RK3036 is not set
+# CONFIG_PINCTRL_ROCKCHIP_RK3128 is not set
+# CONFIG_PINCTRL_ROCKCHIP_RK3188 is not set
+# CONFIG_PINCTRL_ROCKCHIP_RK322X is not set
+# CONFIG_PINCTRL_ROCKCHIP_RK3288 is not set
+# CONFIG_PINCTRL_ROCKCHIP_RK3328 is not set
+# CONFIG_PINCTRL_ROCKCHIP_RK3368 is not set
+# CONFIG_PINCTRL_ROCKCHIP_RK3399 is not set
+# CONFIG_PINCTRL_ROCKCHIP_RV1108 is not set
+# CONFIG_PINCTRL_SINGLE is not set
+CONFIG_PINCTRL_STM32=y
+CONFIG_PINCTRL_STMFX=y
+# CONFIG_SPL_PINCTRL_STMFX is not set
+
+#
+# Power
+#
+
+#
+# Power Domain Support
+#
+# CONFIG_POWER_DOMAIN is not set
+CONFIG_DM_PMIC=y
+CONFIG_PMIC_CHILDREN=y
+CONFIG_SPL_PMIC_CHILDREN=y
+# CONFIG_PMIC_ACT8846 is not set
+# CONFIG_PMIC_AS3722 is not set
+# CONFIG_DM_PMIC_PFUZE100 is not set
+# CONFIG_DM_PMIC_MAX77686 is not set
+# CONFIG_DM_PMIC_MAX8998 is not set
+# CONFIG_DM_PMIC_MC34708 is not set
+# CONFIG_PMIC_MAX8997 is not set
+# CONFIG_PMIC_PM8916 is not set
+# CONFIG_PMIC_RK8XX is not set
+# CONFIG_PMIC_S2MPS11 is not set
+# CONFIG_DM_PMIC_SANDBOX is not set
+# CONFIG_PMIC_S5M8767 is not set
+# CONFIG_PMIC_RN5T567 is not set
+# CONFIG_PMIC_TPS65090 is not set
+# CONFIG_PMIC_PALMAS is not set
+# CONFIG_PMIC_LP873X is not set
+# CONFIG_PMIC_LP87565 is not set
+# CONFIG_POWER_MC34VR500 is not set
+# CONFIG_DM_PMIC_TPS65910 is not set
+CONFIG_PMIC_STPMIC1=y
+CONFIG_DM_REGULATOR=y
+# CONFIG_SPL_DM_REGULATOR is not set
+# CONFIG_REGULATOR_PWM is not set
+CONFIG_DM_REGULATOR_FIXED=y
+# CONFIG_SPL_DM_REGULATOR_FIXED is not set
+CONFIG_DM_REGULATOR_GPIO=y
+# CONFIG_SPL_DM_REGULATOR_GPIO is not set
+# CONFIG_DM_REGULATOR_PBIAS is not set
+CONFIG_DM_REGULATOR_STM32_VREFBUF=y
+CONFIG_DM_REGULATOR_STPMIC1=y
+# CONFIG_DM_PWM is not set
+# CONFIG_PWM_SANDBOX is not set
+# CONFIG_U_QE is not set
+CONFIG_RAM=y
+CONFIG_SPL_RAM=y
+# CONFIG_STM32_SDRAM is not set
+# CONFIG_MPC83XX_SDRAM is not set
+CONFIG_STM32MP1_DDR=y
+CONFIG_STM32MP1_DDR_INTERACTIVE=y
+CONFIG_STM32MP1_DDR_INTERACTIVE_FORCE=y
+CONFIG_STM32MP1_DDR_TUNING=y
+
+#
+# Remote Processor drivers
+#
+CONFIG_REMOTEPROC=y
+CONFIG_REMOTEPROC_STM32_COPRO=y
+
+#
+# Reset Controller Support
+#
+CONFIG_DM_RESET=y
+CONFIG_STM32_RESET=y
+
+#
+# Real Time Clock
+#
+# CONFIG_DM_RTC is not set
+# CONFIG_SPL_DM_RTC is not set
+# CONFIG_RTC_PL031 is not set
+# CONFIG_RTC_S35392A is not set
+# CONFIG_RTC_MC146818 is not set
+# CONFIG_SCSI is not set
+# CONFIG_DM_SCSI is not set
+
+#
+# Serial drivers
+#
+CONFIG_BAUDRATE=115200
+CONFIG_REQUIRE_SERIAL_CONSOLE=y
+# CONFIG_SPECIFY_CONSOLE_INDEX is not set
+CONFIG_SERIAL_PRESENT=y
+CONFIG_SPL_SERIAL_PRESENT=y
+CONFIG_TPL_SERIAL_PRESENT=y
+CONFIG_DM_SERIAL=y
+CONFIG_SERIAL_RX_BUFFER=y
+CONFIG_SERIAL_RX_BUFFER_SIZE=256
+# CONFIG_SERIAL_SEARCH_ALL is not set
+CONFIG_SPL_DM_SERIAL=y
+# CONFIG_TPL_DM_SERIAL is not set
+# CONFIG_DEBUG_UART_SKIP_INIT is not set
+# CONFIG_ALTERA_JTAG_UART is not set
+# CONFIG_ALTERA_UART is not set
+# CONFIG_ARC_SERIAL is not set
+# CONFIG_ATMEL_USART is not set
+# CONFIG_FSL_LINFLEXUART is not set
+# CONFIG_FSL_LPUART is not set
+# CONFIG_MVEBU_A3700_UART is not set
+# CONFIG_NULLDEV_SERIAL is not set
+# CONFIG_SYS_NS16550 is not set
+# CONFIG_PL01X_SERIAL is not set
+# CONFIG_MSM_SERIAL is not set
+# CONFIG_OMAP_SERIAL is not set
+# CONFIG_PXA_SERIAL is not set
+CONFIG_STM32_SERIAL=y
+# CONFIG_SMEM is not set
+
+#
+# Sound support
+#
+# CONFIG_SOUND is not set
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+# CONFIG_SPI_MEM is not set
+# CONFIG_ALTERA_SPI is not set
+# CONFIG_ATCSPI200_SPI is not set
+# CONFIG_ATMEL_SPI is not set
+# CONFIG_BCMSTB_SPI is not set
+# CONFIG_CADENCE_QSPI is not set
+# CONFIG_DESIGNWARE_SPI is not set
+# CONFIG_EXYNOS_SPI is not set
+# CONFIG_FSL_DSPI is not set
+# CONFIG_ICH_SPI is not set
+# CONFIG_MVEBU_A3700_SPI is not set
+# CONFIG_PL022_SPI is not set
+# CONFIG_ROCKCHIP_SPI is not set
+CONFIG_STM32_QSPI=y
+# CONFIG_SUN4I_SPI is not set
+# CONFIG_TEGRA114_SPI is not set
+# CONFIG_TEGRA20_SFLASH is not set
+# CONFIG_TEGRA20_SLINK is not set
+# CONFIG_TEGRA210_QSPI is not set
+# CONFIG_XILINX_SPI is not set
+# CONFIG_SOFT_SPI is not set
+# CONFIG_CF_SPI is not set
+# CONFIG_FSL_ESPI is not set
+# CONFIG_FSL_QSPI is not set
+# CONFIG_SH_SPI is not set
+# CONFIG_SH_QSPI is not set
+# CONFIG_TI_QSPI is not set
+# CONFIG_KIRKWOOD_SPI is not set
+# CONFIG_LPC32XX_SSP is not set
+# CONFIG_MPC8XXX_SPI is not set
+# CONFIG_MXC_SPI is not set
+# CONFIG_MXS_SPI is not set
+# CONFIG_OMAP3_SPI is not set
+
+#
+# SPMI support
+#
+# CONFIG_SPMI is not set
+
+#
+# System reset device drivers
+#
+CONFIG_SYSRESET=y
+# CONFIG_SYSRESET_GPIO is not set
+CONFIG_SYSRESET_PSCI=y
+# CONFIG_SYSRESET_SYSCON is not set
+# CONFIG_SYSRESET_WATCHDOG is not set
+# CONFIG_SYSRESET_MCP83XX is not set
+# CONFIG_TEE is not set
+# CONFIG_OPTEE is not set
+# CONFIG_DM_THERMAL is not set
+
+#
+# Timer Support
+#
+# CONFIG_TIMER is not set
+
+#
+# TPM support
+#
+CONFIG_USB=y
+CONFIG_DM_USB=y
+
+#
+# USB Host Controller Drivers
+#
+CONFIG_USB_HOST=y
+# CONFIG_USB_XHCI_HCD is not set
+CONFIG_USB_EHCI_HCD=y
+# CONFIG_USB_EHCI_MSM is not set
+# CONFIG_USB_EHCI_PCI is not set
+CONFIG_USB_EHCI_GENERIC=y
+# CONFIG_USB_EHCI_FSL is not set
+# CONFIG_USB_OHCI_HCD is not set
+# CONFIG_USB_UHCI_HCD is not set
+# CONFIG_USB_DWC2 is not set
+# CONFIG_USB_DWC3 is not set
+
+#
+# Legacy MUSB Support
+#
+# CONFIG_USB_MUSB_HCD is not set
+# CONFIG_USB_MUSB_UDC is not set
+# CONFIG_USB_DAVINCI is not set
+
+#
+# MUSB Controller Driver
+#
+# CONFIG_USB_MUSB_HOST is not set
+# CONFIG_USB_MUSB_GADGET is not set
+# CONFIG_USB_MUSB_TI is not set
+# CONFIG_USB_MUSB_AM35X is not set
+# CONFIG_USB_MUSB_DSPS is not set
+# CONFIG_USB_MUSB_PIO_ONLY is not set
+
+#
+# USB Phy
+#
+# CONFIG_TWL4030_USB is not set
+# CONFIG_OMAP_USB_PHY is not set
+# CONFIG_ROCKCHIP_USB2_PHY is not set
+
+#
+# ULPI drivers
+#
+
+#
+# USB peripherals
+#
+CONFIG_USB_STORAGE=y
+# CONFIG_USB_KEYBOARD is not set
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="STMicroelectronics"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0483
+CONFIG_USB_GADGET_PRODUCT_NUM=0x5720
+# CONFIG_USB_GADGET_ATMEL_USBA is not set
+# CONFIG_USB_GADGET_BCM_UDC_OTG_PHY is not set
+CONFIG_USB_GADGET_GEN_UDC_OTG_PHY=y
+CONFIG_USB_GADGET_DWC2_OTG=y
+# CONFIG_USB_GADGET_DWC2_OTG_PHY_BUS_WIDTH_8 is not set
+# CONFIG_CI_UDC is not set
+CONFIG_USB_GADGET_VBUS_DRAW=2
+CONFIG_USB_GADGET_DUALSPEED=y
+CONFIG_USB_GADGET_DOWNLOAD=y
+CONFIG_USB_FUNCTION_MASS_STORAGE=y
+# CONFIG_USB_FUNCTION_ROCKUSB is not set
+# CONFIG_USB_FUNCTION_SDP is not set
+# CONFIG_USB_FUNCTION_THOR is not set
+# CONFIG_USB_ETHER is not set
+# CONFIG_USB_HOST_ETHER is not set
+
+#
+# Graphics support
+#
+CONFIG_DM_VIDEO=y
+CONFIG_BACKLIGHT_GPIO=y
+CONFIG_VIDEO_BPP8=y
+CONFIG_VIDEO_BPP16=y
+CONFIG_VIDEO_BPP32=y
+CONFIG_VIDEO_ANSI=y
+CONFIG_VIDEO_MIPI_DSI=y
+CONFIG_CONSOLE_NORMAL=y
+# CONFIG_CONSOLE_ROTATION is not set
+# CONFIG_CONSOLE_TRUETYPE is not set
+# CONFIG_SYS_WHITE_ON_BLACK is not set
+# CONFIG_NO_FB_CLEAR is not set
+
+#
+# TrueType Fonts
+#
+# CONFIG_VIDCONSOLE_AS_LCD is not set
+# CONFIG_VIDEO_VESA is not set
+# CONFIG_VIDEO_LCD_ANX9804 is not set
+CONFIG_VIDEO_LCD_ORISETECH_OTM8009A=y
+CONFIG_VIDEO_LCD_RAYDIUM_RM68200=y
+# CONFIG_VIDEO_LCD_SSD2828 is not set
+# CONFIG_VIDEO_MVEBU is not set
+# CONFIG_I2C_EDID is not set
+# CONFIG_DISPLAY is not set
+# CONFIG_ATMEL_HLCD is not set
+# CONFIG_VIDEO_ROCKCHIP is not set
+# CONFIG_VIDEO_ARM_MALIDP is not set
+CONFIG_VIDEO_STM32=y
+CONFIG_VIDEO_STM32_DSI=y
+CONFIG_VIDEO_STM32_MAX_XRES=1280
+CONFIG_VIDEO_STM32_MAX_YRES=800
+CONFIG_VIDEO_STM32_MAX_BPP=16
+# CONFIG_VIDEO_TEGRA20 is not set
+# CONFIG_VIDEO_TEGRA124 is not set
+CONFIG_VIDEO_BRIDGE=y
+# CONFIG_VIDEO_BRIDGE_PARADE_PS862X is not set
+# CONFIG_VIDEO_BRIDGE_NXP_PTN3460 is not set
+# CONFIG_VIDEO_BRIDGE_ANALOGIX_ANX6345 is not set
+CONFIG_CONSOLE_SCROLL_LINES=1
+# CONFIG_LCD is not set
+CONFIG_VIDEO_DW_MIPI_DSI=y
+# CONFIG_VIDEO_SIMPLE is not set
+# CONFIG_VIDEO_DT_SIMPLEFB is not set
+# CONFIG_OSD is not set
+
+#
+# 1-Wire support
+#
+# CONFIG_W1 is not set
+
+#
+# 1-wire EEPROM support
+#
+# CONFIG_W1_EEPROM is not set
+
+#
+# Watchdog Timer Support
+#
+# CONFIG_WATCHDOG is not set
+CONFIG_HW_WATCHDOG=y
+# CONFIG_BCM2835_WDT is not set
+# CONFIG_ULP_WATCHDOG is not set
+# CONFIG_WDT is not set
+CONFIG_STM32MP_WATCHDOG=y
+CONFIG_STM32MP_WATCHDOG_TIMEOUT_SECS=32
+# CONFIG_IMX_WATCHDOG is not set
+# CONFIG_PHYS_TO_BUS is not set
+
+#
+# File systems
+#
+# CONFIG_FS_BTRFS is not set
+# CONFIG_FS_CBFS is not set
+CONFIG_FS_EXT4=y
+CONFIG_EXT4_WRITE=y
+CONFIG_FS_FAT=y
+# CONFIG_FAT_WRITE is not set
+CONFIG_FS_FAT_MAX_CLUSTSIZE=65536
+# CONFIG_FS_JFFS2 is not set
+# CONFIG_UBIFS_SILENCE_MSG is not set
+# CONFIG_FS_CRAMFS is not set
+# CONFIG_YAFFS2 is not set
+
+#
+# Library routines
+#
+# CONFIG_BCH is not set
+# CONFIG_CC_OPTIMIZE_LIBS_FOR_SPEED is not set
+# CONFIG_DYNAMIC_CRC_TABLE is not set
+CONFIG_HAVE_PRIVATE_LIBGCC=y
+CONFIG_LIB_UUID=y
+CONFIG_PRINTF=y
+CONFIG_SPL_PRINTF=y
+CONFIG_SPRINTF=y
+CONFIG_SPL_SPRINTF=y
+CONFIG_STRTO=y
+CONFIG_SPL_STRTO=y
+CONFIG_IMAGE_SPARSE=y
+CONFIG_IMAGE_SPARSE_FILLBUF_SIZE=0x80000
+CONFIG_USE_PRIVATE_LIBGCC=y
+CONFIG_SYS_HZ=1000
+# CONFIG_USE_TINY_PRINTF is not set
+# CONFIG_PANIC_HANG is not set
+CONFIG_REGEX=y
+CONFIG_LIB_RAND=y
+# CONFIG_LIB_HW_RAND is not set
+# CONFIG_SPL_TINY_MEMSET is not set
+# CONFIG_TPL_TINY_MEMSET is not set
+CONFIG_RBTREE=y
+# CONFIG_BITREVERSE is not set
+# CONFIG_CMD_DHRYSTONE is not set
+
+#
+# Security support
+#
+# CONFIG_AES is not set
+# CONFIG_RSA is not set
+# CONFIG_TPM is not set
+# CONFIG_SPL_TPM is not set
+
+#
+# Android Verified Boot
+#
+# CONFIG_LIBAVB is not set
+
+#
+# Hashing Support
+#
+CONFIG_SHA1=y
+CONFIG_SHA256=y
+# CONFIG_SHA_HW_ACCEL is not set
+CONFIG_MD5=y
+
+#
+# Compression Support
+#
+# CONFIG_LZ4 is not set
+# CONFIG_LZMA is not set
+CONFIG_LZO=y
+# CONFIG_SPL_LZO is not set
+# CONFIG_SPL_GZIP is not set
+# CONFIG_ERRNO_STR is not set
+# CONFIG_HEXDUMP is not set
+CONFIG_OF_LIBFDT=y
+CONFIG_OF_LIBFDT_OVERLAY=y
+CONFIG_SPL_OF_LIBFDT=y
+# CONFIG_TPL_OF_LIBFDT is not set
+CONFIG_FDT_FIXUP_PARTITIONS=y
+
+#
+# System tables
+#
+# CONFIG_EFI_LOADER is not set
+CONFIG_OPTEE_TZDRAM_SIZE=0x0000000
+CONFIG_OPTEE_TZDRAM_BASE=0x00000000
+# CONFIG_UNIT_TEST is not set
-- 
2.20.1

