# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: B:\UFMG\2023-2\LAB SD\pratica 8\Tudo\Sinalizador\Sinalizador.csv
# Generated on: Sun Nov 05 10:14:41 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
CLOCK,Input,PIN_N2,2,B2_N1,PIN_N2,,,,
Descendo[0],Output,PIN_AE23,7,B7_N0,PIN_AE23,,,,
E[3],Input,PIN_AE14,7,B7_N1,PIN_AE14,,,,
E[2],Input,PIN_P25,6,B6_N0,PIN_P25,,,,
E[1],Input,PIN_N26,5,B5_N1,PIN_N26,,,,
E[0],Input,PIN_N25,5,B5_N1,PIN_N25,,,,
Media_DSP_7Seg[6],Output,PIN_AF10,8,B8_N0,PIN_AF10,,,,
Media_DSP_7Seg[5],Output,PIN_AB12,8,B8_N0,PIN_AB12,,,,
Media_DSP_7Seg[4],Output,PIN_AC12,8,B8_N0,PIN_AC12,,,,
Media_DSP_7Seg[3],Output,PIN_AD11,8,B8_N0,PIN_AD11,,,,
Media_DSP_7Seg[2],Output,PIN_AE11,8,B8_N0,PIN_AE11,,,,
Media_DSP_7Seg[1],Output,PIN_V14,8,B8_N0,PIN_V14,,,,
Media_DSP_7Seg[0],Output,PIN_V13,8,B8_N0,PIN_V13,,,,
RESET,Input,PIN_AD13,8,B8_N0,PIN_AD13,,,,
Subindo[0],Output,PIN_AB21,7,B7_N0,PIN_AB21,,,,
