<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Pandora Head Sensors: mbed-src/targets/cmsis/core_cm0plus.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Pandora Head Sensors
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('core__cm0plus_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">mbed-src/targets/cmsis/core_cm0plus.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm0plus_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00010"></a>00010 <span class="comment">/* Copyright (c) 2009 - 2013 ARM LIMITED</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">   All rights reserved.</span>
<a name="l00013"></a>00013 <span class="comment">   Redistribution and use in source and binary forms, with or without</span>
<a name="l00014"></a>00014 <span class="comment">   modification, are permitted provided that the following conditions are met:</span>
<a name="l00015"></a>00015 <span class="comment">   - Redistributions of source code must retain the above copyright</span>
<a name="l00016"></a>00016 <span class="comment">     notice, this list of conditions and the following disclaimer.</span>
<a name="l00017"></a>00017 <span class="comment">   - Redistributions in binary form must reproduce the above copyright</span>
<a name="l00018"></a>00018 <span class="comment">     notice, this list of conditions and the following disclaimer in the</span>
<a name="l00019"></a>00019 <span class="comment">     documentation and/or other materials provided with the distribution.</span>
<a name="l00020"></a>00020 <span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span>
<a name="l00021"></a>00021 <span class="comment">     to endorse or promote products derived from this software without</span>
<a name="l00022"></a>00022 <span class="comment">     specific prior written permission.</span>
<a name="l00023"></a>00023 <span class="comment">   *</span>
<a name="l00024"></a>00024 <span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span>
<a name="l00025"></a>00025 <span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<a name="l00026"></a>00026 <span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<a name="l00027"></a>00027 <span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span>
<a name="l00028"></a>00028 <span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span>
<a name="l00029"></a>00029 <span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span>
<a name="l00030"></a>00030 <span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span>
<a name="l00031"></a>00031 <span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span>
<a name="l00032"></a>00032 <span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span>
<a name="l00033"></a>00033 <span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span>
<a name="l00034"></a>00034 <span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00035"></a>00035 <span class="comment">   ---------------------------------------------------------------------------*/</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 
<a name="l00038"></a>00038 <span class="preprocessor">#if defined ( __ICCARM__ )</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#endif</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span>
<a name="l00042"></a>00042 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00044"></a>00044 <span class="preprocessor">#endif</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span>
<a name="l00046"></a>00046 <span class="preprocessor">#ifndef __CORE_CM0PLUS_H_GENERIC</span>
<a name="l00047"></a><a class="code" href="core__cm0plus_8h.html#aa2747a55d8923d29e5bfba2c17b1a26a">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM0PLUS_H_GENERIC</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00063"></a>00063 <span class="comment">/*******************************************************************************</span>
<a name="l00064"></a>00064 <span class="comment"> *                 CMSIS definitions</span>
<a name="l00065"></a>00065 <span class="comment"> ******************************************************************************/</span>
<a name="l00070"></a>00070 <span class="comment">/*  CMSIS CM0P definitions */</span>
<a name="l00071"></a><a class="code" href="core__cm0plus_8h.html#a31329dc8c47fc34ca3cacbfd4c66a19a">00071</a> <span class="preprocessor">#define __CM0PLUS_CMSIS_VERSION_MAIN (0x03)                                </span>
<a name="l00072"></a><a class="code" href="core__cm0plus_8h.html#a70604168ca42eff80802c151188a59d1">00072</a> <span class="preprocessor">#define __CM0PLUS_CMSIS_VERSION_SUB  (0x20)                                </span>
<a name="l00073"></a><a class="code" href="core__cm0plus_8h.html#afbc98e5d6904c90236f737adb89af711">00073</a> <span class="preprocessor">#define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN &lt;&lt; 16) | \</span>
<a name="l00074"></a>00074 <span class="preprocessor">                                       __CM0PLUS_CMSIS_VERSION_SUB)        </span>
<a name="l00076"></a><a class="code" href="core__cm0plus_8h.html#a63ea62503c88acab19fcf3d5743009e3">00076</a> <span class="preprocessor">#define __CORTEX_M                (0x00)                                   </span>
<a name="l00079"></a>00079 <span class="preprocessor">#if   defined ( __CC_ARM )</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00081"></a>00081 <span class="preprocessor">  #define __INLINE         __inline                                   </span>
<a name="l00082"></a>00082 <span class="preprocessor">  #define __STATIC_INLINE  static __inline</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a>00084 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00086"></a>00086 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00087"></a>00087 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00091"></a>00091 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00092"></a>00092 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a>00094 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00096"></a>00096 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00097"></a>00097 <span class="preprocessor">  #define __STATIC_INLINE  static inline</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span>
<a name="l00099"></a>00099 <span class="preprocessor">#endif</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span>
<a name="l00103"></a><a class="code" href="core__cm0plus_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">00103</a> <span class="preprocessor">#define __FPU_USED       0</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>
<a name="l00105"></a>00105 <span class="preprocessor">#if defined ( __CC_ARM )</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span>
<a name="l00110"></a>00110 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">  #if defined __ARMVFP__</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>
<a name="l00115"></a>00115 <span class="preprocessor">#elif defined ( __GNUC__ )</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span>
<a name="l00120"></a>00120 <span class="preprocessor">#elif defined ( __TASKING__ )</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">  #if defined __FPU_VFP__</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a>00126 <span class="preprocessor">#include &lt;stdint.h&gt;</span>                      <span class="comment">/* standard types definitions                      */</span>
<a name="l00127"></a>00127 <span class="preprocessor">#include &lt;<a class="code" href="core__cmInstr_8h.html" title="CMSIS Cortex-M Core Instruction Access Header File.">core_cmInstr.h</a>&gt;</span>                <span class="comment">/* Core Instruction Access                         */</span>
<a name="l00128"></a>00128 <span class="preprocessor">#include &lt;<a class="code" href="core__cmFunc_8h.html" title="CMSIS Cortex-M Core Function Access Header File.">core_cmFunc.h</a>&gt;</span>                 <span class="comment">/* Core Function Access                            */</span>
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM0PLUS_H_GENERIC */</span>
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 <span class="preprocessor">#ifndef __CMSIS_GENERIC</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span>
<a name="l00134"></a>00134 <span class="preprocessor">#ifndef __CORE_CM0PLUS_H_DEPENDANT</span>
<a name="l00135"></a><a class="code" href="core__cm0plus_8h.html#a699ef1e735efd9d08c9ed63d1ee8a54b">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM0PLUS_H_DEPENDANT</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>
<a name="l00137"></a>00137 <span class="comment">/* check device defines and use defaults */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">  #ifndef __CM0PLUS_REV</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">    #define __CM0PLUS_REV             0x0000</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__CM0PLUS_REV not defined in device header file; using default!&quot;</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a>00144 <span class="preprocessor">  #ifndef __MPU_PRESENT</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">    #define __MPU_PRESENT             0</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span>
<a name="l00149"></a>00149 <span class="preprocessor">  #ifndef __VTOR_PRESENT</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">    #define __VTOR_PRESENT            0</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__VTOR_PRESENT not defined in device header file; using default!&quot;</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a>00154 <span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">    #define __NVIC_PRIO_BITS          2</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 <span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">    #define __Vendor_SysTickConfig    0</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">  #endif</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span>
<a name="l00165"></a>00165 <span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile             </span>
<a name="l00175"></a>00175 <span class="preprocessor">#else</span>
<a name="l00176"></a><a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">00176</a> <span class="preprocessor"></span><span class="preprocessor">  #define   __I     volatile const       </span>
<a name="l00177"></a>00177 <span class="preprocessor">#endif</span>
<a name="l00178"></a><a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define     __O     volatile             </span>
<a name="l00179"></a><a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">00179</a> <span class="preprocessor">#define     __IO    volatile             </span>
<a name="l00181"></a>00181 <span class="preprocessor"></span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="comment">/*******************************************************************************</span>
<a name="l00186"></a>00186 <span class="comment"> *                 Register Abstraction</span>
<a name="l00187"></a>00187 <span class="comment">  Core Register contain:</span>
<a name="l00188"></a>00188 <span class="comment">  - Core Register</span>
<a name="l00189"></a>00189 <span class="comment">  - Core NVIC Register</span>
<a name="l00190"></a>00190 <span class="comment">  - Core SCB Register</span>
<a name="l00191"></a>00191 <span class="comment">  - Core SysTick Register</span>
<a name="l00192"></a>00192 <span class="comment">  - Core MPU Register</span>
<a name="l00193"></a>00193 <span class="comment"> ******************************************************************************/</span>
<a name="l00194"></a>00194 
<a name="l00206"></a>00206 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00207"></a>00207 {
<a name="l00208"></a>00208   <span class="keyword">struct</span>
<a name="l00209"></a>00209   {
<a name="l00210"></a>00210 <span class="preprocessor">#if (__CORTEX_M != 0x04)</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span>    uint32_t _reserved0:27;              
<a name="l00212"></a>00212 <span class="preprocessor">#else</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span>    uint32_t _reserved0:16;              
<a name="l00214"></a>00214     uint32_t GE:4;                       
<a name="l00215"></a>00215     uint32_t _reserved1:7;               
<a name="l00216"></a>00216 <span class="preprocessor">#endif</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span>    uint32_t Q:1;                        
<a name="l00218"></a>00218     uint32_t V:1;                        
<a name="l00219"></a>00219     uint32_t C:1;                        
<a name="l00220"></a>00220     uint32_t Z:1;                        
<a name="l00221"></a>00221     uint32_t N:1;                        
<a name="l00222"></a>00222   } b;                                   
<a name="l00223"></a>00223   uint32_t w;                            
<a name="l00224"></a>00224 } <a class="code" href="unionAPSR__Type.html" title="Union type to access the Application Program Status Register (APSR).">APSR_Type</a>;
<a name="l00225"></a>00225 
<a name="l00226"></a>00226 
<a name="l00229"></a>00229 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00230"></a>00230 {
<a name="l00231"></a>00231   <span class="keyword">struct</span>
<a name="l00232"></a>00232   {
<a name="l00233"></a>00233     uint32_t ISR:9;                      
<a name="l00234"></a>00234     uint32_t _reserved0:23;              
<a name="l00235"></a>00235   } b;                                   
<a name="l00236"></a>00236   uint32_t w;                            
<a name="l00237"></a>00237 } <a class="code" href="unionIPSR__Type.html" title="Union type to access the Interrupt Program Status Register (IPSR).">IPSR_Type</a>;
<a name="l00238"></a>00238 
<a name="l00239"></a>00239 
<a name="l00242"></a>00242 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00243"></a>00243 {
<a name="l00244"></a>00244   <span class="keyword">struct</span>
<a name="l00245"></a>00245   {
<a name="l00246"></a>00246     uint32_t ISR:9;                      
<a name="l00247"></a>00247 <span class="preprocessor">#if (__CORTEX_M != 0x04)</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span>    uint32_t _reserved0:15;              
<a name="l00249"></a>00249 <span class="preprocessor">#else</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span>    uint32_t _reserved0:7;               
<a name="l00251"></a>00251     uint32_t GE:4;                       
<a name="l00252"></a>00252     uint32_t _reserved1:4;               
<a name="l00253"></a>00253 <span class="preprocessor">#endif</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span>    uint32_t T:1;                        
<a name="l00255"></a>00255     uint32_t IT:2;                       
<a name="l00256"></a>00256     uint32_t Q:1;                        
<a name="l00257"></a>00257     uint32_t V:1;                        
<a name="l00258"></a>00258     uint32_t C:1;                        
<a name="l00259"></a>00259     uint32_t Z:1;                        
<a name="l00260"></a>00260     uint32_t N:1;                        
<a name="l00261"></a>00261   } b;                                   
<a name="l00262"></a>00262   uint32_t w;                            
<a name="l00263"></a>00263 } <a class="code" href="unionxPSR__Type.html" title="Union type to access the Special-Purpose Program Status Registers (xPSR).">xPSR_Type</a>;
<a name="l00264"></a>00264 
<a name="l00265"></a>00265 
<a name="l00268"></a>00268 <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00269"></a>00269 {
<a name="l00270"></a>00270   <span class="keyword">struct</span>
<a name="l00271"></a>00271   {
<a name="l00272"></a>00272     uint32_t nPRIV:1;                    
<a name="l00273"></a>00273     uint32_t SPSEL:1;                    
<a name="l00274"></a>00274     uint32_t FPCA:1;                     
<a name="l00275"></a>00275     uint32_t _reserved0:29;              
<a name="l00276"></a>00276   } b;                                   
<a name="l00277"></a>00277   uint32_t w;                            
<a name="l00278"></a>00278 } <a class="code" href="unionCONTROL__Type.html" title="Union type to access the Control Registers (CONTROL).">CONTROL_Type</a>;
<a name="l00279"></a>00279 
<a name="l00291"></a>00291 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00292"></a>00292 {
<a name="l00293"></a>00293   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[1];                 
<a name="l00294"></a>00294        uint32_t RESERVED0[31];
<a name="l00295"></a>00295   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[1];                 
<a name="l00296"></a>00296        uint32_t RSERVED1[31];
<a name="l00297"></a>00297   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[1];                 
<a name="l00298"></a>00298        uint32_t RESERVED2[31];
<a name="l00299"></a>00299   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[1];                 
<a name="l00300"></a>00300        uint32_t RESERVED3[31];
<a name="l00301"></a>00301        uint32_t RESERVED4[64];
<a name="l00302"></a>00302   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IP[8];                   
<a name="l00303"></a>00303 }  <a class="code" href="structNVIC__Type.html" title="Structure type to access the Nested Vectored Interrupt Controller (NVIC).">NVIC_Type</a>;
<a name="l00304"></a>00304 
<a name="l00316"></a>00316 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00317"></a>00317 {
<a name="l00318"></a>00318   <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CPUID;                   
<a name="l00319"></a>00319   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSR;                    
<a name="l00320"></a>00320 <span class="preprocessor">#if (__VTOR_PRESENT == 1)</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span>  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VTOR;                    
<a name="l00322"></a>00322 <span class="preprocessor">#else</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span>       uint32_t RESERVED0;
<a name="l00324"></a>00324 <span class="preprocessor">#endif</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span>  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AIRCR;                   
<a name="l00326"></a>00326   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR;                     
<a name="l00327"></a>00327   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;                     
<a name="l00328"></a>00328        uint32_t RESERVED1;
<a name="l00329"></a>00329   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHP[2];                  
<a name="l00330"></a>00330   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHCSR;                   
<a name="l00331"></a>00331 } <a class="code" href="structSCB__Type.html" title="Structure type to access the System Control Block (SCB).">SCB_Type</a>;
<a name="l00332"></a>00332 
<a name="l00333"></a>00333 <span class="comment">/* SCB CPUID Register Definitions */</span>
<a name="l00334"></a><a class="code" href="group__CMSIS__SCB.html#ga58686b88f94f789d4e6f429fe1ff58cf">00334</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span>
<a name="l00335"></a><a class="code" href="group__CMSIS__SCB.html#ga0932b31faafd47656a03ced75a31d99b">00335</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span>
<a name="l00337"></a><a class="code" href="group__CMSIS__SCB.html#ga104462bd0815391b4044a70bd15d3a71">00337</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span>
<a name="l00338"></a><a class="code" href="group__CMSIS__SCB.html#gad358dfbd04300afc1824329d128b99e8">00338</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span>
<a name="l00340"></a><a class="code" href="group__CMSIS__SCB.html#gaf8b3236b08fb8e840efb682645fb0e98">00340</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span>
<a name="l00341"></a><a class="code" href="group__CMSIS__SCB.html#gafae4a1f27a927338ae9dc51a0e146213">00341</a> <span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span>
<a name="l00343"></a><a class="code" href="group__CMSIS__SCB.html#ga705f68eaa9afb042ca2407dc4e4629ac">00343</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span>
<a name="l00344"></a><a class="code" href="group__CMSIS__SCB.html#ga98e581423ca016680c238c469aba546d">00344</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span>
<a name="l00346"></a><a class="code" href="group__CMSIS__SCB.html#ga3c3d9071e574de11fb27ba57034838b1">00346</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span>
<a name="l00347"></a><a class="code" href="group__CMSIS__SCB.html#ga2ec0448b6483f77e7f5d08b4b81d85df">00347</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL &lt;&lt; SCB_CPUID_REVISION_Pos)              </span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00350"></a><a class="code" href="group__CMSIS__SCB.html#ga750d4b52624a46d71356db4ea769573b">00350</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span>
<a name="l00351"></a><a class="code" href="group__CMSIS__SCB.html#ga340e3f79e9c3607dee9f2c048b6b22e8">00351</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span>
<a name="l00353"></a><a class="code" href="group__CMSIS__SCB.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">00353</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span>
<a name="l00354"></a><a class="code" href="group__CMSIS__SCB.html#ga1e40d93efb402763c8c00ddcc56724ff">00354</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span>
<a name="l00356"></a><a class="code" href="group__CMSIS__SCB.html#gae218d9022288f89faf57187c4d542ecd">00356</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span>
<a name="l00357"></a><a class="code" href="group__CMSIS__SCB.html#ga4a901ace381d3c1c74ac82b22fae2e1e">00357</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span>
<a name="l00359"></a><a class="code" href="group__CMSIS__SCB.html#ga9dbb3358c6167c9c3f85661b90fb2794">00359</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span>
<a name="l00360"></a><a class="code" href="group__CMSIS__SCB.html#ga7325b61ea0ec323ef2d5c893b112e546">00360</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span>
<a name="l00362"></a><a class="code" href="group__CMSIS__SCB.html#gadbe25e4b333ece1341beb1a740168fdc">00362</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span>
<a name="l00363"></a><a class="code" href="group__CMSIS__SCB.html#gab241827d2a793269d8cd99b9b28c2157">00363</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span>
<a name="l00365"></a><a class="code" href="group__CMSIS__SCB.html#ga11cb5b1f9ce167b81f31787a77e575df">00365</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span>
<a name="l00366"></a><a class="code" href="group__CMSIS__SCB.html#gaa966600396290808d596fe96e92ca2b5">00366</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span>
<a name="l00368"></a><a class="code" href="group__CMSIS__SCB.html#ga10749d92b9b744094b845c2eb46d4319">00368</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span>
<a name="l00369"></a><a class="code" href="group__CMSIS__SCB.html#ga056d74fd538e5d36d3be1f28d399c877">00369</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span>
<a name="l00371"></a><a class="code" href="group__CMSIS__SCB.html#gada60c92bf88d6fd21a8f49efa4a127b8">00371</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span>
<a name="l00372"></a><a class="code" href="group__CMSIS__SCB.html#gacb6992e7c7ddc27a370f62878a21ef72">00372</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span>
<a name="l00374"></a><a class="code" href="group__CMSIS__SCB.html#gae4f602c7c5c895d5fb687b71b0979fc3">00374</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span>
<a name="l00375"></a><a class="code" href="group__CMSIS__SCB.html#ga5533791a4ecf1b9301c883047b3e8396">00375</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span>
<a name="l00377"></a>00377 <span class="preprocessor">#if (__VTOR_PRESENT == 1)</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00379"></a>00379 <span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 8                                             </span>
<a name="l00380"></a>00380 <span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)            </span>
<a name="l00381"></a>00381 <span class="preprocessor">#endif</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span>
<a name="l00383"></a>00383 <span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span>
<a name="l00384"></a><a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">00384</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span>
<a name="l00385"></a><a class="code" href="group__CMSIS__SCB.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">00385</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span>
<a name="l00387"></a><a class="code" href="group__CMSIS__SCB.html#gaec404750ff5ca07f499a3c06b62051ef">00387</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span>
<a name="l00388"></a><a class="code" href="group__CMSIS__SCB.html#gabacedaefeefc73d666bbe59ece904493">00388</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span>
<a name="l00390"></a><a class="code" href="group__CMSIS__SCB.html#gad31dec98fbc0d33ace63cb1f1a927923">00390</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span>
<a name="l00391"></a><a class="code" href="group__CMSIS__SCB.html#ga2f571f93d3d4a6eac9a3040756d3d951">00391</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span>
<a name="l00393"></a><a class="code" href="group__CMSIS__SCB.html#gaffb2737eca1eac0fc1c282a76a40953c">00393</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span>
<a name="l00394"></a><a class="code" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">00394</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span>
<a name="l00396"></a><a class="code" href="group__CMSIS__SCB.html#gaa30a12e892bb696e61626d71359a9029">00396</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span>
<a name="l00397"></a><a class="code" href="group__CMSIS__SCB.html#ga212c5ab1c1c82c807d30d2307aa8d218">00397</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span>
<a name="l00400"></a><a class="code" href="group__CMSIS__SCB.html#ga3bddcec40aeaf3d3a998446100fa0e44">00400</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span>
<a name="l00401"></a><a class="code" href="group__CMSIS__SCB.html#gafb98656644a14342e467505f69a997c9">00401</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span>
<a name="l00403"></a><a class="code" href="group__CMSIS__SCB.html#gab304f6258ec03bd9a6e7a360515c3cfe">00403</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span>
<a name="l00404"></a><a class="code" href="group__CMSIS__SCB.html#ga77c06a69c63f4b3f6ec1032e911e18e7">00404</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span>
<a name="l00406"></a><a class="code" href="group__CMSIS__SCB.html#ga3680a15114d7fdc1e25043b881308fe9">00406</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span>
<a name="l00407"></a><a class="code" href="group__CMSIS__SCB.html#ga50a243e317b9a70781b02758d45b05ee">00407</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span>
<a name="l00410"></a><a class="code" href="group__CMSIS__SCB.html#gac2d20a250960a432cc74da59d20e2f86">00410</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span>
<a name="l00411"></a><a class="code" href="group__CMSIS__SCB.html#ga33cf22d3d46af158a03aad25ddea1bcb">00411</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span>
<a name="l00413"></a><a class="code" href="group__CMSIS__SCB.html#gac4e4928b864ea10fc24dbbc57d976229">00413</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span>
<a name="l00414"></a><a class="code" href="group__CMSIS__SCB.html#ga68c96ad594af70c007923979085c99e0">00414</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span>
<a name="l00417"></a><a class="code" href="group__CMSIS__SCB.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">00417</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span>
<a name="l00418"></a><a class="code" href="group__CMSIS__SCB.html#ga6095a7acfbad66f52822b1392be88652">00418</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span>
<a name="l00420"></a>00420 <span class="preprocessor"></span>
<a name="l00431"></a>00431 <span class="preprocessor">typedef struct</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span>{
<a name="l00433"></a>00433   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l00434"></a>00434   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOAD;                    
<a name="l00435"></a>00435   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VAL;                     
<a name="l00436"></a>00436   <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CALIB;                   
<a name="l00437"></a>00437 } <a class="code" href="structSysTick__Type.html" title="Structure type to access the System Timer (SysTick).">SysTick_Type</a>;
<a name="l00438"></a>00438 
<a name="l00439"></a>00439 <span class="comment">/* SysTick Control / Status Register Definitions */</span>
<a name="l00440"></a><a class="code" href="group__CMSIS__SysTick.html#gadbb65d4a815759649db41df216ed4d60">00440</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span>
<a name="l00441"></a><a class="code" href="group__CMSIS__SysTick.html#ga1bf3033ecccf200f59baefe15dbb367c">00441</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span>
<a name="l00443"></a><a class="code" href="group__CMSIS__SysTick.html#ga24fbc69a5f0b78d67fda2300257baff1">00443</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span>
<a name="l00444"></a><a class="code" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">00444</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span>
<a name="l00446"></a><a class="code" href="group__CMSIS__SysTick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">00446</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span>
<a name="l00447"></a><a class="code" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">00447</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span>
<a name="l00449"></a><a class="code" href="group__CMSIS__SysTick.html#ga0b48cc1e36d92a92e4bf632890314810">00449</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span>
<a name="l00450"></a><a class="code" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">00450</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span>
<a name="l00453"></a><a class="code" href="group__CMSIS__SysTick.html#gaf44d10df359dc5bf5752b0894ae3bad2">00453</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span>
<a name="l00454"></a><a class="code" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">00454</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span>
<a name="l00457"></a><a class="code" href="group__CMSIS__SysTick.html#ga3208104c3b019b5de35ae8c21d5c34dd">00457</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span>
<a name="l00458"></a><a class="code" href="group__CMSIS__SysTick.html#gafc77b56d568930b49a2474debc75ab45">00458</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span>
<a name="l00460"></a>00460 <span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span>
<a name="l00461"></a><a class="code" href="group__CMSIS__SysTick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">00461</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span>
<a name="l00462"></a><a class="code" href="group__CMSIS__SysTick.html#ga3af0d891fdd99bcc8d8912d37830edb6">00462</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span>
<a name="l00464"></a><a class="code" href="group__CMSIS__SysTick.html#gadd0c9cd6641b9f6a0c618e7982954860">00464</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span>
<a name="l00465"></a><a class="code" href="group__CMSIS__SysTick.html#ga8a6a85a87334776f33d77fd147587431">00465</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span>
<a name="l00467"></a><a class="code" href="group__CMSIS__SysTick.html#gacae558f6e75a0bed5d826f606d8e695e">00467</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span>
<a name="l00468"></a><a class="code" href="group__CMSIS__SysTick.html#gaf1e68865c5aece2ad58971225bd3e95e">00468</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span>
<a name="l00470"></a>00470 <span class="preprocessor"></span>
<a name="l00472"></a>00472 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span>
<a name="l00481"></a>00481 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00482"></a>00482 {
<a name="l00483"></a>00483   <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TYPE;                    
<a name="l00484"></a>00484   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l00485"></a>00485   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNR;                     
<a name="l00486"></a>00486   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR;                    
<a name="l00487"></a>00487   <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR;                    
<a name="l00488"></a>00488 } MPU_Type;
<a name="l00489"></a>00489 
<a name="l00490"></a>00490 <span class="comment">/* MPU Type Register */</span>
<a name="l00491"></a>00491 <span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span>
<a name="l00492"></a>00492 <span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span>
<a name="l00494"></a>00494 <span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span>
<a name="l00495"></a>00495 <span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span>
<a name="l00497"></a>00497 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span>
<a name="l00498"></a>00498 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL &lt;&lt; MPU_TYPE_SEPARATE_Pos)                 </span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="comment">/* MPU Control Register */</span>
<a name="l00501"></a>00501 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span>
<a name="l00502"></a>00502 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span>
<a name="l00504"></a>00504 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span>
<a name="l00505"></a>00505 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span>
<a name="l00507"></a>00507 <span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span>
<a name="l00508"></a>00508 <span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL &lt;&lt; MPU_CTRL_ENABLE_Pos)                   </span>
<a name="l00510"></a>00510 <span class="preprocessor"></span><span class="comment">/* MPU Region Number Register */</span>
<a name="l00511"></a>00511 <span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span>
<a name="l00512"></a>00512 <span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL &lt;&lt; MPU_RNR_REGION_Pos)                 </span>
<a name="l00514"></a>00514 <span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register */</span>
<a name="l00515"></a>00515 <span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   8                                             </span>
<a name="l00516"></a>00516 <span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)              </span>
<a name="l00518"></a>00518 <span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span>
<a name="l00519"></a>00519 <span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span>
<a name="l00521"></a>00521 <span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span>
<a name="l00522"></a>00522 <span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL &lt;&lt; MPU_RBAR_REGION_Pos)                 </span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="comment">/* MPU Region Attribute and Size Register */</span>
<a name="l00525"></a>00525 <span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16                                             </span>
<a name="l00526"></a>00526 <span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span>
<a name="l00528"></a>00528 <span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span>
<a name="l00529"></a>00529 <span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span>
<a name="l00531"></a>00531 <span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span>
<a name="l00532"></a>00532 <span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span>
<a name="l00534"></a>00534 <span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span>
<a name="l00535"></a>00535 <span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span>
<a name="l00537"></a>00537 <span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span>
<a name="l00538"></a>00538 <span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span>
<a name="l00540"></a>00540 <span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span>
<a name="l00541"></a>00541 <span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span>
<a name="l00543"></a>00543 <span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span>
<a name="l00544"></a>00544 <span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span>
<a name="l00546"></a>00546 <span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span>
<a name="l00547"></a>00547 <span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span>
<a name="l00549"></a>00549 <span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span>
<a name="l00550"></a>00550 <span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span>
<a name="l00552"></a>00552 <span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0                                             </span>
<a name="l00553"></a>00553 <span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL &lt;&lt; MPU_RASR_ENABLE_Pos)                   </span>
<a name="l00555"></a>00555 <span class="preprocessor"></span>
<a name="l00556"></a>00556 <span class="preprocessor">#endif</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span>
<a name="l00558"></a>00558 
<a name="l00566"></a>00566 
<a name="l00575"></a>00575 <span class="comment">/* Memory mapping of Cortex-M0+ Hardware */</span>
<a name="l00576"></a><a class="code" href="group__CMSIS__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770">00576</a> <span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span>
<a name="l00577"></a><a class="code" href="group__CMSIS__core__base.html#ga58effaac0b93006b756d33209e814646">00577</a> <span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span>
<a name="l00578"></a><a class="code" href="group__CMSIS__core__base.html#gaa0288691785a5f868238e0468b39523d">00578</a> <span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span>
<a name="l00579"></a><a class="code" href="group__CMSIS__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">00579</a> <span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span>
<a name="l00581"></a><a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">00581</a> <span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span>
<a name="l00582"></a><a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">00582</a> <span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span>
<a name="l00583"></a><a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">00583</a> <span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span>
<a name="l00585"></a>00585 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l00586"></a>00586 <span class="preprocessor"></span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span>
<a name="l00587"></a>00587 <span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span>
<a name="l00588"></a>00588 <span class="preprocessor">#endif</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span>
<a name="l00594"></a>00594 <span class="comment">/*******************************************************************************</span>
<a name="l00595"></a>00595 <span class="comment"> *                Hardware Abstraction Layer</span>
<a name="l00596"></a>00596 <span class="comment">  Core Function Interface contains:</span>
<a name="l00597"></a>00597 <span class="comment">  - Core NVIC Functions</span>
<a name="l00598"></a>00598 <span class="comment">  - Core SysTick Functions</span>
<a name="l00599"></a>00599 <span class="comment">  - Core Register Access Functions</span>
<a name="l00600"></a>00600 <span class="comment"> ******************************************************************************/</span>
<a name="l00606"></a>00606 <span class="comment">/* ##########################   NVIC functions  #################################### */</span>
<a name="l00613"></a>00613 <span class="comment">/* Interrupt Priorities are WORD accessible only under ARMv6M                   */</span>
<a name="l00614"></a>00614 <span class="comment">/* The following MACROS handle generation of the register offset and byte masks */</span>
<a name="l00615"></a><a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">00615</a> <span class="preprocessor">#define _BIT_SHIFT(IRQn)         (  (((uint32_t)(IRQn)       )    &amp;  0x03) * 8 )</span>
<a name="l00616"></a><a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">00616</a> <span class="preprocessor"></span><span class="preprocessor">#define _SHP_IDX(IRQn)           ( ((((uint32_t)(IRQn) &amp; 0x0F)-8) &gt;&gt;    2)     )</span>
<a name="l00617"></a><a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">00617</a> <span class="preprocessor"></span><span class="preprocessor">#define _IP_IDX(IRQn)            (   ((uint32_t)(IRQn)            &gt;&gt;    2)     )</span>
<a name="l00618"></a>00618 <span class="preprocessor"></span>
<a name="l00619"></a>00619 
<a name="l00626"></a>00626 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga3349f2e3580d7ce22d6530b7294e5921" title="Enable External Interrupt.">NVIC_EnableIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00627"></a>00627 {
<a name="l00628"></a>00628   <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[0] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F));
<a name="l00629"></a>00629 }
<a name="l00630"></a>00630 
<a name="l00631"></a>00631 
<a name="l00638"></a>00638 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga260fba04ac8346855c57f091d4ee1e71" title="Disable External Interrupt.">NVIC_DisableIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> <a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)
<a name="l00639"></a>00639 {
<a name="l00640"></a>00640   <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[0] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F));
<a name="l00641"></a>00641 }
<a name="l00642"></a>00642 
<a name="l00643"></a>00643 
<a name="l00654"></a>00654 __STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#gafec8042db64c0f8ed432b6c8386a05d8" title="Get Pending Interrupt.">NVIC_GetPendingIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l00655"></a>00655 {
<a name="l00656"></a>00656   <span class="keywordflow">return</span>((uint32_t) ((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0));
<a name="l00657"></a>00657 }
<a name="l00658"></a>00658 
<a name="l00659"></a>00659 
<a name="l00666"></a>00666 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga3ecf446519da33e1690deffbf5be505f" title="Set Pending Interrupt.">NVIC_SetPendingIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l00667"></a>00667 {
<a name="l00668"></a>00668   <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[0] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F));
<a name="l00669"></a>00669 }
<a name="l00670"></a>00670 
<a name="l00671"></a>00671 
<a name="l00678"></a>00678 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga332e10ef9605dc6eb10b9e14511930f8" title="Clear Pending Interrupt.">NVIC_ClearPendingIRQ</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l00679"></a>00679 {
<a name="l00680"></a>00680   <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[0] = (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)); <span class="comment">/* Clear pending interrupt */</span>
<a name="l00681"></a>00681 }
<a name="l00682"></a>00682 
<a name="l00683"></a>00683 
<a name="l00693"></a>00693 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn, uint32_t priority)
<a name="l00694"></a>00694 {
<a name="l00695"></a>00695   <span class="keywordflow">if</span>(IRQn &lt; 0) {
<a name="l00696"></a>00696     <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] = (<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] &amp; ~(0xFF &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn))) |
<a name="l00697"></a>00697         (((priority &lt;&lt; (8 - <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xFF) &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn)); }
<a name="l00698"></a>00698   <span class="keywordflow">else</span> {
<a name="l00699"></a>00699     <a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)] = (<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)] &amp; ~(0xFF &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn))) |
<a name="l00700"></a>00700         (((priority &lt;&lt; (8 - <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xFF) &lt;&lt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn)); }
<a name="l00701"></a>00701 }
<a name="l00702"></a>00702 
<a name="l00703"></a>00703 
<a name="l00715"></a>00715 __STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4" title="Get Interrupt Priority.">NVIC_GetPriority</a>(<a class="code" href="LPC407x__8x__177x__8x_8h.html#ac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a> IRQn)
<a name="l00716"></a>00716 {
<a name="l00717"></a>00717 
<a name="l00718"></a>00718   <span class="keywordflow">if</span>(IRQn &lt; 0) {
<a name="l00719"></a>00719     <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[<a class="code" href="group__CMSIS__Core__NVICFunctions.html#gaee4f7eb5d7e770ad51489dbceabb1755">_SHP_IDX</a>(IRQn)] &gt;&gt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn) ) &amp; 0xFF) &gt;&gt; (8 - <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for Cortex-M0 system interrupts */</span>
<a name="l00720"></a>00720   <span class="keywordflow">else</span> {
<a name="l00721"></a>00721     <span class="keywordflow">return</span>((uint32_t)(((<a class="code" href="group__CMSIS__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[ <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga370ec4b1751a6a889d849747df3763a9">_IP_IDX</a>(IRQn)] &gt;&gt; <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga53c75b28823441c6153269f0ecbed878">_BIT_SHIFT</a>(IRQn) ) &amp; 0xFF) &gt;&gt; (8 - <a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for device specific interrupts  */</span>
<a name="l00722"></a>00722 }
<a name="l00723"></a>00723 
<a name="l00724"></a>00724 
<a name="l00729"></a>00729 __STATIC_INLINE <span class="keywordtype">void</span> <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga1143dec48d60a3d6f238c4798a87759c" title="System Reset.">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)
<a name="l00730"></a>00730 {
<a name="l00731"></a>00731   __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span>
<a name="l00732"></a>00732 <span class="comment">                                                                  buffered write are completed before reset */</span>
<a name="l00733"></a>00733   <a class="code" href="group__CMSIS__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FA &lt;&lt; <a class="code" href="group__CMSIS__SCB.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)      |
<a name="l00734"></a>00734                  <a class="code" href="group__CMSIS__SCB.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);
<a name="l00735"></a>00735   __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span>
<a name="l00736"></a>00736   <span class="keywordflow">while</span>(1);                                                    <span class="comment">/* wait until reset */</span>
<a name="l00737"></a>00737 }
<a name="l00738"></a>00738 
<a name="l00743"></a>00743 <span class="comment">/* ##################################    SysTick function  ############################################ */</span>
<a name="l00750"></a>00750 <span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span>
<a name="l00751"></a>00751 <span class="preprocessor"></span>
<a name="l00767"></a>00767 __STATIC_INLINE uint32_t <a class="code" href="group__CMSIS__Core__SysTickFunctions.html#gae4e8f0238527c69f522029b93c8e5b78" title="System Tick Configuration.">SysTick_Config</a>(uint32_t ticks)
<a name="l00768"></a>00768 {
<a name="l00769"></a>00769   <span class="keywordflow">if</span> ((ticks - 1) &gt; <a class="code" href="group__CMSIS__SysTick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)  <span class="keywordflow">return</span> (1);      <span class="comment">/* Reload value impossible */</span>
<a name="l00770"></a>00770 
<a name="l00771"></a>00771   <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = ticks - 1;                                  <span class="comment">/* set reload register */</span>
<a name="l00772"></a>00772   <a class="code" href="group__CMSIS__Core__NVICFunctions.html#ga2305cbd44aaad792e3a4e538bdaf14f9" title="Set Interrupt Priority.">NVIC_SetPriority</a> (<a class="code" href="LPC407x__8x__177x__8x_8h.html#a666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1&lt;&lt;<a class="code" href="LPC407x__8x__177x__8x_8h.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1);  <span class="comment">/* set Priority for Systick Interrupt */</span>
<a name="l00773"></a>00773   <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span>
<a name="l00774"></a>00774   <a class="code" href="group__CMSIS__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group__CMSIS__SysTick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |
<a name="l00775"></a>00775                    <a class="code" href="group__CMSIS__SysTick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |
<a name="l00776"></a>00776                    <a class="code" href="group__CMSIS__SysTick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span>
<a name="l00777"></a>00777   <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span>
<a name="l00778"></a>00778 }
<a name="l00779"></a>00779 
<a name="l00780"></a>00780 <span class="preprocessor">#endif</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span>
<a name="l00787"></a>00787 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM0PLUS_H_DEPENDANT */</span>
<a name="l00788"></a>00788 
<a name="l00789"></a>00789 <span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span>
<a name="l00790"></a>00790 
<a name="l00791"></a>00791 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span>}
<a name="l00793"></a>00793 <span class="preprocessor">#endif</span>
</pre></div></div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="core__cm0plus_8h.html">core_cm0plus.h</a>      </li>

    <li class="footer">Generated on Mon May 5 2014 23:16:44 for Pandora Head Sensors by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
