{"vcs1":{"timestamp_begin":1735047000.018847854, "rt":2.67, "ut":1.52, "st":0.37}}
{"vcselab":{"timestamp_begin":1735047002.778520757, "rt":1.13, "ut":0.46, "st":0.07}}
{"link":{"timestamp_begin":1735047003.993766994, "rt":0.45, "ut":0.33, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735046999.323422117}
{"VCS_COMP_START_TIME": 1735046999.323422117}
{"VCS_COMP_END_TIME": 1735047012.805700552}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+PERF +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 366072}}
{"stitch_vcselab": {"peak_mem": 242504}}
