Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Nov 26 18:56:10 2023
| Host         : DESKTOP-8PI2STL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ethernet_top_timing_summary_routed.rpt -pb ethernet_top_timing_summary_routed.pb -rpx ethernet_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ethernet_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    1           
TIMING-7   Critical Warning  No common node between related clocks                             1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
HPDR-1     Warning           Port pin direction inconsistency                                  3           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
SYNTH-10   Warning           Wide multiplier                                                   9           
TIMING-18  Warning           Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.891        0.000                      0                 7132        0.050        0.000                      0                 7132        3.000        0.000                       0                  2900  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
eth_rst_gen_i/gen_50M/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0                {2.500 12.500}     20.000          50.000          
  clkfbout_clk_wiz_0                {0.000 5.000}      10.000          100.000         
sys_clk_pin                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rst_gen_i/gen_50M/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                      5.043        0.000                      0                 7077        0.050        0.000                      0                 7077        9.020        0.000                       0                  2891  
  clk_out2_clk_wiz_0                                                                                                                                                                 17.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                                  7.845        0.000                       0                     3  
sys_clk_pin                               8.594        0.000                      0                    2        0.258        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        0.891        0.000                      0                   26        2.836        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       15.979        0.000                      0                   32        0.922        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rst_gen_i/gen_50M/inst/clk_in1
  To Clock:  eth_rst_gen_i/gen_50M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rst_gen_i/gen_50M/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_rst_gen_i/gen_50M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.939ns  (logic 8.629ns (61.903%)  route 5.310ns (38.097%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns = ( 17.103 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.629    -2.393    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y107        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.478    -1.915 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/Q
                         net (fo=4, routed)           1.793    -0.122    fft_data_fullscale[53]
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.022     3.900 r  fft_data_im_sq/PCOUT[47]
                         net (fo=1, routed)           0.056     3.956    fft_data_im_sq_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     5.474 r  fft_data_im_sq__0/P[18]
                         net (fo=3, routed)           1.421     6.895    fft_data_im_sq__0_n_87
    SLICE_X12Y121        LUT3 (Prop_lut3_I1_O)        0.148     7.043 r  data_fifo_i_i_144/O
                         net (fo=2, routed)           0.490     7.533    data_fifo_i_i_144_n_0
    SLICE_X12Y121        LUT4 (Prop_lut4_I3_O)        0.328     7.861 r  data_fifo_i_i_148/O
                         net (fo=1, routed)           0.000     7.861    data_fifo_i_i_148_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.394 r  data_fifo_i_i_82/CO[3]
                         net (fo=1, routed)           0.000     8.394    data_fifo_i_i_82_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.511 r  data_fifo_i_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.511    data_fifo_i_i_105_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.834 r  data_fifo_i_i_96/O[1]
                         net (fo=1, routed)           0.613     9.447    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y123        LUT2 (Prop_lut2_I1_O)        0.306     9.753 r  packet_gen_i/data_fifo_i_i_40/O
                         net (fo=1, routed)           0.000     9.753    packet_gen_i/data_fifo_i_i_40_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.286 r  packet_gen_i/data_fifo_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.286    packet_gen_i/data_fifo_i_i_6_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.609 r  packet_gen_i/data_fifo_i_i_9/O[1]
                         net (fo=1, routed)           0.938    11.547    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.535    17.103    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.593    
                         clock uncertainty           -0.084    17.509    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.919    16.590    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.590    
                         arrival time                         -11.547    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.752ns  (logic 8.621ns (62.691%)  route 5.131ns (37.309%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns = ( 17.103 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.629    -2.393    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y107        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.478    -1.915 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/Q
                         net (fo=4, routed)           1.793    -0.122    fft_data_fullscale[53]
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.022     3.900 r  fft_data_im_sq/PCOUT[47]
                         net (fo=1, routed)           0.056     3.956    fft_data_im_sq_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     5.474 r  fft_data_im_sq__0/P[18]
                         net (fo=3, routed)           1.421     6.895    fft_data_im_sq__0_n_87
    SLICE_X12Y121        LUT3 (Prop_lut3_I1_O)        0.148     7.043 r  data_fifo_i_i_144/O
                         net (fo=2, routed)           0.490     7.533    data_fifo_i_i_144_n_0
    SLICE_X12Y121        LUT4 (Prop_lut4_I3_O)        0.328     7.861 r  data_fifo_i_i_148/O
                         net (fo=1, routed)           0.000     7.861    data_fifo_i_i_148_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.394 r  data_fifo_i_i_82/CO[3]
                         net (fo=1, routed)           0.000     8.394    data_fifo_i_i_82_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.511 r  data_fifo_i_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.511    data_fifo_i_i_105_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.834 r  data_fifo_i_i_96/O[1]
                         net (fo=1, routed)           0.613     9.447    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y123        LUT2 (Prop_lut2_I1_O)        0.306     9.753 r  packet_gen_i/data_fifo_i_i_40/O
                         net (fo=1, routed)           0.000     9.753    packet_gen_i/data_fifo_i_i_40_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.286 r  packet_gen_i/data_fifo_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.286    packet_gen_i/data_fifo_i_i_6_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.601 r  packet_gen_i/data_fifo_i_i_9/O[3]
                         net (fo=1, routed)           0.758    11.359    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.535    17.103    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.593    
                         clock uncertainty           -0.084    17.509    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.920    16.589    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.589    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.521ns  (logic 8.377ns (61.957%)  route 5.144ns (38.043%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns = ( 17.103 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.629    -2.393    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y107        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.478    -1.915 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/Q
                         net (fo=4, routed)           1.793    -0.122    fft_data_fullscale[53]
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.022     3.900 r  fft_data_im_sq/PCOUT[47]
                         net (fo=1, routed)           0.056     3.956    fft_data_im_sq_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     5.474 r  fft_data_im_sq__0/P[18]
                         net (fo=3, routed)           1.421     6.895    fft_data_im_sq__0_n_87
    SLICE_X12Y121        LUT3 (Prop_lut3_I1_O)        0.148     7.043 r  data_fifo_i_i_144/O
                         net (fo=2, routed)           0.490     7.533    data_fifo_i_i_144_n_0
    SLICE_X12Y121        LUT4 (Prop_lut4_I3_O)        0.328     7.861 r  data_fifo_i_i_148/O
                         net (fo=1, routed)           0.000     7.861    data_fifo_i_i_148_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.394 r  data_fifo_i_i_82/CO[3]
                         net (fo=1, routed)           0.000     8.394    data_fifo_i_i_82_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.613 r  data_fifo_i_i_105/O[0]
                         net (fo=1, routed)           0.745     9.358    packet_gen_i/fft_data_im_sq__3[40]
    SLICE_X10Y122        LUT2 (Prop_lut2_I1_O)        0.295     9.653 r  packet_gen_i/data_fifo_i_i_46/O
                         net (fo=1, routed)           0.000     9.653    packet_gen_i/data_fifo_i_i_46_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.166 r  packet_gen_i/data_fifo_i_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.166    packet_gen_i/data_fifo_i_i_7_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.489 r  packet_gen_i/data_fifo_i_i_6/O[1]
                         net (fo=1, routed)           0.639    11.128    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.535    17.103    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.593    
                         clock uncertainty           -0.084    17.509    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.919    16.590    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.590    
                         arrival time                         -11.128    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.481ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.513ns  (logic 8.642ns (63.952%)  route 4.871ns (36.048%))
  Logic Levels:           11  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns = ( 17.103 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.629    -2.393    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y107        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.478    -1.915 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/Q
                         net (fo=4, routed)           1.793    -0.122    fft_data_fullscale[53]
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.022     3.900 r  fft_data_im_sq/PCOUT[47]
                         net (fo=1, routed)           0.056     3.956    fft_data_im_sq_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     5.474 r  fft_data_im_sq__0/P[18]
                         net (fo=3, routed)           1.421     6.895    fft_data_im_sq__0_n_87
    SLICE_X12Y121        LUT3 (Prop_lut3_I1_O)        0.148     7.043 r  data_fifo_i_i_144/O
                         net (fo=2, routed)           0.490     7.533    data_fifo_i_i_144_n_0
    SLICE_X12Y121        LUT4 (Prop_lut4_I3_O)        0.328     7.861 r  data_fifo_i_i_148/O
                         net (fo=1, routed)           0.000     7.861    data_fifo_i_i_148_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.394 r  data_fifo_i_i_82/CO[3]
                         net (fo=1, routed)           0.000     8.394    data_fifo_i_i_82_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.511 r  data_fifo_i_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.511    data_fifo_i_i_105_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.834 r  data_fifo_i_i_96/O[1]
                         net (fo=1, routed)           0.613     9.447    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y123        LUT2 (Prop_lut2_I1_O)        0.306     9.753 r  packet_gen_i/data_fifo_i_i_40/O
                         net (fo=1, routed)           0.000     9.753    packet_gen_i/data_fifo_i_i_40_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.286 r  packet_gen_i/data_fifo_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.286    packet_gen_i/data_fifo_i_i_6_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.403 r  packet_gen_i/data_fifo_i_i_9/CO[3]
                         net (fo=1, routed)           0.009    10.412    packet_gen_i/data_fifo_i_i_9_n_0
    SLICE_X10Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.631 r  packet_gen_i/data_fifo_i_i_8/O[0]
                         net (fo=1, routed)           0.489    11.120    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.535    17.103    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.593    
                         clock uncertainty           -0.084    17.509    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.908    16.601    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.601    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  5.481    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.502ns  (logic 8.293ns (61.422%)  route 5.209ns (38.578%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns = ( 17.103 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.629    -2.393    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y107        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.478    -1.915 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/Q
                         net (fo=4, routed)           1.793    -0.122    fft_data_fullscale[53]
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.022     3.900 r  fft_data_im_sq/PCOUT[47]
                         net (fo=1, routed)           0.056     3.956    fft_data_im_sq_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     5.474 r  fft_data_im_sq__0/P[18]
                         net (fo=3, routed)           1.421     6.895    fft_data_im_sq__0_n_87
    SLICE_X12Y121        LUT3 (Prop_lut3_I1_O)        0.148     7.043 r  data_fifo_i_i_144/O
                         net (fo=2, routed)           0.490     7.533    data_fifo_i_i_144_n_0
    SLICE_X12Y121        LUT4 (Prop_lut4_I3_O)        0.328     7.861 r  data_fifo_i_i_148/O
                         net (fo=1, routed)           0.000     7.861    data_fifo_i_i_148_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.394 r  data_fifo_i_i_82/CO[3]
                         net (fo=1, routed)           0.000     8.394    data_fifo_i_i_82_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.613 r  data_fifo_i_i_105/O[0]
                         net (fo=1, routed)           0.745     9.358    packet_gen_i/fft_data_im_sq__3[40]
    SLICE_X10Y122        LUT2 (Prop_lut2_I1_O)        0.295     9.653 r  packet_gen_i/data_fifo_i_i_46/O
                         net (fo=1, routed)           0.000     9.653    packet_gen_i/data_fifo_i_i_46_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.166 r  packet_gen_i/data_fifo_i_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.166    packet_gen_i/data_fifo_i_i_7_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.405 r  packet_gen_i/data_fifo_i_i_6/O[2]
                         net (fo=1, routed)           0.704    11.109    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.535    17.103    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.593    
                         clock uncertainty           -0.084    17.509    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.914    16.595    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.595    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.487ns  (logic 8.525ns (63.211%)  route 4.962ns (36.789%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns = ( 17.103 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.629    -2.393    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y107        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.478    -1.915 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/Q
                         net (fo=4, routed)           1.793    -0.122    fft_data_fullscale[53]
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.022     3.900 r  fft_data_im_sq/PCOUT[47]
                         net (fo=1, routed)           0.056     3.956    fft_data_im_sq_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     5.474 r  fft_data_im_sq__0/P[18]
                         net (fo=3, routed)           1.421     6.895    fft_data_im_sq__0_n_87
    SLICE_X12Y121        LUT3 (Prop_lut3_I1_O)        0.148     7.043 r  data_fifo_i_i_144/O
                         net (fo=2, routed)           0.490     7.533    data_fifo_i_i_144_n_0
    SLICE_X12Y121        LUT4 (Prop_lut4_I3_O)        0.328     7.861 r  data_fifo_i_i_148/O
                         net (fo=1, routed)           0.000     7.861    data_fifo_i_i_148_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.394 r  data_fifo_i_i_82/CO[3]
                         net (fo=1, routed)           0.000     8.394    data_fifo_i_i_82_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.511 r  data_fifo_i_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.511    data_fifo_i_i_105_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.834 r  data_fifo_i_i_96/O[1]
                         net (fo=1, routed)           0.613     9.447    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y123        LUT2 (Prop_lut2_I1_O)        0.306     9.753 r  packet_gen_i/data_fifo_i_i_40/O
                         net (fo=1, routed)           0.000     9.753    packet_gen_i/data_fifo_i_i_40_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.286 r  packet_gen_i/data_fifo_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.286    packet_gen_i/data_fifo_i_i_6_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.505 r  packet_gen_i/data_fifo_i_i_9/O[0]
                         net (fo=1, routed)           0.589    11.094    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.535    17.103    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.593    
                         clock uncertainty           -0.084    17.509    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.908    16.601    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.601    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.608ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.374ns  (logic 8.369ns (62.578%)  route 5.005ns (37.422%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns = ( 17.103 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.629    -2.393    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y107        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.478    -1.915 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/Q
                         net (fo=4, routed)           1.793    -0.122    fft_data_fullscale[53]
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.022     3.900 r  fft_data_im_sq/PCOUT[47]
                         net (fo=1, routed)           0.056     3.956    fft_data_im_sq_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     5.474 r  fft_data_im_sq__0/P[18]
                         net (fo=3, routed)           1.421     6.895    fft_data_im_sq__0_n_87
    SLICE_X12Y121        LUT3 (Prop_lut3_I1_O)        0.148     7.043 r  data_fifo_i_i_144/O
                         net (fo=2, routed)           0.490     7.533    data_fifo_i_i_144_n_0
    SLICE_X12Y121        LUT4 (Prop_lut4_I3_O)        0.328     7.861 r  data_fifo_i_i_148/O
                         net (fo=1, routed)           0.000     7.861    data_fifo_i_i_148_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.394 r  data_fifo_i_i_82/CO[3]
                         net (fo=1, routed)           0.000     8.394    data_fifo_i_i_82_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.613 r  data_fifo_i_i_105/O[0]
                         net (fo=1, routed)           0.745     9.358    packet_gen_i/fft_data_im_sq__3[40]
    SLICE_X10Y122        LUT2 (Prop_lut2_I1_O)        0.295     9.653 r  packet_gen_i/data_fifo_i_i_46/O
                         net (fo=1, routed)           0.000     9.653    packet_gen_i/data_fifo_i_i_46_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.166 r  packet_gen_i/data_fifo_i_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.166    packet_gen_i/data_fifo_i_i_7_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.481 r  packet_gen_i/data_fifo_i_i_6/O[3]
                         net (fo=1, routed)           0.500    10.981    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.535    17.103    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.593    
                         clock uncertainty           -0.084    17.509    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.920    16.589    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.589    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  5.608    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.378ns  (logic 8.545ns (63.872%)  route 4.833ns (36.128%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns = ( 17.103 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.629    -2.393    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y107        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.478    -1.915 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/Q
                         net (fo=4, routed)           1.793    -0.122    fft_data_fullscale[53]
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.022     3.900 r  fft_data_im_sq/PCOUT[47]
                         net (fo=1, routed)           0.056     3.956    fft_data_im_sq_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     5.474 r  fft_data_im_sq__0/P[18]
                         net (fo=3, routed)           1.421     6.895    fft_data_im_sq__0_n_87
    SLICE_X12Y121        LUT3 (Prop_lut3_I1_O)        0.148     7.043 r  data_fifo_i_i_144/O
                         net (fo=2, routed)           0.490     7.533    data_fifo_i_i_144_n_0
    SLICE_X12Y121        LUT4 (Prop_lut4_I3_O)        0.328     7.861 r  data_fifo_i_i_148/O
                         net (fo=1, routed)           0.000     7.861    data_fifo_i_i_148_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.394 r  data_fifo_i_i_82/CO[3]
                         net (fo=1, routed)           0.000     8.394    data_fifo_i_i_82_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.511 r  data_fifo_i_i_105/CO[3]
                         net (fo=1, routed)           0.000     8.511    data_fifo_i_i_105_n_0
    SLICE_X12Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.834 r  data_fifo_i_i_96/O[1]
                         net (fo=1, routed)           0.613     9.447    packet_gen_i/fft_data_im_sq__3[45]
    SLICE_X10Y123        LUT2 (Prop_lut2_I1_O)        0.306     9.753 r  packet_gen_i/data_fifo_i_i_40/O
                         net (fo=1, routed)           0.000     9.753    packet_gen_i/data_fifo_i_i_40_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.286 r  packet_gen_i/data_fifo_i_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.286    packet_gen_i/data_fifo_i_i_6_n_0
    SLICE_X10Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.525 r  packet_gen_i/data_fifo_i_i_9/O[2]
                         net (fo=1, routed)           0.460    10.985    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.535    17.103    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.593    
                         clock uncertainty           -0.084    17.509    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.914    16.595    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.595    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.366ns  (logic 8.273ns (61.894%)  route 5.093ns (38.106%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns = ( 17.103 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.629    -2.393    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y107        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.478    -1.915 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/Q
                         net (fo=4, routed)           1.793    -0.122    fft_data_fullscale[53]
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.022     3.900 r  fft_data_im_sq/PCOUT[47]
                         net (fo=1, routed)           0.056     3.956    fft_data_im_sq_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     5.474 r  fft_data_im_sq__0/P[18]
                         net (fo=3, routed)           1.421     6.895    fft_data_im_sq__0_n_87
    SLICE_X12Y121        LUT3 (Prop_lut3_I1_O)        0.148     7.043 r  data_fifo_i_i_144/O
                         net (fo=2, routed)           0.490     7.533    data_fifo_i_i_144_n_0
    SLICE_X12Y121        LUT4 (Prop_lut4_I3_O)        0.328     7.861 r  data_fifo_i_i_148/O
                         net (fo=1, routed)           0.000     7.861    data_fifo_i_i_148_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.394 r  data_fifo_i_i_82/CO[3]
                         net (fo=1, routed)           0.000     8.394    data_fifo_i_i_82_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.613 r  data_fifo_i_i_105/O[0]
                         net (fo=1, routed)           0.745     9.358    packet_gen_i/fft_data_im_sq__3[40]
    SLICE_X10Y122        LUT2 (Prop_lut2_I1_O)        0.295     9.653 r  packet_gen_i/data_fifo_i_i_46/O
                         net (fo=1, routed)           0.000     9.653    packet_gen_i/data_fifo_i_i_46_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.166 r  packet_gen_i/data_fifo_i_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.166    packet_gen_i/data_fifo_i_i_7_n_0
    SLICE_X10Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.385 r  packet_gen_i/data_fifo_i_i_6/O[0]
                         net (fo=1, routed)           0.589    10.973    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.535    17.103    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.593    
                         clock uncertainty           -0.084    17.509    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[14])
                                                     -0.908    16.601    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.601    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.117ns  (logic 8.149ns (62.127%)  route 4.968ns (37.873%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.897ns = ( 17.103 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.629    -2.393    xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X12Y107        FDRE                                         r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDRE (Prop_fdre_C_Q)         0.478    -1.915 r  xfft_0_i/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[52]/Q
                         net (fo=4, routed)           1.793    -0.122    fft_data_fullscale[53]
    DSP48_X0Y49          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.022     3.900 r  fft_data_im_sq/PCOUT[47]
                         net (fo=1, routed)           0.056     3.956    fft_data_im_sq_n_106
    DSP48_X0Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     5.474 r  fft_data_im_sq__0/P[18]
                         net (fo=3, routed)           1.421     6.895    fft_data_im_sq__0_n_87
    SLICE_X12Y121        LUT3 (Prop_lut3_I1_O)        0.148     7.043 r  data_fifo_i_i_144/O
                         net (fo=2, routed)           0.490     7.533    data_fifo_i_i_144_n_0
    SLICE_X12Y121        LUT4 (Prop_lut4_I3_O)        0.328     7.861 r  data_fifo_i_i_148/O
                         net (fo=1, routed)           0.000     7.861    data_fifo_i_i_148_n_0
    SLICE_X12Y121        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.394 r  data_fifo_i_i_82/CO[3]
                         net (fo=1, routed)           0.000     8.394    data_fifo_i_i_82_n_0
    SLICE_X12Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.613 r  data_fifo_i_i_105/O[0]
                         net (fo=1, routed)           0.745     9.358    packet_gen_i/fft_data_im_sq__3[40]
    SLICE_X10Y122        LUT2 (Prop_lut2_I1_O)        0.295     9.653 r  packet_gen_i/data_fifo_i_i_46/O
                         net (fo=1, routed)           0.000     9.653    packet_gen_i/data_fifo_i_i_46_n_0
    SLICE_X10Y122        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    10.261 r  packet_gen_i/data_fifo_i_i_7/O[3]
                         net (fo=1, routed)           0.463    10.724    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.535    17.103    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y24         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.489    17.593    
                         clock uncertainty           -0.084    17.509    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.920    16.589    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.589    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  5.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[0].u_l[1].need_dsp_delay.Aidelay0/dN.std_srl.shift_reg_reg[2][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.564%)  route 0.273ns (62.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.569    -0.845    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X14Y105        FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.681 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[31]/Q
                         net (fo=1, routed)           0.273    -0.408    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[0].u_l[1].need_dsp_delay.Aidelay0/dN.std_srl.shift_reg_reg[3][20]_0[14]
    SLICE_X12Y99         SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[0].u_l[1].need_dsp_delay.Aidelay0/dN.std_srl.shift_reg_reg[2][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.847    -1.264    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[0].u_l[1].need_dsp_delay.Aidelay0/aclk
    SLICE_X12Y99         SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[0].u_l[1].need_dsp_delay.Aidelay0/dN.std_srl.shift_reg_reg[2][14]_srl4/CLK
                         clock pessimism              0.697    -0.567    
    SLICE_X12Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.458    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[0].u_l[1].need_dsp_delay.Aidelay0/dN.std_srl.shift_reg_reg[2][14]_srl4
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/so_inputs.ai_internal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.388%)  route 0.257ns (64.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.570    -0.844    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X15Y101        FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[11]/Q
                         net (fo=1, routed)           0.257    -0.445    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/dN.std_srl.shift_reg_reg[3][20][11]
    SLICE_X15Y92         FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/so_inputs.ai_internal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.845    -1.266    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/aclk
    SLICE_X15Y92         FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/so_inputs.ai_internal_reg[11]/C
                         clock pessimism              0.697    -0.569    
    SLICE_X15Y92         FDRE (Hold_fdre_C_D)         0.070    -0.499    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/so_inputs.ai_internal_reg[11]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[0].u_l[0].need_dsp_delay.Ardelay0/dN.std_srl.shift_reg_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/dN.std_srl.shift_reg_reg[4][18]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.059%)  route 0.267ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.568    -0.846    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[0].u_l[0].need_dsp_delay.Ardelay0/aclk
    SLICE_X14Y108        FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[0].u_l[0].need_dsp_delay.Ardelay0/dN.std_srl.shift_reg_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.682 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[0].u_l[0].need_dsp_delay.Ardelay0/dN.std_srl.shift_reg_reg[1][18]/Q
                         net (fo=2, routed)           0.267    -0.415    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/D[18]
    SLICE_X14Y99         SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/dN.std_srl.shift_reg_reg[4][18]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.847    -1.264    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/aclk
    SLICE_X14Y99         SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/dN.std_srl.shift_reg_reg[4][18]_srl3/CLK
                         clock pessimism              0.697    -0.567    
    SLICE_X14Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.473    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[1].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/dN.std_srl.shift_reg_reg[4][18]_srl3
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.SINE_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.575    -0.839    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/aclk
    SLICE_X15Y95         FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.SINE_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.698 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/block_ram_twiddle_gen.bram_twiddle_gen/tw0.twgen0/extra_reg.SINE_reg[22]/Q
                         net (fo=1, routed)           0.056    -0.642    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/D[22]
    SLICE_X14Y95         SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.846    -1.265    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/aclk
    SLICE_X14Y95         SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0/CLK
                         clock pessimism              0.439    -0.826    
    SLICE_X14Y95         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.709    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/control/twiddle_im_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.567    -0.847    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X61Y98         FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[12]/Q
                         net (fo=1, routed)           0.056    -0.650    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[12]
    SLICE_X60Y98         SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.838    -1.273    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X60Y98         SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2/CLK
                         clock pessimism              0.439    -0.834    
    SLICE_X60Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.717    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.564    -0.850    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X35Y105        FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[20]/Q
                         net (fo=1, routed)           0.056    -0.653    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/D[20]
    SLICE_X34Y105        SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.835    -1.276    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/aclk
    SLICE_X34Y105        SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e0/CLK
                         clock pessimism              0.439    -0.837    
    SLICE_X34Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.720    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[12].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.564    -0.850    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X35Y106        FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[24]/Q
                         net (fo=1, routed)           0.056    -0.653    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/D[24]
    SLICE_X34Y106        SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[12].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.835    -1.276    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/aclk
    SLICE_X34Y106        SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[12].i_srl16e0/CLK
                         clock pessimism              0.439    -0.837    
    SLICE_X34Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.720    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[12].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[14].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.563    -0.851    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X35Y107        FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[28]/Q
                         net (fo=1, routed)           0.056    -0.654    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/D[28]
    SLICE_X34Y107        SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[14].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.834    -1.277    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/aclk
    SLICE_X34Y107        SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[14].i_srl16e0/CLK
                         clock pessimism              0.439    -0.838    
    SLICE_X34Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.721    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[14].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.564    -0.850    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X35Y104        FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_reg[16]/Q
                         net (fo=1, routed)           0.056    -0.653    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/D[16]
    SLICE_X34Y104        SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.835    -1.276    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/aclk
    SLICE_X34Y104        SRL16E                                       r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/CLK
                         clock pessimism              0.439    -0.837    
    SLICE_X34Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.720    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/top_data_re_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depths_3to9.use_fabric_register.doutb_tmp_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.066%)  route 0.261ns (64.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.576    -0.838    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/clk
    SLICE_X13Y99         FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depths_3to9.use_fabric_register.doutb_tmp_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.697 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depths_3to9.use_fabric_register.doutb_tmp_reg[36]/Q
                         net (fo=3, routed)           0.261    -0.436    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/read_data_re_and_im[36]
    SLICE_X14Y105        FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.840    -1.271    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/aclk
    SLICE_X14Y105        FDRE                                         r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[36]/C
                         clock pessimism              0.697    -0.574    
    SLICE_X14Y105        FDRE (Hold_fdre_C_D)         0.064    -0.510    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/bottom_data_im_reg[36]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y42     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y42     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y40     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y40     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_im/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y41     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y41     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y43     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y43     xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/memory/blk_ram.dpm_split.two_dpm.use_bram_only.memory_re/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y95     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y95     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X56Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y95     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y95     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X60Y98     pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 2.500 12.500 }
Period(ns):         20.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   eth_rst_gen_i/gen_50M/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   eth_rst_gen_i/gen_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.594ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.518ns (33.069%)  route 1.048ns (66.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 13.370 - 10.000 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.978     3.460    rst_gen_i/CLK
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.518     3.978 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           1.048     5.026    rst_gen_i/rst_q[0]
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.959    13.370    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
                         clock pessimism              0.314    13.683    
                         clock uncertainty           -0.035    13.648    
    SLICE_X50Y122        FDRE (Setup_fdre_C_D)       -0.028    13.620    rst_gen_i/rst_q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.620    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  8.594    

Slack (MET) :             9.036ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.518ns (58.588%)  route 0.366ns (41.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 13.370 - 10.000 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.270     3.751    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.518     4.269 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.366     4.635    rst_gen_i/rst_q[1]
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.959    13.370    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
                         clock pessimism              0.382    13.751    
                         clock uncertainty           -0.035    13.716    
    SLICE_X50Y122        FDRE (Setup_fdre_C_D)       -0.045    13.671    rst_gen_i/rst_q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.671    
                         arrival time                          -4.635    
  -------------------------------------------------------------------
                         slack                                  9.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.879%)  route 0.146ns (47.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.273ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.024     1.273    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.164     1.437 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.146     1.583    rst_gen_i/rst_q[1]
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.172     1.609    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
                         clock pessimism             -0.336     1.273    
    SLICE_X50Y122        FDRE (Hold_fdre_C_D)         0.052     1.325    rst_gen_i/rst_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.164ns (29.528%)  route 0.391ns (70.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.609ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.900     1.149    rst_gen_i/CLK
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     1.313 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.391     1.705    rst_gen_i/rst_q[0]
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.172     1.609    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
                         clock pessimism             -0.303     1.306    
    SLICE_X50Y122        FDRE (Hold_fdre_C_D)         0.063     1.369    rst_gen_i/rst_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y121  rst_gen_i/rst_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y122  rst_gen_i/rst_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y122  rst_gen_i/rst_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y121  rst_gen_i/rst_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y121  rst_gen_i/rst_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y122  rst_gen_i/rst_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y122  rst_gen_i/rst_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y122  rst_gen_i/rst_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y122  rst_gen_i/rst_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y121  rst_gen_i/rst_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y121  rst_gen_i/rst_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y122  rst_gen_i/rst_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y122  rst_gen_i/rst_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y122  rst_gen_i/rst_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y122  rst_gen_i/rst_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.891ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.836ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.795ns  (logic 0.642ns (35.775%)  route 1.153ns (64.225%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 17.048 - 20.000 ) 
    Source Clock Delay      (SCD):    3.751ns = ( 13.751 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.270    13.751    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.518    14.269 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.438    14.708    rst_gen_i/rst_q[1]
    SLICE_X51Y121        LUT4 (Prop_lut4_I0_O)        0.124    14.832 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.714    15.546    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y125        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.480    17.048    eth_rst_gen_i/clk_out1
    SLICE_X49Y125        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[20]/C
                         clock pessimism              0.000    17.048    
                         clock uncertainty           -0.182    16.866    
    SLICE_X49Y125        FDRE (Setup_fdre_C_R)       -0.429    16.437    eth_rst_gen_i/wait_counter_50M_reg[20]
  -------------------------------------------------------------------
                         required time                         16.437    
                         arrival time                         -15.546    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.756ns  (logic 0.642ns (36.561%)  route 1.114ns (63.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 17.048 - 20.000 ) 
    Source Clock Delay      (SCD):    3.751ns = ( 13.751 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.270    13.751    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.518    14.269 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.438    14.708    rst_gen_i/rst_q[1]
    SLICE_X51Y121        LUT4 (Prop_lut4_I0_O)        0.124    14.832 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.676    15.507    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.480    17.048    eth_rst_gen_i/clk_out1
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[16]/C
                         clock pessimism              0.000    17.048    
                         clock uncertainty           -0.182    16.866    
    SLICE_X49Y124        FDRE (Setup_fdre_C_R)       -0.429    16.437    eth_rst_gen_i/wait_counter_50M_reg[16]
  -------------------------------------------------------------------
                         required time                         16.437    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.756ns  (logic 0.642ns (36.561%)  route 1.114ns (63.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 17.048 - 20.000 ) 
    Source Clock Delay      (SCD):    3.751ns = ( 13.751 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.270    13.751    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.518    14.269 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.438    14.708    rst_gen_i/rst_q[1]
    SLICE_X51Y121        LUT4 (Prop_lut4_I0_O)        0.124    14.832 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.676    15.507    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.480    17.048    eth_rst_gen_i/clk_out1
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[17]/C
                         clock pessimism              0.000    17.048    
                         clock uncertainty           -0.182    16.866    
    SLICE_X49Y124        FDRE (Setup_fdre_C_R)       -0.429    16.437    eth_rst_gen_i/wait_counter_50M_reg[17]
  -------------------------------------------------------------------
                         required time                         16.437    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.756ns  (logic 0.642ns (36.561%)  route 1.114ns (63.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 17.048 - 20.000 ) 
    Source Clock Delay      (SCD):    3.751ns = ( 13.751 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.270    13.751    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.518    14.269 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.438    14.708    rst_gen_i/rst_q[1]
    SLICE_X51Y121        LUT4 (Prop_lut4_I0_O)        0.124    14.832 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.676    15.507    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.480    17.048    eth_rst_gen_i/clk_out1
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[18]/C
                         clock pessimism              0.000    17.048    
                         clock uncertainty           -0.182    16.866    
    SLICE_X49Y124        FDRE (Setup_fdre_C_R)       -0.429    16.437    eth_rst_gen_i/wait_counter_50M_reg[18]
  -------------------------------------------------------------------
                         required time                         16.437    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.756ns  (logic 0.642ns (36.561%)  route 1.114ns (63.439%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 17.048 - 20.000 ) 
    Source Clock Delay      (SCD):    3.751ns = ( 13.751 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.270    13.751    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.518    14.269 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.438    14.708    rst_gen_i/rst_q[1]
    SLICE_X51Y121        LUT4 (Prop_lut4_I0_O)        0.124    14.832 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.676    15.507    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.480    17.048    eth_rst_gen_i/clk_out1
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[19]/C
                         clock pessimism              0.000    17.048    
                         clock uncertainty           -0.182    16.866    
    SLICE_X49Y124        FDRE (Setup_fdre_C_R)       -0.429    16.437    eth_rst_gen_i/wait_counter_50M_reg[19]
  -------------------------------------------------------------------
                         required time                         16.437    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.756ns  (logic 0.642ns (36.565%)  route 1.114ns (63.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 17.050 - 20.000 ) 
    Source Clock Delay      (SCD):    3.751ns = ( 13.751 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.270    13.751    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.518    14.269 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.438    14.708    rst_gen_i/rst_q[1]
    SLICE_X51Y121        LUT4 (Prop_lut4_I0_O)        0.124    14.832 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.675    15.507    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.482    17.050    eth_rst_gen_i/clk_out1
    SLICE_X49Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[12]/C
                         clock pessimism              0.000    17.050    
                         clock uncertainty           -0.182    16.868    
    SLICE_X49Y123        FDRE (Setup_fdre_C_R)       -0.429    16.439    eth_rst_gen_i/wait_counter_50M_reg[12]
  -------------------------------------------------------------------
                         required time                         16.439    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.756ns  (logic 0.642ns (36.565%)  route 1.114ns (63.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 17.050 - 20.000 ) 
    Source Clock Delay      (SCD):    3.751ns = ( 13.751 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.270    13.751    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.518    14.269 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.438    14.708    rst_gen_i/rst_q[1]
    SLICE_X51Y121        LUT4 (Prop_lut4_I0_O)        0.124    14.832 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.675    15.507    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.482    17.050    eth_rst_gen_i/clk_out1
    SLICE_X49Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[13]/C
                         clock pessimism              0.000    17.050    
                         clock uncertainty           -0.182    16.868    
    SLICE_X49Y123        FDRE (Setup_fdre_C_R)       -0.429    16.439    eth_rst_gen_i/wait_counter_50M_reg[13]
  -------------------------------------------------------------------
                         required time                         16.439    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.756ns  (logic 0.642ns (36.565%)  route 1.114ns (63.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 17.050 - 20.000 ) 
    Source Clock Delay      (SCD):    3.751ns = ( 13.751 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.270    13.751    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.518    14.269 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.438    14.708    rst_gen_i/rst_q[1]
    SLICE_X51Y121        LUT4 (Prop_lut4_I0_O)        0.124    14.832 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.675    15.507    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.482    17.050    eth_rst_gen_i/clk_out1
    SLICE_X49Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[14]/C
                         clock pessimism              0.000    17.050    
                         clock uncertainty           -0.182    16.868    
    SLICE_X49Y123        FDRE (Setup_fdre_C_R)       -0.429    16.439    eth_rst_gen_i/wait_counter_50M_reg[14]
  -------------------------------------------------------------------
                         required time                         16.439    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.756ns  (logic 0.642ns (36.565%)  route 1.114ns (63.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 17.050 - 20.000 ) 
    Source Clock Delay      (SCD):    3.751ns = ( 13.751 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.270    13.751    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.518    14.269 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.438    14.708    rst_gen_i/rst_q[1]
    SLICE_X51Y121        LUT4 (Prop_lut4_I0_O)        0.124    14.832 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.675    15.507    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.482    17.050    eth_rst_gen_i/clk_out1
    SLICE_X49Y123        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[15]/C
                         clock pessimism              0.000    17.050    
                         clock uncertainty           -0.182    16.868    
    SLICE_X49Y123        FDRE (Setup_fdre_C_R)       -0.429    16.439    eth_rst_gen_i/wait_counter_50M_reg[15]
  -------------------------------------------------------------------
                         required time                         16.439    
                         arrival time                         -15.507    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        2.123ns  (logic 0.642ns (30.238%)  route 1.481ns (69.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 17.054 - 20.000 ) 
    Source Clock Delay      (SCD):    3.751ns = ( 13.751 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.270    13.751    rst_gen_i/CLK
    SLICE_X50Y122        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y122        FDRE (Prop_fdre_C_Q)         0.518    14.269 f  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.676    14.945    rst_gen_i/rst_q[2]
    SLICE_X50Y122        LUT5 (Prop_lut5_I1_O)        0.124    15.069 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.805    15.874    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X48Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.486    17.054    eth_rst_gen_i/clk_out1
    SLICE_X48Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C
                         clock pessimism              0.000    17.054    
                         clock uncertainty           -0.182    16.872    
    SLICE_X48Y129        FDRE (Setup_fdre_C_D)       -0.061    16.811    eth_rst_gen_i/eth_rst_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.811    
                         arrival time                         -15.874    
  -------------------------------------------------------------------
                         slack                                  0.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.836ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.302%)  route 0.351ns (62.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.900     1.149    rst_gen_i/CLK
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     1.313 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.148     1.462    rst_gen_i/rst_q[0]
    SLICE_X51Y121        LUT4 (Prop_lut4_I1_O)        0.045     1.507 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.203     1.710    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.820    -1.291    eth_rst_gen_i/clk_out1
    SLICE_X49Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/C
                         clock pessimism              0.000    -1.291    
                         clock uncertainty            0.182    -1.109    
    SLICE_X49Y120        FDRE (Hold_fdre_C_R)        -0.018    -1.127    eth_rst_gen_i/wait_counter_50M_reg[0]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.836ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.302%)  route 0.351ns (62.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.900     1.149    rst_gen_i/CLK
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     1.313 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.148     1.462    rst_gen_i/rst_q[0]
    SLICE_X51Y121        LUT4 (Prop_lut4_I1_O)        0.045     1.507 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.203     1.710    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.820    -1.291    eth_rst_gen_i/clk_out1
    SLICE_X49Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[1]/C
                         clock pessimism              0.000    -1.291    
                         clock uncertainty            0.182    -1.109    
    SLICE_X49Y120        FDRE (Hold_fdre_C_R)        -0.018    -1.127    eth_rst_gen_i/wait_counter_50M_reg[1]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.836ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.302%)  route 0.351ns (62.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.900     1.149    rst_gen_i/CLK
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     1.313 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.148     1.462    rst_gen_i/rst_q[0]
    SLICE_X51Y121        LUT4 (Prop_lut4_I1_O)        0.045     1.507 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.203     1.710    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.820    -1.291    eth_rst_gen_i/clk_out1
    SLICE_X49Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[2]/C
                         clock pessimism              0.000    -1.291    
                         clock uncertainty            0.182    -1.109    
    SLICE_X49Y120        FDRE (Hold_fdre_C_R)        -0.018    -1.127    eth_rst_gen_i/wait_counter_50M_reg[2]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.836ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.209ns (37.302%)  route 0.351ns (62.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.900     1.149    rst_gen_i/CLK
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     1.313 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.148     1.462    rst_gen_i/rst_q[0]
    SLICE_X51Y121        LUT4 (Prop_lut4_I1_O)        0.045     1.507 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.203     1.710    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.820    -1.291    eth_rst_gen_i/clk_out1
    SLICE_X49Y120        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[3]/C
                         clock pessimism              0.000    -1.291    
                         clock uncertainty            0.182    -1.109    
    SLICE_X49Y120        FDRE (Hold_fdre_C_R)        -0.018    -1.127    eth_rst_gen_i/wait_counter_50M_reg[3]
  -------------------------------------------------------------------
                         required time                          1.127    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.850ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.464%)  route 0.364ns (63.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.900     1.149    rst_gen_i/CLK
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     1.313 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.148     1.462    rst_gen_i/rst_q[0]
    SLICE_X51Y121        LUT4 (Prop_lut4_I1_O)        0.045     1.507 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.216     1.723    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.819    -1.292    eth_rst_gen_i/clk_out1
    SLICE_X49Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/C
                         clock pessimism              0.000    -1.292    
                         clock uncertainty            0.182    -1.110    
    SLICE_X49Y121        FDRE (Hold_fdre_C_R)        -0.018    -1.128    eth_rst_gen_i/wait_counter_50M_reg[4]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.850ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.464%)  route 0.364ns (63.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.900     1.149    rst_gen_i/CLK
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     1.313 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.148     1.462    rst_gen_i/rst_q[0]
    SLICE_X51Y121        LUT4 (Prop_lut4_I1_O)        0.045     1.507 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.216     1.723    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.819    -1.292    eth_rst_gen_i/clk_out1
    SLICE_X49Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/C
                         clock pessimism              0.000    -1.292    
                         clock uncertainty            0.182    -1.110    
    SLICE_X49Y121        FDRE (Hold_fdre_C_R)        -0.018    -1.128    eth_rst_gen_i/wait_counter_50M_reg[5]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.850ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.464%)  route 0.364ns (63.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.900     1.149    rst_gen_i/CLK
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     1.313 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.148     1.462    rst_gen_i/rst_q[0]
    SLICE_X51Y121        LUT4 (Prop_lut4_I1_O)        0.045     1.507 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.216     1.723    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.819    -1.292    eth_rst_gen_i/clk_out1
    SLICE_X49Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[6]/C
                         clock pessimism              0.000    -1.292    
                         clock uncertainty            0.182    -1.110    
    SLICE_X49Y121        FDRE (Hold_fdre_C_R)        -0.018    -1.128    eth_rst_gen_i/wait_counter_50M_reg[6]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.850ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.209ns (36.464%)  route 0.364ns (63.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.900     1.149    rst_gen_i/CLK
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     1.313 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.148     1.462    rst_gen_i/rst_q[0]
    SLICE_X51Y121        LUT4 (Prop_lut4_I1_O)        0.045     1.507 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.216     1.723    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.819    -1.292    eth_rst_gen_i/clk_out1
    SLICE_X49Y121        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[7]/C
                         clock pessimism              0.000    -1.292    
                         clock uncertainty            0.182    -1.110    
    SLICE_X49Y121        FDRE (Hold_fdre_C_R)        -0.018    -1.128    eth_rst_gen_i/wait_counter_50M_reg[7]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.856ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.169%)  route 0.369ns (63.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.900     1.149    rst_gen_i/CLK
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     1.313 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.148     1.462    rst_gen_i/rst_q[0]
    SLICE_X51Y121        LUT4 (Prop_lut4_I1_O)        0.045     1.507 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.221     1.727    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.817    -1.293    eth_rst_gen_i/clk_out1
    SLICE_X49Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[10]/C
                         clock pessimism              0.000    -1.293    
                         clock uncertainty            0.182    -1.111    
    SLICE_X49Y122        FDRE (Hold_fdre_C_R)        -0.018    -1.129    eth_rst_gen_i/wait_counter_50M_reg[10]
  -------------------------------------------------------------------
                         required time                          1.129    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  2.856    

Slack (MET) :             2.856ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.209ns (36.169%)  route 0.369ns (63.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.900     1.149    rst_gen_i/CLK
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_fdre_C_Q)         0.164     1.313 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.148     1.462    rst_gen_i/rst_q[0]
    SLICE_X51Y121        LUT4 (Prop_lut4_I1_O)        0.045     1.507 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.221     1.727    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.817    -1.293    eth_rst_gen_i/clk_out1
    SLICE_X49Y122        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[11]/C
                         clock pessimism              0.000    -1.293    
                         clock uncertainty            0.182    -1.111    
    SLICE_X49Y122        FDRE (Hold_fdre_C_R)        -0.018    -1.129    eth_rst_gen_i/wait_counter_50M_reg[11]
  -------------------------------------------------------------------
                         required time                          1.129    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  2.856    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.979ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.606ns (18.146%)  route 2.734ns (81.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 17.056 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.577    -0.385    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.150    -0.235 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.156     0.922    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X44Y120        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.488    17.056    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X44Y120        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[13]/C
                         clock pessimism              0.489    17.545    
                         clock uncertainty           -0.084    17.461    
    SLICE_X44Y120        FDPE (Recov_fdpe_C_PRE)     -0.561    16.900    packet_gen_i/crc_gen_i/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         16.900    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                 15.979    

Slack (MET) :             15.979ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[15]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.606ns (18.146%)  route 2.734ns (81.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 17.056 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.577    -0.385    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.150    -0.235 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.156     0.922    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X44Y120        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[15]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.488    17.056    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X44Y120        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[15]/C
                         clock pessimism              0.489    17.545    
                         clock uncertainty           -0.084    17.461    
    SLICE_X44Y120        FDPE (Recov_fdpe_C_PRE)     -0.561    16.900    packet_gen_i/crc_gen_i/lfsr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         16.900    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                 15.979    

Slack (MET) :             15.979ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[17]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.606ns (18.146%)  route 2.734ns (81.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 17.056 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.577    -0.385    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.150    -0.235 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.156     0.922    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X44Y120        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.488    17.056    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X44Y120        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[17]/C
                         clock pessimism              0.489    17.545    
                         clock uncertainty           -0.084    17.461    
    SLICE_X44Y120        FDPE (Recov_fdpe_C_PRE)     -0.561    16.900    packet_gen_i/crc_gen_i/lfsr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         16.900    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                 15.979    

Slack (MET) :             15.979ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.606ns (18.146%)  route 2.734ns (81.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 17.056 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.577    -0.385    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.150    -0.235 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.156     0.922    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X44Y120        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.488    17.056    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X44Y120        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[19]/C
                         clock pessimism              0.489    17.545    
                         clock uncertainty           -0.084    17.461    
    SLICE_X44Y120        FDPE (Recov_fdpe_C_PRE)     -0.561    16.900    packet_gen_i/crc_gen_i/lfsr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         16.900    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                 15.979    

Slack (MET) :             15.979ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.606ns (18.146%)  route 2.734ns (81.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.944ns = ( 17.056 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.577    -0.385    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.150    -0.235 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.156     0.922    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X44Y120        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.488    17.056    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X44Y120        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[21]/C
                         clock pessimism              0.489    17.545    
                         clock uncertainty           -0.084    17.461    
    SLICE_X44Y120        FDPE (Recov_fdpe_C_PRE)     -0.561    16.900    packet_gen_i/crc_gen_i/lfsr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         16.900    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                 15.979    

Slack (MET) :             16.131ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.606ns (18.994%)  route 2.585ns (81.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.577    -0.385    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.150    -0.235 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.007     0.773    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y120        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.491    17.059    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y120        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[1]/C
                         clock pessimism              0.489    17.548    
                         clock uncertainty           -0.084    17.464    
    SLICE_X40Y120        FDPE (Recov_fdpe_C_PRE)     -0.561    16.903    packet_gen_i/crc_gen_i/lfsr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         16.903    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 16.131    

Slack (MET) :             16.131ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[28]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.606ns (18.994%)  route 2.585ns (81.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.577    -0.385    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.150    -0.235 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.007     0.773    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y120        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.491    17.059    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y120        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[28]/C
                         clock pessimism              0.489    17.548    
                         clock uncertainty           -0.084    17.464    
    SLICE_X40Y120        FDPE (Recov_fdpe_C_PRE)     -0.561    16.903    packet_gen_i/crc_gen_i/lfsr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         16.903    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 16.131    

Slack (MET) :             16.131ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[30]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.606ns (18.994%)  route 2.585ns (81.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.577    -0.385    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.150    -0.235 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.007     0.773    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y120        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.491    17.059    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y120        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[30]/C
                         clock pessimism              0.489    17.548    
                         clock uncertainty           -0.084    17.464    
    SLICE_X40Y120        FDPE (Recov_fdpe_C_PRE)     -0.561    16.903    packet_gen_i/crc_gen_i/lfsr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         16.903    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 16.131    

Slack (MET) :             16.131ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.606ns (18.994%)  route 2.585ns (81.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.577    -0.385    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.150    -0.235 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.007     0.773    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y120        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.491    17.059    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y120        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[3]/C
                         clock pessimism              0.489    17.548    
                         clock uncertainty           -0.084    17.464    
    SLICE_X40Y120        FDPE (Recov_fdpe_C_PRE)     -0.561    16.903    packet_gen_i/crc_gen_i/lfsr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         16.903    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 16.131    

Slack (MET) :             16.131ns  (required time - arrival time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[8]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.606ns (18.994%)  route 2.585ns (81.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.577    -0.385    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.150    -0.235 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.007     0.773    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y120        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.491    17.059    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y120        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[8]/C
                         clock pessimism              0.489    17.548    
                         clock uncertainty           -0.084    17.464    
    SLICE_X40Y120        FDPE (Recov_fdpe_C_PRE)     -0.561    16.903    packet_gen_i/crc_gen_i/lfsr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         16.903    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 16.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.208ns (26.055%)  route 0.590ns (73.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.557    -0.857    packet_gen_i/clk_out1
    SLICE_X34Y118        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDSE (Prop_fdse_C_Q)         0.164    -0.693 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.451    -0.242    eth_rst_gen_i/Q[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I1_O)        0.044    -0.198 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.139    -0.058    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y119        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.824    -1.287    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y119        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[0]/C
                         clock pessimism              0.463    -0.824    
    SLICE_X40Y119        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.981    packet_gen_i/crc_gen_i/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.208ns (26.055%)  route 0.590ns (73.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.557    -0.857    packet_gen_i/clk_out1
    SLICE_X34Y118        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDSE (Prop_fdse_C_Q)         0.164    -0.693 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.451    -0.242    eth_rst_gen_i/Q[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I1_O)        0.044    -0.198 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.139    -0.058    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y119        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.824    -1.287    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y119        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[2]/C
                         clock pessimism              0.463    -0.824    
    SLICE_X40Y119        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.981    packet_gen_i/crc_gen_i/lfsr_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[4]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.208ns (26.055%)  route 0.590ns (73.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.557    -0.857    packet_gen_i/clk_out1
    SLICE_X34Y118        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDSE (Prop_fdse_C_Q)         0.164    -0.693 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.451    -0.242    eth_rst_gen_i/Q[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I1_O)        0.044    -0.198 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.139    -0.058    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y119        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.824    -1.287    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y119        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[4]/C
                         clock pessimism              0.463    -0.824    
    SLICE_X40Y119        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.981    packet_gen_i/crc_gen_i/lfsr_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[5]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.208ns (26.055%)  route 0.590ns (73.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.557    -0.857    packet_gen_i/clk_out1
    SLICE_X34Y118        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDSE (Prop_fdse_C_Q)         0.164    -0.693 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.451    -0.242    eth_rst_gen_i/Q[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I1_O)        0.044    -0.198 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.139    -0.058    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y119        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.824    -1.287    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y119        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[5]/C
                         clock pessimism              0.463    -0.824    
    SLICE_X40Y119        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.981    packet_gen_i/crc_gen_i/lfsr_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[6]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.208ns (26.055%)  route 0.590ns (73.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.557    -0.857    packet_gen_i/clk_out1
    SLICE_X34Y118        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDSE (Prop_fdse_C_Q)         0.164    -0.693 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.451    -0.242    eth_rst_gen_i/Q[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I1_O)        0.044    -0.198 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.139    -0.058    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X40Y119        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.824    -1.287    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X40Y119        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[6]/C
                         clock pessimism              0.463    -0.824    
    SLICE_X40Y119        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.981    packet_gen_i/crc_gen_i/lfsr_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[24]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.208ns (23.630%)  route 0.672ns (76.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.557    -0.857    packet_gen_i/clk_out1
    SLICE_X34Y118        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDSE (Prop_fdse_C_Q)         0.164    -0.693 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.451    -0.242    eth_rst_gen_i/Q[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I1_O)        0.044    -0.198 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.221     0.023    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X42Y118        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.822    -1.288    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X42Y118        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[24]/C
                         clock pessimism              0.463    -0.825    
    SLICE_X42Y118        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.958    packet_gen_i/crc_gen_i/lfsr_q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[29]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.208ns (23.630%)  route 0.672ns (76.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.557    -0.857    packet_gen_i/clk_out1
    SLICE_X34Y118        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDSE (Prop_fdse_C_Q)         0.164    -0.693 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.451    -0.242    eth_rst_gen_i/Q[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I1_O)        0.044    -0.198 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.221     0.023    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X42Y118        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.822    -1.288    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X42Y118        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[29]/C
                         clock pessimism              0.463    -0.825    
    SLICE_X42Y118        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.958    packet_gen_i/crc_gen_i/lfsr_q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.208ns (23.630%)  route 0.672ns (76.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.288ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.557    -0.857    packet_gen_i/clk_out1
    SLICE_X34Y118        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDSE (Prop_fdse_C_Q)         0.164    -0.693 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.451    -0.242    eth_rst_gen_i/Q[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I1_O)        0.044    -0.198 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.221     0.023    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X43Y118        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.822    -1.288    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X43Y118        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[31]/C
                         clock pessimism              0.463    -0.825    
    SLICE_X43Y118        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.982    packet_gen_i/crc_gen_i/lfsr_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.982    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[18]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.208ns (22.822%)  route 0.703ns (77.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.557    -0.857    packet_gen_i/clk_out1
    SLICE_X34Y118        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDSE (Prop_fdse_C_Q)         0.164    -0.693 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.451    -0.242    eth_rst_gen_i/Q[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I1_O)        0.044    -0.198 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.252     0.055    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X44Y119        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.822    -1.289    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X44Y119        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[18]/C
                         clock pessimism              0.463    -0.826    
    SLICE_X44Y119        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.983    packet_gen_i/crc_gen_i/lfsr_q_reg[18]
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[20]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.208ns (22.822%)  route 0.703ns (77.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.289ns
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.557    -0.857    packet_gen_i/clk_out1
    SLICE_X34Y118        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y118        FDSE (Prop_fdse_C_Q)         0.164    -0.693 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          0.451    -0.242    eth_rst_gen_i/Q[0]
    SLICE_X40Y118        LUT2 (Prop_lut2_I1_O)        0.044    -0.198 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.252     0.055    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X44Y119        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.822    -1.289    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X44Y119        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[20]/C
                         clock pessimism              0.463    -0.826    
    SLICE_X44Y119        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.983    packet_gen_i/crc_gen_i/lfsr_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  1.037    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_CRSDV
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.620ns  (logic 4.350ns (37.437%)  route 7.270ns (62.563%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.962 f  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.450    -0.512    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X39Y118        LUT1 (Prop_lut1_I0_O)        0.150    -0.362 r  eth_rst_gen_i/ETH_CRSDV_OBUFT_inst_i_1/O
                         net (fo=357, routed)         5.820     5.458    ETH_RXD_OBUF[0]
    D9                   OBUFT (Prop_obuft_I_O)       3.744     9.202 r  ETH_CRSDV_OBUFT_inst/O
                         net (fo=0)                   0.000     9.202    ETH_CRSDV
    D9                                                                r  ETH_CRSDV (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.224ns  (logic 4.372ns (38.955%)  route 6.851ns (61.045%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.962 f  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.450    -0.512    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X39Y118        LUT1 (Prop_lut1_I0_O)        0.150    -0.362 r  eth_rst_gen_i/ETH_CRSDV_OBUFT_inst_i_1/O
                         net (fo=357, routed)         5.402     5.040    ETH_RXD_OBUF[0]
    C11                  OBUFT (Prop_obuft_I_O)       3.766     8.806 r  ETH_RXD_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     8.806    ETH_RXD[0]
    C11                                                               r  ETH_RXD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.636ns  (logic 4.331ns (40.717%)  route 6.305ns (59.283%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.604    -2.418    eth_rst_gen_i/clk_out1
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.962 f  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          1.450    -0.512    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X39Y118        LUT1 (Prop_lut1_I0_O)        0.150    -0.362 r  eth_rst_gen_i/ETH_CRSDV_OBUFT_inst_i_1/O
                         net (fo=357, routed)         4.855     4.493    ETH_RXD_OBUF[0]
    D10                  OBUFT (Prop_obuft_I_O)       3.725     8.218 r  ETH_RXD_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     8.218    ETH_RXD[1]
    D10                                                               r  ETH_RXD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.011ns  (logic 4.052ns (50.584%)  route 3.959ns (49.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.610    -2.412    packet_gen_i/clk_out1
    SLICE_X39Y120        FDRE                                         r  packet_gen_i/txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.456    -1.956 r  packet_gen_i/txd_reg[1]/Q
                         net (fo=1, routed)           3.959     2.003    ETH_TXD_OBUF[1]
    A8                   OBUF (Prop_obuf_I_O)         3.596     5.599 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.599    ETH_TXD[1]
    A8                                                                r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXEN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.006ns  (logic 4.027ns (50.303%)  route 3.979ns (49.697%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.611    -2.411    packet_gen_i/clk_out1
    SLICE_X32Y121        FDRE                                         r  packet_gen_i/tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE (Prop_fdre_C_Q)         0.456    -1.955 r  packet_gen_i/tx_en_reg/Q
                         net (fo=1, routed)           3.979     2.024    ETH_TXEN_OBUF
    B9                   OBUF (Prop_obuf_I_O)         3.571     5.595 r  ETH_TXEN_OBUF_inst/O
                         net (fo=0)                   0.000     5.595    ETH_TXEN
    B9                                                                r  ETH_TXEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.938ns  (logic 4.042ns (50.915%)  route 3.896ns (49.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.611    -2.411    packet_gen_i/clk_out1
    SLICE_X39Y119        FDRE                                         r  packet_gen_i/txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.456    -1.955 r  packet_gen_i/txd_reg[0]/Q
                         net (fo=1, routed)           3.896     1.942    ETH_TXD_OBUF[0]
    A10                  OBUF (Prop_obuf_I_O)         3.586     5.527 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.527    ETH_TXD[0]
    A10                                                               r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RSTN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.201ns  (logic 4.075ns (56.583%)  route 3.127ns (43.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.603    -2.419    eth_rst_gen_i/clk_out1
    SLICE_X50Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.518    -1.901 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/Q
                         net (fo=1, routed)           3.127     1.226    lopt_3
    B3                   OBUF (Prop_obuf_I_O)         3.557     4.782 r  ETH_RSTN_OBUF_inst/O
                         net (fo=0)                   0.000     4.782    ETH_RSTN
    B3                                                                r  ETH_RSTN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.854ns  (logic 3.967ns (57.871%)  route 2.888ns (42.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.610    -2.412    pdm_microphone_i/pdm_clk_gen_i/clk_out1
    SLICE_X57Y104        FDRE                                         r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.456    -1.956 r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/Q
                         net (fo=3, routed)           2.888     0.932    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511     4.442 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.442    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.353ns (57.750%)  route 0.990ns (42.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.559    -0.855    pdm_microphone_i/pdm_clk_gen_i/clk_out1
    SLICE_X57Y104        FDRE                                         r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  pdm_microphone_i/pdm_clk_gen_i/m_clk_i_reg/Q
                         net (fo=3, routed)           0.990     0.276    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.487 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.487    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 0.965ns (39.580%)  route 1.473ns (60.420%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.551    -0.863    eth_rst_gen_i/clk_out1
    SLICE_X48Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/Q
                         net (fo=1, routed)           1.473     0.751    lopt_2
    D10                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.575 r  ETH_RXD_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     1.575    ETH_RXD[1]
    D10                                                               r  ETH_RXD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RSTN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.421ns (57.290%)  route 1.060ns (42.710%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.550    -0.864    eth_rst_gen_i/clk_out1
    SLICE_X50Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y129        FDRE (Prop_fdre_C_Q)         0.164    -0.700 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/Q
                         net (fo=1, routed)           1.060     0.360    lopt_3
    B3                   OBUF (Prop_obuf_I_O)         1.257     1.617 r  ETH_RSTN_OBUF_inst/O
                         net (fo=0)                   0.000     1.617    ETH_RSTN
    B3                                                                r  ETH_RSTN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_RXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 0.965ns (35.894%)  route 1.723ns (64.106%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.551    -0.863    eth_rst_gen_i/clk_out1
    SLICE_X48Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/Q
                         net (fo=1, routed)           1.723     1.002    lopt_1
    C11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.826 r  ETH_RXD_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     1.826    ETH_RXD[0]
    C11                                                               r  ETH_RXD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.427ns (51.809%)  route 1.327ns (48.191%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.554    -0.860    packet_gen_i/clk_out1
    SLICE_X39Y119        FDRE                                         r  packet_gen_i/txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.719 r  packet_gen_i/txd_reg[0]/Q
                         net (fo=1, routed)           1.327     0.609    ETH_TXD_OBUF[0]
    A10                  OBUF (Prop_obuf_I_O)         1.286     1.895 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.895    ETH_TXD[0]
    A10                                                               r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXEN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.795ns  (logic 1.413ns (50.553%)  route 1.382ns (49.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.555    -0.859    packet_gen_i/clk_out1
    SLICE_X32Y121        FDRE                                         r  packet_gen_i/tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y121        FDRE (Prop_fdre_C_Q)         0.141    -0.718 r  packet_gen_i/tx_en_reg/Q
                         net (fo=1, routed)           1.382     0.664    ETH_TXEN_OBUF
    B9                   OBUF (Prop_obuf_I_O)         1.272     1.936 r  ETH_TXEN_OBUF_inst/O
                         net (fo=0)                   0.000     1.936    ETH_TXEN
    B9                                                                r  ETH_TXEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 packet_gen_i/txd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_TXD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.809ns  (logic 1.438ns (51.172%)  route 1.372ns (48.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.553    -0.861    packet_gen_i/clk_out1
    SLICE_X39Y120        FDRE                                         r  packet_gen_i/txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.720 r  packet_gen_i/txd_reg[1]/Q
                         net (fo=1, routed)           1.372     0.652    ETH_TXD_OBUF[1]
    A8                   OBUF (Prop_obuf_I_O)         1.297     1.948 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.948    ETH_TXD[1]
    A8                                                                r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 eth_rst_gen_i/eth_rst_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ETH_CRSDV
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.885ns  (logic 0.965ns (33.448%)  route 1.920ns (66.552%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        0.551    -0.863    eth_rst_gen_i/clk_out1
    SLICE_X48Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  eth_rst_gen_i/eth_rst_reg_lopt_replica/Q
                         net (fo=1, routed)           1.920     1.198    lopt
    D9                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.022 r  ETH_CRSDV_OBUFT_inst/O
                         net (fo=0)                   0.000     2.022    ETH_CRSDV
    D9                                                                r  ETH_CRSDV (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@2.500ns fall@12.500ns period=20.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.364ns  (logic 3.640ns (43.519%)  route 4.724ns (56.481%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                   IBUF                         0.000    12.500 f  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233    13.733    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     6.663 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719     8.382    eth_rst_gen_i/gen_50M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.478 f  eth_rst_gen_i/gen_50M/inst/clkout2_buf/O
                         net (fo=1, routed)           3.005    11.483    ETH_REFCLK_OBUF
    D5                   OBUF (Prop_obuf_I_O)         3.544    15.027 f  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000    15.027    ETH_REFCLK
    D5                                                                f  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@2.500ns fall@12.500ns period=20.000ns})
  Destination:            ETH_REFCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.271ns (50.524%)  route 1.244ns (49.476%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    E3                   IBUF                         0.000     2.500 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     2.940    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379     0.562 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.061    eth_rst_gen_i/gen_50M/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.087 r  eth_rst_gen_i/gen_50M/inst/clkout2_buf/O
                         net (fo=1, routed)           0.745     1.832    ETH_REFCLK_OBUF
    D5                   OBUF (Prop_obuf_I_O)         1.245     3.077 r  ETH_REFCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.077    ETH_REFCLK
    D5                                                                r  ETH_REFCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                   IBUF                         0.000     5.000 f  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     5.480    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.317 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     2.861    eth_rst_gen_i/gen_50M/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.890 f  eth_rst_gen_i/gen_50M/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     3.713    eth_rst_gen_i/gen_50M/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -2.926    eth_rst_gen_i/gen_50M/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.142ns  (logic 0.124ns (2.994%)  route 4.018ns (97.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.213     3.213    rst_gen_i/locked
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.124     3.337 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.805     4.142    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X48Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.486    -2.946    eth_rst_gen_i/clk_out1
    SLICE_X48Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.102ns  (logic 0.124ns (3.023%)  route 3.978ns (96.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.213     3.213    rst_gen_i/locked
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.124     3.337 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.765     4.102    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X50Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.484    -2.948    eth_rst_gen_i/clk_out1
    SLICE_X50Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 0.124ns (3.118%)  route 3.853ns (96.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.213     3.213    rst_gen_i/locked
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.124     3.337 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.640     3.977    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.485    -2.947    eth_rst_gen_i/clk_out1
    SLICE_X48Y121        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.959ns  (logic 0.124ns (3.132%)  route 3.835ns (96.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.213     3.213    rst_gen_i/locked
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.124     3.337 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.622     3.959    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X48Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.486    -2.946    eth_rst_gen_i/clk_out1
    SLICE_X48Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.953ns  (logic 0.124ns (3.137%)  route 3.829ns (96.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.213     3.213    rst_gen_i/locked
    SLICE_X50Y122        LUT5 (Prop_lut5_I0_O)        0.124     3.337 r  rst_gen_i/eth_rst_i_2/O
                         net (fo=5, routed)           0.616     3.953    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X48Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.486    -2.946    eth_rst_gen_i/clk_out1
    SLICE_X48Y129        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.931ns  (logic 0.124ns (3.155%)  route 3.807ns (96.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.092     3.092    rst_gen_i/locked
    SLICE_X51Y121        LUT4 (Prop_lut4_I3_O)        0.124     3.216 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.714     3.931    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y125        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.480    -2.952    eth_rst_gen_i/clk_out1
    SLICE_X49Y125        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[20]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.892ns  (logic 0.124ns (3.186%)  route 3.768ns (96.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.092     3.092    rst_gen_i/locked
    SLICE_X51Y121        LUT4 (Prop_lut4_I3_O)        0.124     3.216 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.676     3.892    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.480    -2.952    eth_rst_gen_i/clk_out1
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[16]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.892ns  (logic 0.124ns (3.186%)  route 3.768ns (96.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.092     3.092    rst_gen_i/locked
    SLICE_X51Y121        LUT4 (Prop_lut4_I3_O)        0.124     3.216 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.676     3.892    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.480    -2.952    eth_rst_gen_i/clk_out1
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[17]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.892ns  (logic 0.124ns (3.186%)  route 3.768ns (96.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.092     3.092    rst_gen_i/locked
    SLICE_X51Y121        LUT4 (Prop_lut4_I3_O)        0.124     3.216 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.676     3.892    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.480    -2.952    eth_rst_gen_i/clk_out1
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[18]/C

Slack:                    inf
  Source:                 eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.892ns  (logic 0.124ns (3.186%)  route 3.768ns (96.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           3.092     3.092    rst_gen_i/locked
    SLICE_X51Y121        LUT4 (Prop_lut4_I3_O)        0.124     3.216 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.676     3.892    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162     1.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.480    -2.952    eth_rst_gen_i/clk_out1
    SLICE_X49Y124        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[0]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[0]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[10]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[10]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[11]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[11]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[12]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[12]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[13]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[13]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[14]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[14]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[15]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[15]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[16]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[16]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[17]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[17]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[18]
                            (internal pin)
  Destination:            xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1                      0.000     0.000 r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[18]
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=2892, routed)        1.729    -2.293    xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y33          DSP48E1                                      r  xfft_0_i/U0/i_synth/xfft_inst/non_floating_point.arch_e.xfft_inst/single_channel.datapath/complex_multiplier/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            rst_gen_i/rst_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.804ns  (logic 1.631ns (33.952%)  route 3.173ns (66.048%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_N_IBUF_inst/O
                         net (fo=1, routed)           3.173     4.680    rst_gen_i/RST_N_IBUF
    SLICE_X50Y121        LUT1 (Prop_lut1_I0_O)        0.124     4.804 r  rst_gen_i/rst_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.804    rst_gen_i/p_0_in[0]
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.713     3.124    rst_gen_i/CLK
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            rst_gen_i/rst_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.646ns  (logic 0.320ns (19.411%)  route 1.327ns (80.589%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RST_N_IBUF_inst/O
                         net (fo=1, routed)           1.327     1.601    rst_gen_i/RST_N_IBUF
    SLICE_X50Y121        LUT1 (Prop_lut1_I0_O)        0.045     1.646 r  rst_gen_i/rst_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.646    rst_gen_i/p_0_in[0]
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.028     1.465    rst_gen_i/CLK
    SLICE_X50Y121        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C





