/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_PPC_H
#define TRACE_TRACE_HW_PPC_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_OCM_MAP 0
#define TRACE_OCM_MAP_ENABLED 0
#define TRACE_OCM_MAP_BACKEND_DSTATE() (0)
static inline void trace_ocm_map(const char* prefix, uint32_t isarc) {
    (void)prefix;
    (void)isarc;
}
#define TRACE_OCM_UNMAP 0
#define TRACE_OCM_UNMAP_ENABLED 0
#define TRACE_OCM_UNMAP_BACKEND_DSTATE() (0)
static inline void trace_ocm_unmap(const char* prefix, uint32_t isarc) {
    (void)prefix;
    (void)isarc;
}
#define TRACE_OCM_UPDATE_MAPPINGS 0
#define TRACE_OCM_UPDATE_MAPPINGS_ENABLED 0
#define TRACE_OCM_UPDATE_MAPPINGS_BACKEND_DSTATE() (0)
static inline void trace_ocm_update_mappings(uint32_t isarc, uint32_t isacntl, uint32_t dsarc, uint32_t dsacntl, uint32_t ocm_isarc, uint32_t ocm_isacntl, uint32_t ocm_dsarc, uint32_t ocm_dsacntl) {
    (void)isarc;
    (void)isacntl;
    (void)dsarc;
    (void)dsacntl;
    (void)ocm_isarc;
    (void)ocm_isacntl;
    (void)ocm_dsarc;
    (void)ocm_dsacntl;
}
#define TRACE_OPBA_READB 0
#define TRACE_OPBA_READB_ENABLED 0
#define TRACE_OPBA_READB_BACKEND_DSTATE() (0)
static inline void trace_opba_readb(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_OPBA_WRITEB 0
#define TRACE_OPBA_WRITEB_ENABLED 0
#define TRACE_OPBA_WRITEB_BACKEND_DSTATE() (0)
static inline void trace_opba_writeb(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PNV_ADU_XSCOM_READ 0
#define TRACE_PNV_ADU_XSCOM_READ_ENABLED 0
#define TRACE_PNV_ADU_XSCOM_READ_BACKEND_DSTATE() (0)
static inline void trace_pnv_adu_xscom_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PNV_ADU_XSCOM_WRITE 0
#define TRACE_PNV_ADU_XSCOM_WRITE_ENABLED 0
#define TRACE_PNV_ADU_XSCOM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pnv_adu_xscom_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PNV_CHIPTOD_XSCOM_READ 0
#define TRACE_PNV_CHIPTOD_XSCOM_READ_ENABLED 0
#define TRACE_PNV_CHIPTOD_XSCOM_READ_BACKEND_DSTATE() (0)
static inline void trace_pnv_chiptod_xscom_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PNV_CHIPTOD_XSCOM_WRITE 0
#define TRACE_PNV_CHIPTOD_XSCOM_WRITE_ENABLED 0
#define TRACE_PNV_CHIPTOD_XSCOM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pnv_chiptod_xscom_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PNV_SBE_CMD_TIMER_EXPIRED 0
#define TRACE_PNV_SBE_CMD_TIMER_EXPIRED_ENABLED 0
#define TRACE_PNV_SBE_CMD_TIMER_EXPIRED_BACKEND_DSTATE() (0)
static inline void trace_pnv_sbe_cmd_timer_expired(void) {
}
#define TRACE_PNV_SBE_CMD_TIMER_START 0
#define TRACE_PNV_SBE_CMD_TIMER_START_ENABLED 0
#define TRACE_PNV_SBE_CMD_TIMER_START_BACKEND_DSTATE() (0)
static inline void trace_pnv_sbe_cmd_timer_start(uint64_t ns) {
    (void)ns;
}
#define TRACE_PNV_SBE_CMD_TIMER_STOP 0
#define TRACE_PNV_SBE_CMD_TIMER_STOP_ENABLED 0
#define TRACE_PNV_SBE_CMD_TIMER_STOP_BACKEND_DSTATE() (0)
static inline void trace_pnv_sbe_cmd_timer_stop(void) {
}
#define TRACE_PNV_SBE_MSG_RECV 0
#define TRACE_PNV_SBE_MSG_RECV_ENABLED 0
#define TRACE_PNV_SBE_MSG_RECV_BACKEND_DSTATE() (0)
static inline void trace_pnv_sbe_msg_recv(uint16_t cmd, uint16_t seq, uint16_t ctrl_flags) {
    (void)cmd;
    (void)seq;
    (void)ctrl_flags;
}
#define TRACE_PNV_SBE_REG_SET_HOST_DOORBELL 0
#define TRACE_PNV_SBE_REG_SET_HOST_DOORBELL_ENABLED 0
#define TRACE_PNV_SBE_REG_SET_HOST_DOORBELL_BACKEND_DSTATE() (0)
static inline void trace_pnv_sbe_reg_set_host_doorbell(uint64_t val) {
    (void)val;
}
#define TRACE_PNV_SBE_XSCOM_CTRL_READ 0
#define TRACE_PNV_SBE_XSCOM_CTRL_READ_ENABLED 0
#define TRACE_PNV_SBE_XSCOM_CTRL_READ_BACKEND_DSTATE() (0)
static inline void trace_pnv_sbe_xscom_ctrl_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PNV_SBE_XSCOM_CTRL_WRITE 0
#define TRACE_PNV_SBE_XSCOM_CTRL_WRITE_ENABLED 0
#define TRACE_PNV_SBE_XSCOM_CTRL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pnv_sbe_xscom_ctrl_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PNV_SBE_XSCOM_MBOX_READ 0
#define TRACE_PNV_SBE_XSCOM_MBOX_READ_ENABLED 0
#define TRACE_PNV_SBE_XSCOM_MBOX_READ_BACKEND_DSTATE() (0)
static inline void trace_pnv_sbe_xscom_mbox_read(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PNV_SBE_XSCOM_MBOX_WRITE 0
#define TRACE_PNV_SBE_XSCOM_MBOX_WRITE_ENABLED 0
#define TRACE_PNV_SBE_XSCOM_MBOX_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pnv_sbe_xscom_mbox_write(uint64_t addr, uint64_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PPC_DCR_READ 0
#define TRACE_PPC_DCR_READ_ENABLED 0
#define TRACE_PPC_DCR_READ_BACKEND_DSTATE() (0)
static inline void trace_ppc_dcr_read(uint32_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PPC_DCR_WRITE 0
#define TRACE_PPC_DCR_WRITE_ENABLED 0
#define TRACE_PPC_DCR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ppc_dcr_write(uint32_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PPC_DECR_EXCP 0
#define TRACE_PPC_DECR_EXCP_ENABLED 0
#define TRACE_PPC_DECR_EXCP_BACKEND_DSTATE() (0)
static inline void trace_ppc_decr_excp(const char *action) {
    (void)action;
}
#define TRACE_PPC_DECR_LOAD 0
#define TRACE_PPC_DECR_LOAD_ENABLED 0
#define TRACE_PPC_DECR_LOAD_BACKEND_DSTATE() (0)
static inline void trace_ppc_decr_load(uint64_t tb) {
    (void)tb;
}
#define TRACE_PPC_DECR_STORE 0
#define TRACE_PPC_DECR_STORE_ENABLED 0
#define TRACE_PPC_DECR_STORE_BACKEND_DSTATE() (0)
static inline void trace_ppc_decr_store(uint32_t nr_bits, uint64_t decr, uint64_t value) {
    (void)nr_bits;
    (void)decr;
    (void)value;
}
#define TRACE_PPC_IRQ_CPU 0
#define TRACE_PPC_IRQ_CPU_ENABLED 0
#define TRACE_PPC_IRQ_CPU_BACKEND_DSTATE() (0)
static inline void trace_ppc_irq_cpu(const char *action) {
    (void)action;
}
#define TRACE_PPC_IRQ_RESET 0
#define TRACE_PPC_IRQ_RESET_ENABLED 0
#define TRACE_PPC_IRQ_RESET_BACKEND_DSTATE() (0)
static inline void trace_ppc_irq_reset(const char *name) {
    (void)name;
}
#define TRACE_PPC_IRQ_SET 0
#define TRACE_PPC_IRQ_SET_ENABLED 0
#define TRACE_PPC_IRQ_SET_BACKEND_DSTATE() (0)
static inline void trace_ppc_irq_set(void *env, uint32_t pin, uint32_t level) {
    (void)env;
    (void)pin;
    (void)level;
}
#define TRACE_PPC_IRQ_SET_EXIT 0
#define TRACE_PPC_IRQ_SET_EXIT_ENABLED 0
#define TRACE_PPC_IRQ_SET_EXIT_BACKEND_DSTATE() (0)
static inline void trace_ppc_irq_set_exit(void *env, uint32_t irq, uint32_t level, uint32_t pending, uint32_t request) {
    (void)env;
    (void)irq;
    (void)level;
    (void)pending;
    (void)request;
}
#define TRACE_PPC_IRQ_SET_STATE 0
#define TRACE_PPC_IRQ_SET_STATE_ENABLED 0
#define TRACE_PPC_IRQ_SET_STATE_BACKEND_DSTATE() (0)
static inline void trace_ppc_irq_set_state(const char *name, uint32_t level) {
    (void)name;
    (void)level;
}
#define TRACE_PPC_TB_ADJUST 0
#define TRACE_PPC_TB_ADJUST_ENABLED 0
#define TRACE_PPC_TB_ADJUST_BACKEND_DSTATE() (0)
static inline void trace_ppc_tb_adjust(uint64_t offs1, uint64_t offs2, int64_t diff, int64_t seconds) {
    (void)offs1;
    (void)offs2;
    (void)diff;
    (void)seconds;
}
#define TRACE_PPC_TB_LOAD 0
#define TRACE_PPC_TB_LOAD_ENABLED 0
#define TRACE_PPC_TB_LOAD_BACKEND_DSTATE() (0)
static inline void trace_ppc_tb_load(uint64_t tb) {
    (void)tb;
}
#define TRACE_PPC_TB_STORE 0
#define TRACE_PPC_TB_STORE_ENABLED 0
#define TRACE_PPC_TB_STORE_BACKEND_DSTATE() (0)
static inline void trace_ppc_tb_store(uint64_t tb, uint64_t offset) {
    (void)tb;
    (void)offset;
}
#define TRACE_PPC405_GPIO_READ 0
#define TRACE_PPC405_GPIO_READ_ENABLED 0
#define TRACE_PPC405_GPIO_READ_BACKEND_DSTATE() (0)
static inline void trace_ppc405_gpio_read(uint64_t addr, uint32_t size) {
    (void)addr;
    (void)size;
}
#define TRACE_PPC405_GPIO_WRITE 0
#define TRACE_PPC405_GPIO_WRITE_ENABLED 0
#define TRACE_PPC405_GPIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ppc405_gpio_write(uint64_t addr, uint32_t size, uint64_t val) {
    (void)addr;
    (void)size;
    (void)val;
}
#define TRACE_PPC405EP_CLOCKS_COMPUTE 0
#define TRACE_PPC405EP_CLOCKS_COMPUTE_ENABLED 0
#define TRACE_PPC405EP_CLOCKS_COMPUTE_BACKEND_DSTATE() (0)
static inline void trace_ppc405ep_clocks_compute(const char *param, uint32_t param2, uint32_t val) {
    (void)param;
    (void)param2;
    (void)val;
}
#define TRACE_PPC405EP_CLOCKS_SETUP 0
#define TRACE_PPC405EP_CLOCKS_SETUP_ENABLED 0
#define TRACE_PPC405EP_CLOCKS_SETUP_BACKEND_DSTATE() (0)
static inline void trace_ppc405ep_clocks_setup(const char *trace) {
    (void)trace;
}
#define TRACE_PPC40X_SET_TB_CLK 0
#define TRACE_PPC40X_SET_TB_CLK_ENABLED 0
#define TRACE_PPC40X_SET_TB_CLK_BACKEND_DSTATE() (0)
static inline void trace_ppc40x_set_tb_clk(uint32_t value) {
    (void)value;
}
#define TRACE_PPC40X_STORE_PIT 0
#define TRACE_PPC40X_STORE_PIT_ENABLED 0
#define TRACE_PPC40X_STORE_PIT_BACKEND_DSTATE() (0)
static inline void trace_ppc40x_store_pit(uint64_t value) {
    (void)value;
}
#define TRACE_PPC40X_STORE_TCR 0
#define TRACE_PPC40X_STORE_TCR_ENABLED 0
#define TRACE_PPC40X_STORE_TCR_BACKEND_DSTATE() (0)
static inline void trace_ppc40x_store_tcr(uint64_t value) {
    (void)value;
}
#define TRACE_PPC40X_STORE_TSR 0
#define TRACE_PPC40X_STORE_TSR_ENABLED 0
#define TRACE_PPC40X_STORE_TSR_BACKEND_DSTATE() (0)
static inline void trace_ppc40x_store_tsr(uint64_t value) {
    (void)value;
}
#define TRACE_PPC40X_TIMERS_INIT 0
#define TRACE_PPC40X_TIMERS_INIT_ENABLED 0
#define TRACE_PPC40X_TIMERS_INIT_BACKEND_DSTATE() (0)
static inline void trace_ppc40x_timers_init(uint32_t value) {
    (void)value;
}
#define TRACE_PPC4XX_FIT 0
#define TRACE_PPC4XX_FIT_ENABLED 0
#define TRACE_PPC4XX_FIT_BACKEND_DSTATE() (0)
static inline void trace_ppc4xx_fit(uint32_t ir, uint64_t tcr, uint64_t tsr) {
    (void)ir;
    (void)tcr;
    (void)tsr;
}
#define TRACE_PPC4XX_GPT_READ 0
#define TRACE_PPC4XX_GPT_READ_ENABLED 0
#define TRACE_PPC4XX_GPT_READ_BACKEND_DSTATE() (0)
static inline void trace_ppc4xx_gpt_read(uint64_t addr, uint32_t size) {
    (void)addr;
    (void)size;
}
#define TRACE_PPC4XX_GPT_WRITE 0
#define TRACE_PPC4XX_GPT_WRITE_ENABLED 0
#define TRACE_PPC4XX_GPT_WRITE_BACKEND_DSTATE() (0)
static inline void trace_ppc4xx_gpt_write(uint64_t addr, uint32_t size, uint64_t val) {
    (void)addr;
    (void)size;
    (void)val;
}
#define TRACE_PPC4XX_PIT 0
#define TRACE_PPC4XX_PIT_ENABLED 0
#define TRACE_PPC4XX_PIT_BACKEND_DSTATE() (0)
static inline void trace_ppc4xx_pit(uint32_t ar, uint32_t ir, uint64_t tcr, uint64_t tsr, uint64_t reload) {
    (void)ar;
    (void)ir;
    (void)tcr;
    (void)tsr;
    (void)reload;
}
#define TRACE_PPC4XX_PIT_START 0
#define TRACE_PPC4XX_PIT_START_ENABLED 0
#define TRACE_PPC4XX_PIT_START_BACKEND_DSTATE() (0)
static inline void trace_ppc4xx_pit_start(uint64_t reload) {
    (void)reload;
}
#define TRACE_PPC4XX_PIT_STOP 0
#define TRACE_PPC4XX_PIT_STOP_ENABLED 0
#define TRACE_PPC4XX_PIT_STOP_BACKEND_DSTATE() (0)
static inline void trace_ppc4xx_pit_stop(void) {
}
#define TRACE_PPC4XX_SDRAM_ENABLE 0
#define TRACE_PPC4XX_SDRAM_ENABLE_ENABLED 0
#define TRACE_PPC4XX_SDRAM_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_ppc4xx_sdram_enable(const char *trace) {
    (void)trace;
}
#define TRACE_PPC4XX_SDRAM_INIT 0
#define TRACE_PPC4XX_SDRAM_INIT_ENABLED 0
#define TRACE_PPC4XX_SDRAM_INIT_BACKEND_DSTATE() (0)
static inline void trace_ppc4xx_sdram_init(uint64_t base, uint64_t size, uint32_t bcr) {
    (void)base;
    (void)size;
    (void)bcr;
}
#define TRACE_PPC4XX_SDRAM_MAP 0
#define TRACE_PPC4XX_SDRAM_MAP_ENABLED 0
#define TRACE_PPC4XX_SDRAM_MAP_BACKEND_DSTATE() (0)
static inline void trace_ppc4xx_sdram_map(uint64_t addr, uint64_t size) {
    (void)addr;
    (void)size;
}
#define TRACE_PPC4XX_SDRAM_UNMAP 0
#define TRACE_PPC4XX_SDRAM_UNMAP_ENABLED 0
#define TRACE_PPC4XX_SDRAM_UNMAP_BACKEND_DSTATE() (0)
static inline void trace_ppc4xx_sdram_unmap(uint64_t addr, uint64_t size) {
    (void)addr;
    (void)size;
}
#define TRACE_PPC4XX_WDT 0
#define TRACE_PPC4XX_WDT_ENABLED 0
#define TRACE_PPC4XX_WDT_BACKEND_DSTATE() (0)
static inline void trace_ppc4xx_wdt(uint64_t tcr, uint64_t tsr) {
    (void)tcr;
    (void)tsr;
}
#define TRACE_PREP_SYSTEMIO_READ 0
#define TRACE_PREP_SYSTEMIO_READ_ENABLED 0
#define TRACE_PREP_SYSTEMIO_READ_BACKEND_DSTATE() (0)
static inline void trace_prep_systemio_read(uint32_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_PREP_SYSTEMIO_WRITE 0
#define TRACE_PREP_SYSTEMIO_WRITE_ENABLED 0
#define TRACE_PREP_SYSTEMIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_prep_systemio_write(uint32_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_RS6000MC_ID_READ 0
#define TRACE_RS6000MC_ID_READ_ENABLED 0
#define TRACE_RS6000MC_ID_READ_BACKEND_DSTATE() (0)
static inline void trace_rs6000mc_id_read(uint32_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_RS6000MC_PARITY_READ 0
#define TRACE_RS6000MC_PARITY_READ_ENABLED 0
#define TRACE_RS6000MC_PARITY_READ_BACKEND_DSTATE() (0)
static inline void trace_rs6000mc_parity_read(uint32_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_RS6000MC_PRESENCE_READ 0
#define TRACE_RS6000MC_PRESENCE_READ_ENABLED 0
#define TRACE_RS6000MC_PRESENCE_READ_BACKEND_DSTATE() (0)
static inline void trace_rs6000mc_presence_read(uint32_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_RS6000MC_SIZE_READ 0
#define TRACE_RS6000MC_SIZE_READ_ENABLED 0
#define TRACE_RS6000MC_SIZE_READ_BACKEND_DSTATE() (0)
static inline void trace_rs6000mc_size_read(uint32_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_RS6000MC_SIZE_WRITE 0
#define TRACE_RS6000MC_SIZE_WRITE_ENABLED 0
#define TRACE_RS6000MC_SIZE_WRITE_BACKEND_DSTATE() (0)
static inline void trace_rs6000mc_size_write(uint32_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_SPAPR_CAS_CONTINUE 0
#define TRACE_SPAPR_CAS_CONTINUE_ENABLED 0
#define TRACE_SPAPR_CAS_CONTINUE_BACKEND_DSTATE() (0)
static inline void trace_spapr_cas_continue(unsigned long n) {
    (void)n;
}
#define TRACE_SPAPR_CAS_PVR 0
#define TRACE_SPAPR_CAS_PVR_ENABLED 0
#define TRACE_SPAPR_CAS_PVR_BACKEND_DSTATE() (0)
static inline void trace_spapr_cas_pvr(uint32_t cur_pvr, bool explicit_match, uint32_t new_pvr) {
    (void)cur_pvr;
    (void)explicit_match;
    (void)new_pvr;
}
#define TRACE_SPAPR_DRC_ATTACH 0
#define TRACE_SPAPR_DRC_ATTACH_ENABLED 0
#define TRACE_SPAPR_DRC_ATTACH_BACKEND_DSTATE() (0)
static inline void trace_spapr_drc_attach(uint32_t index) {
    (void)index;
}
#define TRACE_SPAPR_DRC_AWAITING_QUIESCE 0
#define TRACE_SPAPR_DRC_AWAITING_QUIESCE_ENABLED 0
#define TRACE_SPAPR_DRC_AWAITING_QUIESCE_BACKEND_DSTATE() (0)
static inline void trace_spapr_drc_awaiting_quiesce(uint32_t index) {
    (void)index;
}
#define TRACE_SPAPR_DRC_REALIZE 0
#define TRACE_SPAPR_DRC_REALIZE_ENABLED 0
#define TRACE_SPAPR_DRC_REALIZE_BACKEND_DSTATE() (0)
static inline void trace_spapr_drc_realize(uint32_t index) {
    (void)index;
}
#define TRACE_SPAPR_DRC_REALIZE_CHILD 0
#define TRACE_SPAPR_DRC_REALIZE_CHILD_ENABLED 0
#define TRACE_SPAPR_DRC_REALIZE_CHILD_BACKEND_DSTATE() (0)
static inline void trace_spapr_drc_realize_child(uint32_t index, const char *childname) {
    (void)index;
    (void)childname;
}
#define TRACE_SPAPR_DRC_REALIZE_COMPLETE 0
#define TRACE_SPAPR_DRC_REALIZE_COMPLETE_ENABLED 0
#define TRACE_SPAPR_DRC_REALIZE_COMPLETE_BACKEND_DSTATE() (0)
static inline void trace_spapr_drc_realize_complete(uint32_t index) {
    (void)index;
}
#define TRACE_SPAPR_DRC_RESET 0
#define TRACE_SPAPR_DRC_RESET_ENABLED 0
#define TRACE_SPAPR_DRC_RESET_BACKEND_DSTATE() (0)
static inline void trace_spapr_drc_reset(uint32_t index) {
    (void)index;
}
#define TRACE_SPAPR_DRC_SET_ALLOCATION_STATE 0
#define TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_ENABLED 0
#define TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_BACKEND_DSTATE() (0)
static inline void trace_spapr_drc_set_allocation_state(uint32_t index, int state) {
    (void)index;
    (void)state;
}
#define TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING 0
#define TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_ENABLED 0
#define TRACE_SPAPR_DRC_SET_ALLOCATION_STATE_FINALIZING_BACKEND_DSTATE() (0)
static inline void trace_spapr_drc_set_allocation_state_finalizing(uint32_t index) {
    (void)index;
}
#define TRACE_SPAPR_DRC_SET_CONFIGURED 0
#define TRACE_SPAPR_DRC_SET_CONFIGURED_ENABLED 0
#define TRACE_SPAPR_DRC_SET_CONFIGURED_BACKEND_DSTATE() (0)
static inline void trace_spapr_drc_set_configured(uint32_t index) {
    (void)index;
}
#define TRACE_SPAPR_DRC_SET_DR_INDICATOR 0
#define TRACE_SPAPR_DRC_SET_DR_INDICATOR_ENABLED 0
#define TRACE_SPAPR_DRC_SET_DR_INDICATOR_BACKEND_DSTATE() (0)
static inline void trace_spapr_drc_set_dr_indicator(uint32_t index, int state) {
    (void)index;
    (void)state;
}
#define TRACE_SPAPR_DRC_SET_ISOLATION_STATE 0
#define TRACE_SPAPR_DRC_SET_ISOLATION_STATE_ENABLED 0
#define TRACE_SPAPR_DRC_SET_ISOLATION_STATE_BACKEND_DSTATE() (0)
static inline void trace_spapr_drc_set_isolation_state(uint32_t index, int state) {
    (void)index;
    (void)state;
}
#define TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING 0
#define TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_ENABLED 0
#define TRACE_SPAPR_DRC_SET_ISOLATION_STATE_FINALIZING_BACKEND_DSTATE() (0)
static inline void trace_spapr_drc_set_isolation_state_finalizing(uint32_t index) {
    (void)index;
}
#define TRACE_SPAPR_DRC_UNPLUG_REQUEST 0
#define TRACE_SPAPR_DRC_UNPLUG_REQUEST_ENABLED 0
#define TRACE_SPAPR_DRC_UNPLUG_REQUEST_BACKEND_DSTATE() (0)
static inline void trace_spapr_drc_unplug_request(uint32_t index) {
    (void)index;
}
#define TRACE_SPAPR_DRC_UNREALIZE 0
#define TRACE_SPAPR_DRC_UNREALIZE_ENABLED 0
#define TRACE_SPAPR_DRC_UNREALIZE_BACKEND_DSTATE() (0)
static inline void trace_spapr_drc_unrealize(uint32_t index) {
    (void)index;
}
#define TRACE_SPAPR_H_RESIZE_HPT_COMMIT 0
#define TRACE_SPAPR_H_RESIZE_HPT_COMMIT_ENABLED 0
#define TRACE_SPAPR_H_RESIZE_HPT_COMMIT_BACKEND_DSTATE() (0)
static inline void trace_spapr_h_resize_hpt_commit(uint64_t flags, uint64_t shift) {
    (void)flags;
    (void)shift;
}
#define TRACE_SPAPR_H_RESIZE_HPT_PREPARE 0
#define TRACE_SPAPR_H_RESIZE_HPT_PREPARE_ENABLED 0
#define TRACE_SPAPR_H_RESIZE_HPT_PREPARE_BACKEND_DSTATE() (0)
static inline void trace_spapr_h_resize_hpt_prepare(uint64_t flags, uint64_t shift) {
    (void)flags;
    (void)shift;
}
#define TRACE_SPAPR_H_TPM_COMM 0
#define TRACE_SPAPR_H_TPM_COMM_ENABLED 0
#define TRACE_SPAPR_H_TPM_COMM_BACKEND_DSTATE() (0)
static inline void trace_spapr_h_tpm_comm(const char *device_path, uint64_t operation) {
    (void)device_path;
    (void)operation;
}
#define TRACE_SPAPR_IOMMU_DDW_CREATE 0
#define TRACE_SPAPR_IOMMU_DDW_CREATE_ENABLED 0
#define TRACE_SPAPR_IOMMU_DDW_CREATE_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_ddw_create(uint64_t buid, uint32_t cfgaddr, uint64_t pg_size, uint64_t req_size, uint64_t start, uint32_t liobn) {
    (void)buid;
    (void)cfgaddr;
    (void)pg_size;
    (void)req_size;
    (void)start;
    (void)liobn;
}
#define TRACE_SPAPR_IOMMU_DDW_QUERY 0
#define TRACE_SPAPR_IOMMU_DDW_QUERY_ENABLED 0
#define TRACE_SPAPR_IOMMU_DDW_QUERY_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_ddw_query(uint64_t buid, uint32_t cfgaddr, unsigned wa, uint64_t win_size, uint32_t pgmask) {
    (void)buid;
    (void)cfgaddr;
    (void)wa;
    (void)win_size;
    (void)pgmask;
}
#define TRACE_SPAPR_IOMMU_DDW_REMOVE 0
#define TRACE_SPAPR_IOMMU_DDW_REMOVE_ENABLED 0
#define TRACE_SPAPR_IOMMU_DDW_REMOVE_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_ddw_remove(uint32_t liobn) {
    (void)liobn;
}
#define TRACE_SPAPR_IOMMU_DDW_RESET 0
#define TRACE_SPAPR_IOMMU_DDW_RESET_ENABLED 0
#define TRACE_SPAPR_IOMMU_DDW_RESET_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_ddw_reset(uint64_t buid, uint32_t cfgaddr) {
    (void)buid;
    (void)cfgaddr;
}
#define TRACE_SPAPR_IOMMU_GET 0
#define TRACE_SPAPR_IOMMU_GET_ENABLED 0
#define TRACE_SPAPR_IOMMU_GET_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_get(uint64_t liobn, uint64_t ioba, uint64_t ret, uint64_t tce) {
    (void)liobn;
    (void)ioba;
    (void)ret;
    (void)tce;
}
#define TRACE_SPAPR_IOMMU_INDIRECT 0
#define TRACE_SPAPR_IOMMU_INDIRECT_ENABLED 0
#define TRACE_SPAPR_IOMMU_INDIRECT_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_indirect(uint64_t liobn, uint64_t ioba, uint64_t tce, uint64_t iobaN, uint64_t tceN, uint64_t ret) {
    (void)liobn;
    (void)ioba;
    (void)tce;
    (void)iobaN;
    (void)tceN;
    (void)ret;
}
#define TRACE_SPAPR_IOMMU_NEW_TABLE 0
#define TRACE_SPAPR_IOMMU_NEW_TABLE_ENABLED 0
#define TRACE_SPAPR_IOMMU_NEW_TABLE_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_new_table(uint64_t liobn, void *table, int fd) {
    (void)liobn;
    (void)table;
    (void)fd;
}
#define TRACE_SPAPR_IOMMU_PCI_GET 0
#define TRACE_SPAPR_IOMMU_PCI_GET_ENABLED 0
#define TRACE_SPAPR_IOMMU_PCI_GET_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_pci_get(uint64_t liobn, uint64_t ioba, uint64_t ret, uint64_t tce) {
    (void)liobn;
    (void)ioba;
    (void)ret;
    (void)tce;
}
#define TRACE_SPAPR_IOMMU_PCI_INDIRECT 0
#define TRACE_SPAPR_IOMMU_PCI_INDIRECT_ENABLED 0
#define TRACE_SPAPR_IOMMU_PCI_INDIRECT_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_pci_indirect(uint64_t liobn, uint64_t ioba, uint64_t tce, uint64_t iobaN, uint64_t tceN, uint64_t ret) {
    (void)liobn;
    (void)ioba;
    (void)tce;
    (void)iobaN;
    (void)tceN;
    (void)ret;
}
#define TRACE_SPAPR_IOMMU_PCI_PUT 0
#define TRACE_SPAPR_IOMMU_PCI_PUT_ENABLED 0
#define TRACE_SPAPR_IOMMU_PCI_PUT_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_pci_put(uint64_t liobn, uint64_t ioba, uint64_t tce, uint64_t ret) {
    (void)liobn;
    (void)ioba;
    (void)tce;
    (void)ret;
}
#define TRACE_SPAPR_IOMMU_PCI_STUFF 0
#define TRACE_SPAPR_IOMMU_PCI_STUFF_ENABLED 0
#define TRACE_SPAPR_IOMMU_PCI_STUFF_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_pci_stuff(uint64_t liobn, uint64_t ioba, uint64_t tce_value, uint64_t npages, uint64_t ret) {
    (void)liobn;
    (void)ioba;
    (void)tce_value;
    (void)npages;
    (void)ret;
}
#define TRACE_SPAPR_IOMMU_POST_LOAD 0
#define TRACE_SPAPR_IOMMU_POST_LOAD_ENABLED 0
#define TRACE_SPAPR_IOMMU_POST_LOAD_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_post_load(uint64_t liobn, uint32_t pre_nb, uint32_t post_nb, uint64_t offs, uint32_t ps) {
    (void)liobn;
    (void)pre_nb;
    (void)post_nb;
    (void)offs;
    (void)ps;
}
#define TRACE_SPAPR_IOMMU_PRE_SAVE 0
#define TRACE_SPAPR_IOMMU_PRE_SAVE_ENABLED 0
#define TRACE_SPAPR_IOMMU_PRE_SAVE_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_pre_save(uint64_t liobn, uint32_t nb, uint64_t offs, uint32_t ps) {
    (void)liobn;
    (void)nb;
    (void)offs;
    (void)ps;
}
#define TRACE_SPAPR_IOMMU_PUT 0
#define TRACE_SPAPR_IOMMU_PUT_ENABLED 0
#define TRACE_SPAPR_IOMMU_PUT_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_put(uint64_t liobn, uint64_t ioba, uint64_t tce, uint64_t ret) {
    (void)liobn;
    (void)ioba;
    (void)tce;
    (void)ret;
}
#define TRACE_SPAPR_IOMMU_STUFF 0
#define TRACE_SPAPR_IOMMU_STUFF_ENABLED 0
#define TRACE_SPAPR_IOMMU_STUFF_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_stuff(uint64_t liobn, uint64_t ioba, uint64_t tce_value, uint64_t npages, uint64_t ret) {
    (void)liobn;
    (void)ioba;
    (void)tce_value;
    (void)npages;
    (void)ret;
}
#define TRACE_SPAPR_IOMMU_XLATE 0
#define TRACE_SPAPR_IOMMU_XLATE_ENABLED 0
#define TRACE_SPAPR_IOMMU_XLATE_BACKEND_DSTATE() (0)
static inline void trace_spapr_iommu_xlate(uint64_t liobn, uint64_t ioba, uint64_t tce, unsigned perm, unsigned pgsize) {
    (void)liobn;
    (void)ioba;
    (void)tce;
    (void)perm;
    (void)pgsize;
}
#define TRACE_SPAPR_OVEC_PARSE_VECTOR 0
#define TRACE_SPAPR_OVEC_PARSE_VECTOR_ENABLED 0
#define TRACE_SPAPR_OVEC_PARSE_VECTOR_BACKEND_DSTATE() (0)
static inline void trace_spapr_ovec_parse_vector(int vector, int byte, uint16_t vec_len, uint8_t entry) {
    (void)vector;
    (void)byte;
    (void)vec_len;
    (void)entry;
}
#define TRACE_SPAPR_OVEC_POPULATE_DT 0
#define TRACE_SPAPR_OVEC_POPULATE_DT_ENABLED 0
#define TRACE_SPAPR_OVEC_POPULATE_DT_BACKEND_DSTATE() (0)
static inline void trace_spapr_ovec_populate_dt(int byte, uint16_t vec_len, uint8_t entry) {
    (void)byte;
    (void)vec_len;
    (void)entry;
}
#define TRACE_SPAPR_PCI_LSI_SET 0
#define TRACE_SPAPR_PCI_LSI_SET_ENABLED 0
#define TRACE_SPAPR_PCI_LSI_SET_BACKEND_DSTATE() (0)
static inline void trace_spapr_pci_lsi_set(const char *busname, int pin, uint32_t irq) {
    (void)busname;
    (void)pin;
    (void)irq;
}
#define TRACE_SPAPR_PCI_MSI 0
#define TRACE_SPAPR_PCI_MSI_ENABLED 0
#define TRACE_SPAPR_PCI_MSI_BACKEND_DSTATE() (0)
static inline void trace_spapr_pci_msi(const char *msg, uint32_t ca) {
    (void)msg;
    (void)ca;
}
#define TRACE_SPAPR_PCI_MSI_RETRY 0
#define TRACE_SPAPR_PCI_MSI_RETRY_ENABLED 0
#define TRACE_SPAPR_PCI_MSI_RETRY_BACKEND_DSTATE() (0)
static inline void trace_spapr_pci_msi_retry(unsigned config_addr, unsigned req_num, unsigned max_irqs) {
    (void)config_addr;
    (void)req_num;
    (void)max_irqs;
}
#define TRACE_SPAPR_PCI_MSI_SETUP 0
#define TRACE_SPAPR_PCI_MSI_SETUP_ENABLED 0
#define TRACE_SPAPR_PCI_MSI_SETUP_BACKEND_DSTATE() (0)
static inline void trace_spapr_pci_msi_setup(const char *name, unsigned vector, uint64_t addr) {
    (void)name;
    (void)vector;
    (void)addr;
}
#define TRACE_SPAPR_PCI_MSI_WRITE 0
#define TRACE_SPAPR_PCI_MSI_WRITE_ENABLED 0
#define TRACE_SPAPR_PCI_MSI_WRITE_BACKEND_DSTATE() (0)
static inline void trace_spapr_pci_msi_write(uint64_t addr, uint64_t data, uint32_t dt_irq) {
    (void)addr;
    (void)data;
    (void)dt_irq;
}
#define TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI 0
#define TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_ENABLED 0
#define TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_BACKEND_DSTATE() (0)
static inline void trace_spapr_pci_rtas_ibm_change_msi(unsigned cfg, unsigned func, unsigned req, unsigned first) {
    (void)cfg;
    (void)func;
    (void)req;
    (void)first;
}
#define TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER 0
#define TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_ENABLED 0
#define TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_BACKEND_DSTATE() (0)
static inline void trace_spapr_pci_rtas_ibm_query_interrupt_source_number(unsigned ioa, unsigned intr) {
    (void)ioa;
    (void)intr;
}
#define TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID 0
#define TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_ENABLED 0
#define TRACE_SPAPR_RTAS_GET_SENSOR_STATE_INVALID_BACKEND_DSTATE() (0)
static inline void trace_spapr_rtas_get_sensor_state_invalid(uint32_t index) {
    (void)index;
}
#define TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED 0
#define TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_ENABLED 0
#define TRACE_SPAPR_RTAS_GET_SENSOR_STATE_NOT_SUPPORTED_BACKEND_DSTATE() (0)
static inline void trace_spapr_rtas_get_sensor_state_not_supported(uint32_t index, uint32_t type) {
    (void)index;
    (void)type;
}
#define TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID 0
#define TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_ENABLED 0
#define TRACE_SPAPR_RTAS_IBM_CONFIGURE_CONNECTOR_INVALID_BACKEND_DSTATE() (0)
static inline void trace_spapr_rtas_ibm_configure_connector_invalid(uint32_t index) {
    (void)index;
}
#define TRACE_SPAPR_TPM_EXECUTE 0
#define TRACE_SPAPR_TPM_EXECUTE_ENABLED 0
#define TRACE_SPAPR_TPM_EXECUTE_BACKEND_DSTATE() (0)
static inline void trace_spapr_tpm_execute(uint64_t data_in, uint64_t data_in_sz, uint64_t data_out, uint64_t data_out_sz) {
    (void)data_in;
    (void)data_in_sz;
    (void)data_out;
    (void)data_out_sz;
}
#define TRACE_SPAPR_UPDATE_DT 0
#define TRACE_SPAPR_UPDATE_DT_ENABLED 0
#define TRACE_SPAPR_UPDATE_DT_BACKEND_DSTATE() (0)
static inline void trace_spapr_update_dt(unsigned cb) {
    (void)cb;
}
#define TRACE_SPAPR_UPDATE_DT_FAILED_CHECK 0
#define TRACE_SPAPR_UPDATE_DT_FAILED_CHECK_ENABLED 0
#define TRACE_SPAPR_UPDATE_DT_FAILED_CHECK_BACKEND_DSTATE() (0)
static inline void trace_spapr_update_dt_failed_check(unsigned cbold, unsigned cbnew, unsigned magic) {
    (void)cbold;
    (void)cbnew;
    (void)magic;
}
#define TRACE_SPAPR_UPDATE_DT_FAILED_SIZE 0
#define TRACE_SPAPR_UPDATE_DT_FAILED_SIZE_ENABLED 0
#define TRACE_SPAPR_UPDATE_DT_FAILED_SIZE_BACKEND_DSTATE() (0)
static inline void trace_spapr_update_dt_failed_size(unsigned cbold, unsigned cbnew, unsigned magic) {
    (void)cbold;
    (void)cbnew;
    (void)magic;
}
#define TRACE_SPAPR_VIO_FREE_CRQ 0
#define TRACE_SPAPR_VIO_FREE_CRQ_ENABLED 0
#define TRACE_SPAPR_VIO_FREE_CRQ_BACKEND_DSTATE() (0)
static inline void trace_spapr_vio_free_crq(uint32_t reg) {
    (void)reg;
}
#define TRACE_SPAPR_VIO_H_REG_CRQ 0
#define TRACE_SPAPR_VIO_H_REG_CRQ_ENABLED 0
#define TRACE_SPAPR_VIO_H_REG_CRQ_BACKEND_DSTATE() (0)
static inline void trace_spapr_vio_h_reg_crq(uint64_t reg, uint64_t queue_addr, uint64_t queue_len) {
    (void)reg;
    (void)queue_addr;
    (void)queue_len;
}
#define TRACE_VOF_AVAIL 0
#define TRACE_VOF_AVAIL_ENABLED 0
#define TRACE_VOF_AVAIL_BACKEND_DSTATE() (0)
static inline void trace_vof_avail(uint64_t start, uint64_t end, uint64_t size) {
    (void)start;
    (void)end;
    (void)size;
}
#define TRACE_VOF_CLAIM 0
#define TRACE_VOF_CLAIM_ENABLED 0
#define TRACE_VOF_CLAIM_BACKEND_DSTATE() (0)
static inline void trace_vof_claim(uint32_t virt, uint32_t size, uint32_t align, uint32_t ret) {
    (void)virt;
    (void)size;
    (void)align;
    (void)ret;
}
#define TRACE_VOF_CLAIMED 0
#define TRACE_VOF_CLAIMED_ENABLED 0
#define TRACE_VOF_CLAIMED_BACKEND_DSTATE() (0)
static inline void trace_vof_claimed(uint64_t start, uint64_t end, uint64_t size) {
    (void)start;
    (void)end;
    (void)size;
}
#define TRACE_VOF_ERROR_PARAM 0
#define TRACE_VOF_ERROR_PARAM_ENABLED 0
#define TRACE_VOF_ERROR_PARAM_BACKEND_DSTATE() (0)
static inline void trace_vof_error_param(const char *method, int nargscheck, int nretcheck, int nargs, int nret) {
    (void)method;
    (void)nargscheck;
    (void)nretcheck;
    (void)nargs;
    (void)nret;
}
#define TRACE_VOF_ERROR_STR_TRUNCATED 0
#define TRACE_VOF_ERROR_STR_TRUNCATED_ENABLED 0
#define TRACE_VOF_ERROR_STR_TRUNCATED_BACKEND_DSTATE() (0)
static inline void trace_vof_error_str_truncated(const char *s, int len) {
    (void)s;
    (void)len;
}
#define TRACE_VOF_ERROR_UNKNOWN_IHANDLE_CLOSE 0
#define TRACE_VOF_ERROR_UNKNOWN_IHANDLE_CLOSE_ENABLED 0
#define TRACE_VOF_ERROR_UNKNOWN_IHANDLE_CLOSE_BACKEND_DSTATE() (0)
static inline void trace_vof_error_unknown_ihandle_close(uint32_t ih) {
    (void)ih;
}
#define TRACE_VOF_ERROR_UNKNOWN_METHOD 0
#define TRACE_VOF_ERROR_UNKNOWN_METHOD_ENABLED 0
#define TRACE_VOF_ERROR_UNKNOWN_METHOD_BACKEND_DSTATE() (0)
static inline void trace_vof_error_unknown_method(const char *method) {
    (void)method;
}
#define TRACE_VOF_ERROR_UNKNOWN_PATH 0
#define TRACE_VOF_ERROR_UNKNOWN_PATH_ENABLED 0
#define TRACE_VOF_ERROR_UNKNOWN_PATH_BACKEND_DSTATE() (0)
static inline void trace_vof_error_unknown_path(const char *path) {
    (void)path;
}
#define TRACE_VOF_ERROR_UNKNOWN_SERVICE 0
#define TRACE_VOF_ERROR_UNKNOWN_SERVICE_ENABLED 0
#define TRACE_VOF_ERROR_UNKNOWN_SERVICE_BACKEND_DSTATE() (0)
static inline void trace_vof_error_unknown_service(const char *service, int nargs, int nret) {
    (void)service;
    (void)nargs;
    (void)nret;
}
#define TRACE_VOF_ERROR_WRITE 0
#define TRACE_VOF_ERROR_WRITE_ENABLED 0
#define TRACE_VOF_ERROR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_vof_error_write(uint32_t ih) {
    (void)ih;
}
#define TRACE_VOF_FINDDEVICE 0
#define TRACE_VOF_FINDDEVICE_ENABLED 0
#define TRACE_VOF_FINDDEVICE_BACKEND_DSTATE() (0)
static inline void trace_vof_finddevice(const char *path, uint32_t ph) {
    (void)path;
    (void)ph;
}
#define TRACE_VOF_GETPROP 0
#define TRACE_VOF_GETPROP_ENABLED 0
#define TRACE_VOF_GETPROP_BACKEND_DSTATE() (0)
static inline void trace_vof_getprop(uint32_t ph, const char *prop, uint32_t ret, const char *val) {
    (void)ph;
    (void)prop;
    (void)ret;
    (void)val;
}
#define TRACE_VOF_GETPROPLEN 0
#define TRACE_VOF_GETPROPLEN_ENABLED 0
#define TRACE_VOF_GETPROPLEN_BACKEND_DSTATE() (0)
static inline void trace_vof_getproplen(uint32_t ph, const char *prop, uint32_t ret) {
    (void)ph;
    (void)prop;
    (void)ret;
}
#define TRACE_VOF_INSTANCE_TO_PACKAGE 0
#define TRACE_VOF_INSTANCE_TO_PACKAGE_ENABLED 0
#define TRACE_VOF_INSTANCE_TO_PACKAGE_BACKEND_DSTATE() (0)
static inline void trace_vof_instance_to_package(uint32_t ih, uint32_t ph) {
    (void)ih;
    (void)ph;
}
#define TRACE_VOF_INSTANCE_TO_PATH 0
#define TRACE_VOF_INSTANCE_TO_PATH_ENABLED 0
#define TRACE_VOF_INSTANCE_TO_PATH_BACKEND_DSTATE() (0)
static inline void trace_vof_instance_to_path(uint32_t ih, uint32_t ph, const char *tmp, int ret) {
    (void)ih;
    (void)ph;
    (void)tmp;
    (void)ret;
}
#define TRACE_VOF_INTERPRET 0
#define TRACE_VOF_INTERPRET_ENABLED 0
#define TRACE_VOF_INTERPRET_BACKEND_DSTATE() (0)
static inline void trace_vof_interpret(const char *cmd, uint32_t param1, uint32_t param2, uint32_t ret, uint32_t ret2) {
    (void)cmd;
    (void)param1;
    (void)param2;
    (void)ret;
    (void)ret2;
}
#define TRACE_VOF_METHOD 0
#define TRACE_VOF_METHOD_ENABLED 0
#define TRACE_VOF_METHOD_BACKEND_DSTATE() (0)
static inline void trace_vof_method(uint32_t ihandle, const char *method, uint32_t param, uint32_t ret, uint32_t ret2) {
    (void)ihandle;
    (void)method;
    (void)param;
    (void)ret;
    (void)ret2;
}
#define TRACE_VOF_OPEN 0
#define TRACE_VOF_OPEN_ENABLED 0
#define TRACE_VOF_OPEN_BACKEND_DSTATE() (0)
static inline void trace_vof_open(const char *path, uint32_t ph, uint32_t ih) {
    (void)path;
    (void)ph;
    (void)ih;
}
#define TRACE_VOF_PACKAGE_TO_PATH 0
#define TRACE_VOF_PACKAGE_TO_PATH_ENABLED 0
#define TRACE_VOF_PACKAGE_TO_PATH_BACKEND_DSTATE() (0)
static inline void trace_vof_package_to_path(uint32_t ph, const char *tmp, int ret) {
    (void)ph;
    (void)tmp;
    (void)ret;
}
#define TRACE_VOF_RELEASE 0
#define TRACE_VOF_RELEASE_ENABLED 0
#define TRACE_VOF_RELEASE_BACKEND_DSTATE() (0)
static inline void trace_vof_release(uint32_t virt, uint32_t size, uint32_t ret) {
    (void)virt;
    (void)size;
    (void)ret;
}
#define TRACE_VOF_SETPROP 0
#define TRACE_VOF_SETPROP_ENABLED 0
#define TRACE_VOF_SETPROP_BACKEND_DSTATE() (0)
static inline void trace_vof_setprop(uint32_t ph, const char *prop, const char *val, uint32_t vallen, uint32_t ret) {
    (void)ph;
    (void)prop;
    (void)val;
    (void)vallen;
    (void)ret;
}
#define TRACE_VOF_WRITE 0
#define TRACE_VOF_WRITE_ENABLED 0
#define TRACE_VOF_WRITE_BACKEND_DSTATE() (0)
static inline void trace_vof_write(uint32_t ih, unsigned cb, const char *msg) {
    (void)ih;
    (void)cb;
    (void)msg;
}

#endif