ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.global	ITsta
  20              		.section	.bss.ITsta,"aw",%nobits
  23              	ITsta:
  24 0000 00       		.space	1
  25              		.section	.text.main,"ax",%progbits
  26              		.align	1
  27              		.global	main
  28              		.syntax unified
  29              		.thumb
  30              		.thumb_func
  32              	main:
  33              	.LFB152:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "fdcan.h"
  24:Core/Src/main.c **** #include "iwdg.h"
  25:Core/Src/main.c **** #include "spi.h"
  26:Core/Src/main.c **** #include "tim.h"
  27:Core/Src/main.c **** #include "usart.h"
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 2


  28:Core/Src/main.c **** #include "usb_device.h"
  29:Core/Src/main.c **** #include "gpio.h"
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  33:Core/Src/main.c **** #include "UART_data_txrx.h"
  34:Core/Src/main.c **** #include "CAN_receive_send.h"
  35:Core/Src/main.c **** #include "IMU_updata.h"
  36:Core/Src/main.c **** #include "LED.h"
  37:Core/Src/main.c **** #include "music.h"
  38:Core/Src/main.c **** /* USER CODE END Includes */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PTD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  46:Core/Src/main.c **** /* USER CODE BEGIN PD */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PD */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  51:Core/Src/main.c **** /* USER CODE BEGIN PM */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PM */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE BEGIN PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  62:Core/Src/main.c **** void SystemClock_Config(void);
  63:Core/Src/main.c **** static void MPU_Config(void);
  64:Core/Src/main.c **** void MX_FREERTOS_Init(void);
  65:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* USER CODE END PFP */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  70:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  71:Core/Src/main.c **** HAL_StatusTypeDef ITsta;
  72:Core/Src/main.c **** extern DMA_HandleTypeDef hdma_uart7_rx;
  73:Core/Src/main.c **** /* USER CODE END 0 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /**
  76:Core/Src/main.c ****   * @brief  The application entry point.
  77:Core/Src/main.c ****   * @retval int
  78:Core/Src/main.c ****   */
  79:Core/Src/main.c **** int main(void)
  80:Core/Src/main.c **** {
  34              		.loc 1 80 1
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 0
  37              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 3


  38 0000 80B5     		push	{r7, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 8
  41              		.cfi_offset 7, -8
  42              		.cfi_offset 14, -4
  43 0002 00AF     		add	r7, sp, #0
  44              	.LCFI1:
  45              		.cfi_def_cfa_register 7
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE END 1 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
  87:Core/Src/main.c ****   MPU_Config();
  46              		.loc 1 87 3
  47 0004 FFF7FEFF 		bl	MPU_Config
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  92:Core/Src/main.c ****   HAL_Init();
  48              		.loc 1 92 3
  49 0008 FFF7FEFF 		bl	HAL_Init
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END Init */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Configure the system clock */
  99:Core/Src/main.c ****   SystemClock_Config();
  50              		.loc 1 99 3
  51 000c FFF7FEFF 		bl	SystemClock_Config
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE END SysInit */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* Initialize all configured peripherals */
 106:Core/Src/main.c ****   MX_GPIO_Init();
  52              		.loc 1 106 3
  53 0010 FFF7FEFF 		bl	MX_GPIO_Init
 107:Core/Src/main.c ****   MX_DMA_Init();
  54              		.loc 1 107 3
  55 0014 FFF7FEFF 		bl	MX_DMA_Init
 108:Core/Src/main.c ****   MX_FDCAN1_Init();
  56              		.loc 1 108 3
  57 0018 FFF7FEFF 		bl	MX_FDCAN1_Init
 109:Core/Src/main.c ****   MX_FDCAN2_Init();
  58              		.loc 1 109 3
  59 001c FFF7FEFF 		bl	MX_FDCAN2_Init
 110:Core/Src/main.c ****   MX_SPI2_Init();
  60              		.loc 1 110 3
  61 0020 FFF7FEFF 		bl	MX_SPI2_Init
 111:Core/Src/main.c ****   MX_TIM3_Init();
  62              		.loc 1 111 3
  63 0024 FFF7FEFF 		bl	MX_TIM3_Init
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 4


 112:Core/Src/main.c ****   MX_TIM13_Init();
  64              		.loc 1 112 3
  65 0028 FFF7FEFF 		bl	MX_TIM13_Init
 113:Core/Src/main.c ****   MX_TIM14_Init();
  66              		.loc 1 113 3
  67 002c FFF7FEFF 		bl	MX_TIM14_Init
 114:Core/Src/main.c ****   MX_SPI6_Init();
  68              		.loc 1 114 3
  69 0030 FFF7FEFF 		bl	MX_SPI6_Init
 115:Core/Src/main.c ****   MX_UART5_Init();
  70              		.loc 1 115 3
  71 0034 FFF7FEFF 		bl	MX_UART5_Init
 116:Core/Src/main.c ****   MX_UART7_Init();
  72              		.loc 1 116 3
  73 0038 FFF7FEFF 		bl	MX_UART7_Init
 117:Core/Src/main.c ****   MX_USART10_UART_Init();
  74              		.loc 1 117 3
  75 003c FFF7FEFF 		bl	MX_USART10_UART_Init
 118:Core/Src/main.c ****   MX_FDCAN3_Init();
  76              		.loc 1 118 3
  77 0040 FFF7FEFF 		bl	MX_FDCAN3_Init
 119:Core/Src/main.c ****   MX_IWDG1_Init();
  78              		.loc 1 119 3
  79 0044 FFF7FEFF 		bl	MX_IWDG1_Init
 120:Core/Src/main.c ****   MX_USART3_UART_Init();
  80              		.loc 1 120 3
  81 0048 FFF7FEFF 		bl	MX_USART3_UART_Init
 121:Core/Src/main.c ****   MX_USART1_UART_Init();
  82              		.loc 1 121 3
  83 004c FFF7FEFF 		bl	MX_USART1_UART_Init
 122:Core/Src/main.c ****   MX_TIM12_Init();
  84              		.loc 1 122 3
  85 0050 FFF7FEFF 		bl	MX_TIM12_Init
 123:Core/Src/main.c ****   MX_TIM1_Init();
  86              		.loc 1 123 3
  87 0054 FFF7FEFF 		bl	MX_TIM1_Init
 124:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 125:Core/Src/main.c ****   HAL_IWDG_Refresh(&hiwdg1);
  88              		.loc 1 125 3
  89 0058 0C48     		ldr	r0, .L3
  90 005a FFF7FEFF 		bl	HAL_IWDG_Refresh
 126:Core/Src/main.c ****   /*INIT*/
 127:Core/Src/main.c ****   uart_init();
  91              		.loc 1 127 3
  92 005e FFF7FEFF 		bl	uart_init
 128:Core/Src/main.c ****   can_init();
  93              		.loc 1 128 3
  94 0062 FFF7FEFF 		bl	can_init
 129:Core/Src/main.c ****   IMU_init();
  95              		.loc 1 129 3
  96 0066 FFF7FEFF 		bl	IMU_init
 130:Core/Src/main.c ****   Music_init();
  97              		.loc 1 130 3
  98 006a FFF7FEFF 		bl	Music_init
 131:Core/Src/main.c ****   Arm_Init();
  99              		.loc 1 131 3
 100 006e FFF7FEFF 		bl	Arm_Init
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 5


 132:Core/Src/main.c ****   HAL_IWDG_Refresh(&hiwdg1);
 101              		.loc 1 132 3
 102 0072 0648     		ldr	r0, .L3
 103 0074 FFF7FEFF 		bl	HAL_IWDG_Refresh
 133:Core/Src/main.c ****   remote_control_init();
 104              		.loc 1 133 3
 105 0078 FFF7FEFF 		bl	remote_control_init
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** 
 136:Core/Src/main.c **** 
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* USER CODE END 2 */
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* Init scheduler */
 141:Core/Src/main.c ****   osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 106              		.loc 1 141 3
 107 007c FFF7FEFF 		bl	osKernelInitialize
 142:Core/Src/main.c ****   MX_FREERTOS_Init();
 108              		.loc 1 142 3
 109 0080 FFF7FEFF 		bl	MX_FREERTOS_Init
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /* Start scheduler */
 145:Core/Src/main.c ****   osKernelStart();
 110              		.loc 1 145 3
 111 0084 FFF7FEFF 		bl	osKernelStart
 112              	.L2:
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /* Infinite loop */
 150:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 151:Core/Src/main.c ****   while (1)
 113              		.loc 1 151 9
 114 0088 00BF     		nop
 115 008a FDE7     		b	.L2
 116              	.L4:
 117              		.align	2
 118              	.L3:
 119 008c 00000000 		.word	hiwdg1
 120              		.cfi_endproc
 121              	.LFE152:
 123              		.section	.text.SystemClock_Config,"ax",%progbits
 124              		.align	1
 125              		.global	SystemClock_Config
 126              		.syntax unified
 127              		.thumb
 128              		.thumb_func
 130              	SystemClock_Config:
 131              	.LFB153:
 152:Core/Src/main.c ****   {
 153:Core/Src/main.c ****     /* USER CODE END WHILE */
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 156:Core/Src/main.c ****   }
 157:Core/Src/main.c ****   /* USER CODE END 3 */
 158:Core/Src/main.c **** }
 159:Core/Src/main.c **** 
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 6


 160:Core/Src/main.c **** /**
 161:Core/Src/main.c ****   * @brief System Clock Configuration
 162:Core/Src/main.c ****   * @retval None
 163:Core/Src/main.c ****   */
 164:Core/Src/main.c **** void SystemClock_Config(void)
 165:Core/Src/main.c **** {
 132              		.loc 1 165 1
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 112
 135              		@ frame_needed = 1, uses_anonymous_args = 0
 136 0000 80B5     		push	{r7, lr}
 137              	.LCFI2:
 138              		.cfi_def_cfa_offset 8
 139              		.cfi_offset 7, -8
 140              		.cfi_offset 14, -4
 141 0002 9CB0     		sub	sp, sp, #112
 142              	.LCFI3:
 143              		.cfi_def_cfa_offset 120
 144 0004 00AF     		add	r7, sp, #0
 145              	.LCFI4:
 146              		.cfi_def_cfa_register 7
 166:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 147              		.loc 1 166 22
 148 0006 07F12403 		add	r3, r7, #36
 149 000a 4C22     		movs	r2, #76
 150 000c 0021     		movs	r1, #0
 151 000e 1846     		mov	r0, r3
 152 0010 FFF7FEFF 		bl	memset
 167:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 153              		.loc 1 167 22
 154 0014 3B1D     		adds	r3, r7, #4
 155 0016 2022     		movs	r2, #32
 156 0018 0021     		movs	r1, #0
 157 001a 1846     		mov	r0, r3
 158 001c FFF7FEFF 		bl	memset
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   /** Supply configuration update enable
 170:Core/Src/main.c ****   */
 171:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 159              		.loc 1 171 3
 160 0020 0220     		movs	r0, #2
 161 0022 FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 162              	.LBB4:
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 163              		.loc 1 175 3
 164 0026 0023     		movs	r3, #0
 165 0028 3B60     		str	r3, [r7]
 166 002a 354B     		ldr	r3, .L9
 167 002c 9B69     		ldr	r3, [r3, #24]
 168 002e 344A     		ldr	r2, .L9
 169 0030 23F44043 		bic	r3, r3, #49152
 170 0034 9361     		str	r3, [r2, #24]
 171 0036 324B     		ldr	r3, .L9
 172 0038 9B69     		ldr	r3, [r3, #24]
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 7


 173 003a 03F44043 		and	r3, r3, #49152
 174 003e 3B60     		str	r3, [r7]
 175 0040 3B68     		ldr	r3, [r7]
 176              	.LBE4:
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 177              		.loc 1 177 8
 178 0042 00BF     		nop
 179              	.L6:
 180              		.loc 1 177 10 discriminator 1
 181 0044 2E4B     		ldr	r3, .L9
 182 0046 9B69     		ldr	r3, [r3, #24]
 183 0048 03F40053 		and	r3, r3, #8192
 184              		.loc 1 177 9 discriminator 1
 185 004c B3F5005F 		cmp	r3, #8192
 186 0050 F8D1     		bne	.L6
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 180:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 181:Core/Src/main.c ****   */
 182:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 187              		.loc 1 182 36
 188 0052 2B23     		movs	r3, #43
 189 0054 7B62     		str	r3, [r7, #36]
 183:Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 184:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 190              		.loc 1 184 30
 191 0056 4FF48033 		mov	r3, #65536
 192 005a BB62     		str	r3, [r7, #40]
 185:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 193              		.loc 1 185 30
 194 005c 0123     		movs	r3, #1
 195 005e 3B63     		str	r3, [r7, #48]
 186:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = 64;
 196              		.loc 1 186 41
 197 0060 4023     		movs	r3, #64
 198 0062 7B63     		str	r3, [r7, #52]
 187:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 199              		.loc 1 187 30
 200 0064 0123     		movs	r3, #1
 201 0066 BB63     		str	r3, [r7, #56]
 188:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 202              		.loc 1 188 32
 203 0068 0123     		movs	r3, #1
 204 006a FB63     		str	r3, [r7, #60]
 189:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 205              		.loc 1 189 34
 206 006c 0223     		movs	r3, #2
 207 006e BB64     		str	r3, [r7, #72]
 190:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 208              		.loc 1 190 35
 209 0070 0223     		movs	r3, #2
 210 0072 FB64     		str	r3, [r7, #76]
 191:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 2;
 211              		.loc 1 191 30
 212 0074 0223     		movs	r3, #2
 213 0076 3B65     		str	r3, [r7, #80]
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 8


 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 214              		.loc 1 192 30
 215 0078 2823     		movs	r3, #40
 216 007a 7B65     		str	r3, [r7, #84]
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 1;
 217              		.loc 1 193 30
 218 007c 0123     		movs	r3, #1
 219 007e BB65     		str	r3, [r7, #88]
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 220              		.loc 1 194 30
 221 0080 0423     		movs	r3, #4
 222 0082 FB65     		str	r3, [r7, #92]
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 223              		.loc 1 195 30
 224 0084 0223     		movs	r3, #2
 225 0086 3B66     		str	r3, [r7, #96]
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 226              		.loc 1 196 32
 227 0088 0C23     		movs	r3, #12
 228 008a 7B66     		str	r3, [r7, #100]
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 229              		.loc 1 197 35
 230 008c 0023     		movs	r3, #0
 231 008e BB66     		str	r3, [r7, #104]
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 232              		.loc 1 198 34
 233 0090 0023     		movs	r3, #0
 234 0092 FB66     		str	r3, [r7, #108]
 199:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 235              		.loc 1 199 7
 236 0094 07F12403 		add	r3, r7, #36
 237 0098 1846     		mov	r0, r3
 238 009a FFF7FEFF 		bl	HAL_RCC_OscConfig
 239 009e 0346     		mov	r3, r0
 240              		.loc 1 199 6 discriminator 1
 241 00a0 002B     		cmp	r3, #0
 242 00a2 01D0     		beq	.L7
 200:Core/Src/main.c ****   {
 201:Core/Src/main.c ****     Error_Handler();
 243              		.loc 1 201 5
 244 00a4 FFF7FEFF 		bl	Error_Handler
 245              	.L7:
 202:Core/Src/main.c ****   }
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 205:Core/Src/main.c ****   */
 206:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 246              		.loc 1 206 31
 247 00a8 3F23     		movs	r3, #63
 248 00aa 7B60     		str	r3, [r7, #4]
 207:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 208:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 209:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 249              		.loc 1 209 34
 250 00ac 0323     		movs	r3, #3
 251 00ae BB60     		str	r3, [r7, #8]
 210:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 9


 252              		.loc 1 210 35
 253 00b0 0023     		movs	r3, #0
 254 00b2 FB60     		str	r3, [r7, #12]
 211:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 255              		.loc 1 211 35
 256 00b4 0823     		movs	r3, #8
 257 00b6 3B61     		str	r3, [r7, #16]
 212:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 258              		.loc 1 212 36
 259 00b8 4023     		movs	r3, #64
 260 00ba 7B61     		str	r3, [r7, #20]
 213:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 261              		.loc 1 213 36
 262 00bc 4023     		movs	r3, #64
 263 00be BB61     		str	r3, [r7, #24]
 214:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 264              		.loc 1 214 36
 265 00c0 4FF48063 		mov	r3, #1024
 266 00c4 FB61     		str	r3, [r7, #28]
 215:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 267              		.loc 1 215 36
 268 00c6 4023     		movs	r3, #64
 269 00c8 3B62     		str	r3, [r7, #32]
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 270              		.loc 1 217 7
 271 00ca 3B1D     		adds	r3, r7, #4
 272 00cc 0321     		movs	r1, #3
 273 00ce 1846     		mov	r0, r3
 274 00d0 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 275 00d4 0346     		mov	r3, r0
 276              		.loc 1 217 6 discriminator 1
 277 00d6 002B     		cmp	r3, #0
 278 00d8 01D0     		beq	.L8
 218:Core/Src/main.c ****   {
 219:Core/Src/main.c ****     Error_Handler();
 279              		.loc 1 219 5
 280 00da FFF7FEFF 		bl	Error_Handler
 281              	.L8:
 220:Core/Src/main.c ****   }
 221:Core/Src/main.c ****   HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 282              		.loc 1 221 3
 283 00de 4FF48022 		mov	r2, #262144
 284 00e2 0021     		movs	r1, #0
 285 00e4 0020     		movs	r0, #0
 286 00e6 FFF7FEFF 		bl	HAL_RCC_MCOConfig
 222:Core/Src/main.c ****   HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_SYSCLK, RCC_MCODIV_1);
 287              		.loc 1 222 3
 288 00ea 4FF48022 		mov	r2, #262144
 289 00ee 0021     		movs	r1, #0
 290 00f0 0120     		movs	r0, #1
 291 00f2 FFF7FEFF 		bl	HAL_RCC_MCOConfig
 223:Core/Src/main.c **** }
 292              		.loc 1 223 1
 293 00f6 00BF     		nop
 294 00f8 7037     		adds	r7, r7, #112
 295              	.LCFI5:
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 10


 296              		.cfi_def_cfa_offset 8
 297 00fa BD46     		mov	sp, r7
 298              	.LCFI6:
 299              		.cfi_def_cfa_register 13
 300              		@ sp needed
 301 00fc 80BD     		pop	{r7, pc}
 302              	.L10:
 303 00fe 00BF     		.align	2
 304              	.L9:
 305 0100 00480258 		.word	1476544512
 306              		.cfi_endproc
 307              	.LFE153:
 309              		.section	.text.MPU_Config,"ax",%progbits
 310              		.align	1
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 315              	MPU_Config:
 316              	.LFB154:
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** /* USER CODE END 4 */
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****  /* MPU Configuration */
 230:Core/Src/main.c **** 
 231:Core/Src/main.c **** void MPU_Config(void)
 232:Core/Src/main.c **** {
 317              		.loc 1 232 1
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 16
 320              		@ frame_needed = 1, uses_anonymous_args = 0
 321 0000 80B5     		push	{r7, lr}
 322              	.LCFI7:
 323              		.cfi_def_cfa_offset 8
 324              		.cfi_offset 7, -8
 325              		.cfi_offset 14, -4
 326 0002 84B0     		sub	sp, sp, #16
 327              	.LCFI8:
 328              		.cfi_def_cfa_offset 24
 329 0004 00AF     		add	r7, sp, #0
 330              	.LCFI9:
 331              		.cfi_def_cfa_register 7
 233:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
 332              		.loc 1 233 26
 333 0006 3B46     		mov	r3, r7
 334 0008 0022     		movs	r2, #0
 335 000a 1A60     		str	r2, [r3]
 336 000c 5A60     		str	r2, [r3, #4]
 337 000e 9A60     		str	r2, [r3, #8]
 338 0010 DA60     		str	r2, [r3, #12]
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /* Disables the MPU */
 236:Core/Src/main.c ****   HAL_MPU_Disable();
 339              		.loc 1 236 3
 340 0012 FFF7FEFF 		bl	HAL_MPU_Disable
 237:Core/Src/main.c **** 
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 11


 238:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 239:Core/Src/main.c ****   */
 240:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 341              		.loc 1 240 25
 342 0016 0123     		movs	r3, #1
 343 0018 3B70     		strb	r3, [r7]
 241:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 344              		.loc 1 241 25
 345 001a 0023     		movs	r3, #0
 346 001c 7B70     		strb	r3, [r7, #1]
 242:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x08000000;
 347              		.loc 1 242 30
 348 001e 4FF00063 		mov	r3, #134217728
 349 0022 7B60     		str	r3, [r7, #4]
 243:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_1MB;
 350              		.loc 1 243 23
 351 0024 1323     		movs	r3, #19
 352 0026 3B72     		strb	r3, [r7, #8]
 244:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x0;
 353              		.loc 1 244 35
 354 0028 0023     		movs	r3, #0
 355 002a 7B72     		strb	r3, [r7, #9]
 245:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 356              		.loc 1 245 31
 357 002c 0123     		movs	r3, #1
 358 002e BB72     		strb	r3, [r7, #10]
 246:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_PRIV_RO;
 359              		.loc 1 246 35
 360 0030 0523     		movs	r3, #5
 361 0032 FB72     		strb	r3, [r7, #11]
 247:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 362              		.loc 1 247 30
 363 0034 0023     		movs	r3, #0
 364 0036 3B73     		strb	r3, [r7, #12]
 248:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 365              		.loc 1 248 30
 366 0038 0023     		movs	r3, #0
 367 003a 7B73     		strb	r3, [r7, #13]
 249:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 368              		.loc 1 249 30
 369 003c 0123     		movs	r3, #1
 370 003e BB73     		strb	r3, [r7, #14]
 250:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 371              		.loc 1 250 31
 372 0040 0023     		movs	r3, #0
 373 0042 FB73     		strb	r3, [r7, #15]
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 374              		.loc 1 252 3
 375 0044 3B46     		mov	r3, r7
 376 0046 1846     		mov	r0, r3
 377 0048 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 255:Core/Src/main.c ****   */
 256:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 378              		.loc 1 256 25
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 12


 379 004c 0123     		movs	r3, #1
 380 004e 7B70     		strb	r3, [r7, #1]
 257:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x20000000;
 381              		.loc 1 257 30
 382 0050 4FF00053 		mov	r3, #536870912
 383 0054 7B60     		str	r3, [r7, #4]
 258:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_128MB;
 384              		.loc 1 258 23
 385 0056 1A23     		movs	r3, #26
 386 0058 3B72     		strb	r3, [r7, #8]
 259:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0xEE;
 387              		.loc 1 259 35
 388 005a EE23     		movs	r3, #238
 389 005c 7B72     		strb	r3, [r7, #9]
 260:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 390              		.loc 1 260 35
 391 005e 0323     		movs	r3, #3
 392 0060 FB72     		strb	r3, [r7, #11]
 261:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 393              		.loc 1 261 30
 394 0062 0023     		movs	r3, #0
 395 0064 BB73     		strb	r3, [r7, #14]
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 396              		.loc 1 263 3
 397 0066 3B46     		mov	r3, r7
 398 0068 1846     		mov	r0, r3
 399 006a FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 266:Core/Src/main.c ****   */
 267:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 400              		.loc 1 267 25
 401 006e 0223     		movs	r3, #2
 402 0070 7B70     		strb	r3, [r7, #1]
 268:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 403              		.loc 1 268 3
 404 0072 3B46     		mov	r3, r7
 405 0074 1846     		mov	r0, r3
 406 0076 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 271:Core/Src/main.c ****   */
 272:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 407              		.loc 1 272 25
 408 007a 0323     		movs	r3, #3
 409 007c 7B70     		strb	r3, [r7, #1]
 273:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 410              		.loc 1 273 3
 411 007e 3B46     		mov	r3, r7
 412 0080 1846     		mov	r0, r3
 413 0082 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 276:Core/Src/main.c ****   */
 277:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER4;
 414              		.loc 1 277 25
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 13


 415 0086 0423     		movs	r3, #4
 416 0088 7B70     		strb	r3, [r7, #1]
 278:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
 417              		.loc 1 278 3
 418 008a 3B46     		mov	r3, r7
 419 008c 1846     		mov	r0, r3
 420 008e FFF7FEFF 		bl	HAL_MPU_ConfigRegion
 279:Core/Src/main.c ****   /* Enables the MPU */
 280:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 421              		.loc 1 280 3
 422 0092 0420     		movs	r0, #4
 423 0094 FFF7FEFF 		bl	HAL_MPU_Enable
 281:Core/Src/main.c **** 
 282:Core/Src/main.c **** }
 424              		.loc 1 282 1
 425 0098 00BF     		nop
 426 009a 1037     		adds	r7, r7, #16
 427              	.LCFI10:
 428              		.cfi_def_cfa_offset 8
 429 009c BD46     		mov	sp, r7
 430              	.LCFI11:
 431              		.cfi_def_cfa_register 13
 432              		@ sp needed
 433 009e 80BD     		pop	{r7, pc}
 434              		.cfi_endproc
 435              	.LFE154:
 437              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 438              		.align	1
 439              		.global	HAL_TIM_PeriodElapsedCallback
 440              		.syntax unified
 441              		.thumb
 442              		.thumb_func
 444              	HAL_TIM_PeriodElapsedCallback:
 445              	.LFB155:
 283:Core/Src/main.c **** 
 284:Core/Src/main.c **** /**
 285:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 286:Core/Src/main.c ****   * @note   This function is called  when TIM23 interrupt took place, inside
 287:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 288:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 289:Core/Src/main.c ****   * @param  htim : TIM handle
 290:Core/Src/main.c ****   * @retval None
 291:Core/Src/main.c ****   */
 292:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 293:Core/Src/main.c **** {
 446              		.loc 1 293 1
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 8
 449              		@ frame_needed = 1, uses_anonymous_args = 0
 450 0000 80B5     		push	{r7, lr}
 451              	.LCFI12:
 452              		.cfi_def_cfa_offset 8
 453              		.cfi_offset 7, -8
 454              		.cfi_offset 14, -4
 455 0002 82B0     		sub	sp, sp, #8
 456              	.LCFI13:
 457              		.cfi_def_cfa_offset 16
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 14


 458 0004 00AF     		add	r7, sp, #0
 459              	.LCFI14:
 460              		.cfi_def_cfa_register 7
 461 0006 7860     		str	r0, [r7, #4]
 294:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 297:Core/Src/main.c ****   if (htim->Instance == TIM23)
 462              		.loc 1 297 11
 463 0008 7B68     		ldr	r3, [r7, #4]
 464 000a 1B68     		ldr	r3, [r3]
 465              		.loc 1 297 6
 466 000c 0E4A     		ldr	r2, .L17
 467 000e 9342     		cmp	r3, r2
 468 0010 02D1     		bne	.L13
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****     HAL_IncTick();
 469              		.loc 1 299 5
 470 0012 FFF7FEFF 		bl	HAL_IncTick
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 302:Core/Src/main.c ****   else if (htim->Instance == TIM13) // 1000HZ
 303:Core/Src/main.c ****   {
 304:Core/Src/main.c ****     static uint8_t i;
 305:Core/Src/main.c ****     IMU_updata();
 306:Core/Src/main.c ****     if (i >= 5)
 307:Core/Src/main.c ****     { // 降频�???200hz
 308:Core/Src/main.c ****    
 309:Core/Src/main.c ****       i = 0;
 310:Core/Src/main.c ****     }
 311:Core/Src/main.c ****     i++;
 312:Core/Src/main.c ****   }
 313:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 314:Core/Src/main.c **** }
 471              		.loc 1 314 1
 472 0016 13E0     		b	.L16
 473              	.L13:
 302:Core/Src/main.c ****   {
 474              		.loc 1 302 16
 475 0018 7B68     		ldr	r3, [r7, #4]
 476 001a 1B68     		ldr	r3, [r3]
 302:Core/Src/main.c ****   {
 477              		.loc 1 302 11
 478 001c 0B4A     		ldr	r2, .L17+4
 479 001e 9342     		cmp	r3, r2
 480 0020 0ED1     		bne	.L16
 481              	.LBB5:
 305:Core/Src/main.c ****     if (i >= 5)
 482              		.loc 1 305 5
 483 0022 FFF7FEFF 		bl	IMU_updata
 306:Core/Src/main.c ****     { // 降频�???200hz
 484              		.loc 1 306 11
 485 0026 0A4B     		ldr	r3, .L17+8
 486 0028 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 306:Core/Src/main.c ****     { // 降频�???200hz
 487              		.loc 1 306 8
 488 002a 042B     		cmp	r3, #4
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 15


 489 002c 02D9     		bls	.L15
 309:Core/Src/main.c ****     }
 490              		.loc 1 309 9
 491 002e 084B     		ldr	r3, .L17+8
 492 0030 0022     		movs	r2, #0
 493 0032 1A70     		strb	r2, [r3]
 494              	.L15:
 311:Core/Src/main.c ****   }
 495              		.loc 1 311 6
 496 0034 064B     		ldr	r3, .L17+8
 497 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 498 0038 0133     		adds	r3, r3, #1
 499 003a DAB2     		uxtb	r2, r3
 500 003c 044B     		ldr	r3, .L17+8
 501 003e 1A70     		strb	r2, [r3]
 502              	.L16:
 503              	.LBE5:
 504              		.loc 1 314 1
 505 0040 00BF     		nop
 506 0042 0837     		adds	r7, r7, #8
 507              	.LCFI15:
 508              		.cfi_def_cfa_offset 8
 509 0044 BD46     		mov	sp, r7
 510              	.LCFI16:
 511              		.cfi_def_cfa_register 13
 512              		@ sp needed
 513 0046 80BD     		pop	{r7, pc}
 514              	.L18:
 515              		.align	2
 516              	.L17:
 517 0048 00E00040 		.word	1073799168
 518 004c 001C0040 		.word	1073748992
 519 0050 00000000 		.word	i.0
 520              		.cfi_endproc
 521              	.LFE155:
 523              		.section	.text.Error_Handler,"ax",%progbits
 524              		.align	1
 525              		.global	Error_Handler
 526              		.syntax unified
 527              		.thumb
 528              		.thumb_func
 530              	Error_Handler:
 531              	.LFB156:
 315:Core/Src/main.c **** 
 316:Core/Src/main.c **** /**
 317:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 318:Core/Src/main.c ****   * @retval None
 319:Core/Src/main.c ****   */
 320:Core/Src/main.c **** void Error_Handler(void)
 321:Core/Src/main.c **** {
 532              		.loc 1 321 1
 533              		.cfi_startproc
 534              		@ args = 0, pretend = 0, frame = 0
 535              		@ frame_needed = 1, uses_anonymous_args = 0
 536              		@ link register save eliminated.
 537 0000 80B4     		push	{r7}
 538              	.LCFI17:
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 16


 539              		.cfi_def_cfa_offset 4
 540              		.cfi_offset 7, -4
 541 0002 00AF     		add	r7, sp, #0
 542              	.LCFI18:
 543              		.cfi_def_cfa_register 7
 544              	.LBB6:
 545              	.LBB7:
 546              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 17


  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 18


 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 19


 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 547              		.loc 2 209 3
 548              		.syntax unified
 549              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 550 0004 72B6     		cpsid i
 551              	@ 0 "" 2
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 552              		.loc 2 210 1
 553              		.thumb
 554              		.syntax unified
 555 0006 00BF     		nop
 556              	.L20:
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 20


 557              	.LBE7:
 558              	.LBE6:
 322:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 323:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 324:Core/Src/main.c ****   __disable_irq();
 325:Core/Src/main.c ****   while (1)
 559              		.loc 1 325 9
 560 0008 00BF     		nop
 561 000a FDE7     		b	.L20
 562              		.cfi_endproc
 563              	.LFE156:
 565              		.section	.bss.i.0,"aw",%nobits
 568              	i.0:
 569 0000 00       		.space	1
 570              		.text
 571              	.Letext0:
 572              		.file 3 "C:/Users/Godwin/13.2 Rel1/arm-none-eabi/include/machine/_default_types.h"
 573              		.file 4 "C:/Users/Godwin/13.2 Rel1/arm-none-eabi/include/sys/_stdint.h"
 574              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 575              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 576              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 577              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 578              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 579              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_iwdg.h"
 580              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 581              		.file 12 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 582              		.file 13 "Core/Inc/iwdg.h"
 583              		.file 14 "User/Hardware/IMU_updata.h"
 584              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 585              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 586              		.file 17 "User/BSP/CAN_receive_send.h"
 587              		.file 18 "User/BSP/UART_data_txrx.h"
 588              		.file 19 "Core/Inc/tim.h"
 589              		.file 20 "Core/Inc/usart.h"
 590              		.file 21 "Core/Inc/fdcan.h"
 591              		.file 22 "Core/Inc/spi.h"
 592              		.file 23 "Core/Inc/dma.h"
 593              		.file 24 "Core/Inc/gpio.h"
 594              		.file 25 "User/Software/music.h"
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:23     .bss.ITsta:00000000 ITsta
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:24     .bss.ITsta:00000000 $d
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:26     .text.main:00000000 $t
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:32     .text.main:00000000 main
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:315    .text.MPU_Config:00000000 MPU_Config
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:130    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:119    .text.main:0000008c $d
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:124    .text.SystemClock_Config:00000000 $t
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:530    .text.Error_Handler:00000000 Error_Handler
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:305    .text.SystemClock_Config:00000100 $d
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:310    .text.MPU_Config:00000000 $t
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:438    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:444    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:517    .text.HAL_TIM_PeriodElapsedCallback:00000048 $d
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:568    .bss.i.0:00000000 i.0
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:524    .text.Error_Handler:00000000 $t
C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s:569    .bss.i.0:00000000 $d

UNDEFINED SYMBOLS
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_FDCAN1_Init
MX_FDCAN2_Init
MX_SPI2_Init
MX_TIM3_Init
MX_TIM13_Init
MX_TIM14_Init
MX_SPI6_Init
MX_UART5_Init
MX_UART7_Init
MX_USART10_UART_Init
MX_FDCAN3_Init
MX_IWDG1_Init
MX_USART3_UART_Init
MX_USART1_UART_Init
MX_TIM12_Init
MX_TIM1_Init
HAL_IWDG_Refresh
uart_init
can_init
IMU_init
Music_init
Arm_Init
remote_control_init
osKernelInitialize
MX_FREERTOS_Init
osKernelStart
hiwdg1
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_MCOConfig
HAL_MPU_Disable
ARM GAS  C:\Users\Godwin\AppData\Local\Temp\ccre9iCh.s 			page 22


HAL_MPU_ConfigRegion
HAL_MPU_Enable
HAL_IncTick
IMU_updata
