!Device
part_number: CC26x0
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: AON_BATMON
  description: 'Always On (AON) Battery And Temperature MONitor (BATMON) residing
    in the AON domain  Note: This module only supports 32 bit Read/Write access from
    MCU.  '
  base_addr: 0x40095000
  size: 0x400
  registers:
  - !Register
    name: CTL
    addr: 0x0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CALC_EN
      bit_offset: 1
      bit_width: 1
      description: CALC_EN
    - !Field
      name: MEAS_EN
      bit_offset: 0
      bit_width: 1
      description: MEAS_EN
  - !Register
    name: MEASCFG
    addr: 0x4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PER
      bit_offset: 0
      bit_width: 2
      description: PER
  - !Register
    name: TEMPP0
    addr: 0xc
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFG
      bit_offset: 0
      bit_width: 8
      description: CFG
  - !Register
    name: TEMPP1
    addr: 0x10
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFG
      bit_offset: 0
      bit_width: 6
      description: CFG
  - !Register
    name: TEMPP2
    addr: 0x14
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFG
      bit_offset: 0
      bit_width: 5
      description: CFG
  - !Register
    name: BATMONP0
    addr: 0x18
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFG
      bit_offset: 0
      bit_width: 6
      description: CFG
  - !Register
    name: BATMONP1
    addr: 0x1c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFG
      bit_offset: 0
      bit_width: 6
      description: CFG
  - !Register
    name: IOSTRP0
    addr: 0x20
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x28
    fields:
    - !Field
      name: CFG2
      bit_offset: 4
      bit_width: 2
      description: CFG2
    - !Field
      name: CFG1
      bit_offset: 0
      bit_width: 4
      description: CFG1
  - !Register
    name: FLASHPUMPP0
    addr: 0x24
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FALLB
      bit_offset: 8
      bit_width: 1
      description: FALLB
    - !Field
      name: HIGHLIM
      bit_offset: 6
      bit_width: 2
      description: HIGHLIM
    - !Field
      name: LOWLIM
      bit_offset: 5
      bit_width: 1
      description: LOWLIM
    - !Field
      name: OVR
      bit_offset: 4
      bit_width: 1
      description: OVR
    - !Field
      name: CFG
      bit_offset: 0
      bit_width: 4
      description: CFG
  - !Register
    name: BAT
    addr: 0x28
    size_bits: 32
    description: 'Last Measured Battery Voltage


      This register may be read while BATUPD.STAT = 1


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INT
      bit_offset: 8
      bit_width: 3
      description: INT
    - !Field
      name: FRAC
      bit_offset: 0
      bit_width: 8
      description: FRAC
  - !Register
    name: BATUPD
    addr: 0x2c
    size_bits: 32
    description: 'Battery Update


      Indicates BAT Updates


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: TEMP
    addr: 0x30
    size_bits: 32
    description: 'Temperature


      Last Measured Temperature in Degrees Celsius


      This register may be read while TEMPUPD.STAT = 1.


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: INT
      bit_offset: 8
      bit_width: 9
      description: INT
  - !Register
    name: TEMPUPD
    addr: 0x34
    size_bits: 32
    description: 'Temperature Update


      Indicates TEMP Updates


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
- !Module
  name: AON_EVENT
  description: 'This module configures the event fabric located in the AON domain.


    Note: This module is only supporting 32 bit ReadWrite access from MCU


    '
  base_addr: 0x40093000
  size: 0x400
  registers:
  - !Register
    name: MCUWUSEL
    addr: 0x0
    size_bits: 32
    description: 'Wake-up Selector For MCU


      This register contains pointers to 4 events which are routed to AON_WUC as wakeup
      sources for MCU. AON_WUC will start a wakeup sequence for the MCU domain when
      either of the 4 selected events are asserted. A wakeup sequence will guarantee
      that the MCU power switches are turned on, LDO resources are available and SCLK_HF
      is available and selected as clock source for MCU.


      Note: It is recommended ( or required when AON_WUC:MCUCLK.PWR_DWN_SRC=NONE)
      to also setup a wakeup event here before MCU is requesting powerdown. ( PRCM
      requests uLDO, see conditions in PRCM:VDCTL.ULDO ) as it will speed up the wakeup
      procedure.


      '
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f3f3f3f
    fields:
    - !Field
      name: WU3_EV
      bit_offset: 24
      bit_width: 6
      description: WU3_EV
    - !Field
      name: WU2_EV
      bit_offset: 16
      bit_width: 6
      description: WU2_EV
    - !Field
      name: WU1_EV
      bit_offset: 8
      bit_width: 6
      description: WU1_EV
    - !Field
      name: WU0_EV
      bit_offset: 0
      bit_width: 6
      description: WU0_EV
  - !Register
    name: AUXWUSEL
    addr: 0x4
    size_bits: 32
    description: 'Wake-up Selector For AUX


      This register contains pointers to 3 events which are routed to AON_WUC as wakeup
      sources for AUX. AON_WUC will start a wakeup sequence for the AUX domain when
      either of the 3 selected events are asserted. A wakeup sequence will guarantee
      that the AUX power switches are turned on, LDO resources are available and SCLK_HF
      is available and selected as clock source for AUX.


      Note: It is recommended ( or required when AON_WUC:AUXCLK.PWR_DWN_SRC=NONE)
      to also setup a wakeup event here before AUX is requesting powerdown. ( AUX_WUC:PWRDWNREQ.REQ
      is asserted] ) as it will speed up the wakeup procedure.


      '
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f3f3f
    fields:
    - !Field
      name: WU2_EV
      bit_offset: 16
      bit_width: 6
      description: WU2_EV
    - !Field
      name: WU1_EV
      bit_offset: 8
      bit_width: 6
      description: WU1_EV
    - !Field
      name: WU0_EV
      bit_offset: 0
      bit_width: 6
      description: WU0_EV
  - !Register
    name: EVTOMCUSEL
    addr: 0x8
    size_bits: 32
    description: "Event Selector For MCU Event Fabric \n\nThis register contains pointers\
      \ for 3 AON events that are routed to the MCU Event Fabric EVENT\n"
    read_allowed: true
    write_allowed: true
    reset_value: 0x2b2b2b
    fields:
    - !Field
      name: AON_PROG2_EV
      bit_offset: 16
      bit_width: 6
      description: AON_PROG2_EV
    - !Field
      name: AON_PROG1_EV
      bit_offset: 8
      bit_width: 6
      description: AON_PROG1_EV
    - !Field
      name: AON_PROG0_EV
      bit_offset: 0
      bit_width: 6
      description: AON_PROG0_EV
  - !Register
    name: RTCSEL
    addr: 0xc
    size_bits: 32
    description: 'RTC Capture Event Selector For AON_RTC


      This register contains a pointer to select an AON event for RTC capture. Please
      refer to AON_RTC:CH1CAPT

      '
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f
    fields:
    - !Field
      name: RTC_CH1_CAPT_EV
      bit_offset: 0
      bit_width: 6
      description: RTC_CH1_CAPT_EV
- !Module
  name: AON_IOC
  description: 'Always On (AON) IO Controller  - controls IO operation when the MCU
    IO Controller (IOC) is powered off and resides in the AON domain.  Note: This
    module only supports 32 bit Read/Write access from MCU.  '
  base_addr: 0x40094000
  size: 0x400
  registers:
  - !Register
    name: IOSTRMIN
    addr: 0x0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: GRAY_CODE
      bit_offset: 0
      bit_width: 3
      description: GRAY_CODE
  - !Register
    name: IOSTRMED
    addr: 0x4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x6
    fields:
    - !Field
      name: GRAY_CODE
      bit_offset: 0
      bit_width: 3
      description: GRAY_CODE
  - !Register
    name: IOSTRMAX
    addr: 0x8
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: GRAY_CODE
      bit_offset: 0
      bit_width: 3
      description: GRAY_CODE
  - !Register
    name: IOCLATCH
    addr: 0xc
    size_bits: 32
    description: 'IO Latch Control


      Controls transparency of all latches holding I/O or configuration state from
      the MCU IOC'
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
  - !Register
    name: CLK32KCTL
    addr: 0x10
    size_bits: 32
    description: 'SCLK_LF External Output Control


      '
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: OE_N
      bit_offset: 0
      bit_width: 1
      description: OE_N
- !Module
  name: AON_RTC
  description: "This component control the Real Time Clock residing in AON\n\nNote:\
    \ This module is only supporting 32 bit ReadWrite access. \n"
  base_addr: 0x40092000
  size: 0x400
  registers:
  - !Register
    name: CTL
    addr: 0x0
    size_bits: 32
    description: 'Control


      This register contains various  bitfields for configuration of RTC'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMB_EV_MASK
      bit_offset: 16
      bit_width: 3
      description: COMB_EV_MASK
    - !Field
      name: EV_DELAY
      bit_offset: 8
      bit_width: 4
      description: EV_DELAY
    - !Field
      name: RESET
      bit_offset: 7
      bit_width: 1
      description: RESET
    - !Field
      name: RTC_4KHZ_EN
      bit_offset: 2
      bit_width: 1
      description: RTC_4KHZ_EN
    - !Field
      name: RTC_UPD_EN
      bit_offset: 1
      bit_width: 1
      description: RTC_UPD_EN
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
  - !Register
    name: EVFLAGS
    addr: 0x4
    size_bits: 32
    description: 'Event Flags, RTC Status


      This register contains event flags from the 3 RTC channels. Each flag will be
      cleared when writing a ''1'' to the corresponding bitfield.


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH2
      bit_offset: 16
      bit_width: 1
      description: CH2
    - !Field
      name: CH1
      bit_offset: 8
      bit_width: 1
      description: CH1
    - !Field
      name: CH0
      bit_offset: 0
      bit_width: 1
      description: CH0
  - !Register
    name: SEC
    addr: 0x8
    size_bits: 32
    description: Second Counter Value, Integer Part
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 32
      description: VALUE
  - !Register
    name: SUBSEC
    addr: 0xc
    size_bits: 32
    description: Second Counter Value, Fractional Part
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 32
      description: VALUE
  - !Register
    name: SUBSECINC
    addr: 0x10
    size_bits: 32
    description: 'Subseconds Increment

      Value added to SUBSEC.VALUE on every SCLK_LFclock cycle.'
    read_allowed: true
    write_allowed: false
    reset_value: 0x800000
    fields:
    - !Field
      name: VALUEINC
      bit_offset: 0
      bit_width: 24
      description: VALUEINC
  - !Register
    name: CHCTL
    addr: 0x14
    size_bits: 32
    description: 'Channel Configuration

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH2_CONT_EN
      bit_offset: 18
      bit_width: 1
      description: CH2_CONT_EN
    - !Field
      name: CH2_EN
      bit_offset: 16
      bit_width: 1
      description: CH2_EN
    - !Field
      name: CH1_CAPT_EN
      bit_offset: 9
      bit_width: 1
      description: CH1_CAPT_EN
    - !Field
      name: CH1_EN
      bit_offset: 8
      bit_width: 1
      description: CH1_EN
    - !Field
      name: CH0_EN
      bit_offset: 0
      bit_width: 1
      description: CH0_EN
  - !Register
    name: CH0CMP
    addr: 0x18
    size_bits: 32
    description: 'Channel 0 Compare Value

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 32
      description: VALUE
  - !Register
    name: CH1CMP
    addr: 0x1c
    size_bits: 32
    description: 'Channel 1 Compare Value

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 32
      description: VALUE
  - !Register
    name: CH2CMP
    addr: 0x20
    size_bits: 32
    description: 'Channel 2 Compare Value

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 32
      description: VALUE
  - !Register
    name: CH2CMPINC
    addr: 0x24
    size_bits: 32
    description: 'Channel 2 Compare Value Auto-increment


      This register is primarily used to generate periodical wake-up for the AUX_SCE
      module, through the [AUX_EVCTL.EVSTAT0.AON_RTC] event.

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 32
      description: VALUE
  - !Register
    name: CH1CAPT
    addr: 0x28
    size_bits: 32
    description: 'Channel 1 Capture Value


      If CHCTL.CH1_EN = 1and CHCTL.CH1_CAPT_EN = 1, capture occurs on each rising
      edge of the event selected in AON_EVENT:RTCSEL.

      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SEC
      bit_offset: 16
      bit_width: 16
      description: SEC
    - !Field
      name: SUBSEC
      bit_offset: 0
      bit_width: 16
      description: SUBSEC
  - !Register
    name: SYNC
    addr: 0x2c
    size_bits: 32
    description: 'AON Synchronization


      This register is used for synchronizing between MCU and entire AON domain. '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WBUSY
      bit_offset: 0
      bit_width: 1
      description: WBUSY
- !Module
  name: AON_SYSCTL
  description: 'This component controls AON_SYSCTL, which is the device''s system
    controller.


    Note: This module is only supporting 32 bit ReadWrite access from MCU

    '
  base_addr: 0x40090000
  size: 0x400
  registers:
  - !Register
    name: PWRCTL
    addr: 0x0
    size_bits: 32
    description: "Power Management\n\nThis register controls bitfields for setting\
      \ low level power management features such as selection of  regulator for VDDR\
      \ supply and control of IO ring where certain segments can be enabled / disabled.\n\
      \ "
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCDC_ACTIVE
      bit_offset: 2
      bit_width: 1
      description: DCDC_ACTIVE
    - !Field
      name: EXT_REG_MODE
      bit_offset: 1
      bit_width: 1
      description: EXT_REG_MODE
    - !Field
      name: DCDC_EN
      bit_offset: 0
      bit_width: 1
      description: DCDC_EN
  - !Register
    name: RESETCTL
    addr: 0x4
    size_bits: 32
    description: "Reset Management\n\nThis register contains bitfields releated to\
      \ system reset such as reset source and reset request  and control of brown\
      \ out resets.  \n"
    read_allowed: true
    write_allowed: true
    reset_value: 0xe0
    fields:
    - !Field
      name: SYSRESET
      bit_offset: 31
      bit_width: 1
      description: SYSRESET
    - !Field
      name: BOOT_DET_1_CLR
      bit_offset: 25
      bit_width: 1
      description: BOOT_DET_1_CLR
    - !Field
      name: BOOT_DET_0_CLR
      bit_offset: 24
      bit_width: 1
      description: BOOT_DET_0_CLR
    - !Field
      name: BOOT_DET_1_SET
      bit_offset: 17
      bit_width: 1
      description: BOOT_DET_1_SET
    - !Field
      name: BOOT_DET_0_SET
      bit_offset: 16
      bit_width: 1
      description: BOOT_DET_0_SET
    - !Field
      name: WU_FROM_SD
      bit_offset: 15
      bit_width: 1
      description: WU_FROM_SD
    - !Field
      name: GPIO_WU_FROM_SD
      bit_offset: 14
      bit_width: 1
      description: GPIO_WU_FROM_SD
    - !Field
      name: BOOT_DET_1
      bit_offset: 13
      bit_width: 1
      description: BOOT_DET_1
    - !Field
      name: BOOT_DET_0
      bit_offset: 12
      bit_width: 1
      description: BOOT_DET_0
    - !Field
      name: VDDS_LOSS_EN_OVR
      bit_offset: 11
      bit_width: 1
      description: VDDS_LOSS_EN_OVR
    - !Field
      name: VDDR_LOSS_EN_OVR
      bit_offset: 10
      bit_width: 1
      description: VDDR_LOSS_EN_OVR
    - !Field
      name: VDD_LOSS_EN_OVR
      bit_offset: 9
      bit_width: 1
      description: VDD_LOSS_EN_OVR
    - !Field
      name: VDDS_LOSS_EN
      bit_offset: 7
      bit_width: 1
      description: VDDS_LOSS_EN
    - !Field
      name: VDDR_LOSS_EN
      bit_offset: 6
      bit_width: 1
      description: VDDR_LOSS_EN
    - !Field
      name: VDD_LOSS_EN
      bit_offset: 5
      bit_width: 1
      description: VDD_LOSS_EN
    - !Field
      name: CLK_LOSS_EN
      bit_offset: 4
      bit_width: 1
      description: CLK_LOSS_EN
    - !Field
      name: RESET_SRC
      bit_offset: 1
      bit_width: 3
      description: RESET_SRC
  - !Register
    name: SLEEPCTL
    addr: 0x8
    size_bits: 32
    description: 'Sleep Mode


      This register is used to unfreeze the IO pad ring after waking up from SHUTDOWN

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IO_PAD_SLEEP_DIS
      bit_offset: 0
      bit_width: 1
      description: IO_PAD_SLEEP_DIS
- !Module
  name: AON_WUC
  description: 'This component control the Wakeup controller residing in the AON domain.


    Note: This module is only supporting 32 bit ReadWrite access from MCU


    '
  base_addr: 0x40091000
  size: 0x1000
  registers:
  - !Register
    name: MCUCLK
    addr: 0x0
    size_bits: 32
    description: 'MCU Clock Management


      This register contains bitfields related to the MCU clock.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RCOSC_HF_CAL_DONE
      bit_offset: 2
      bit_width: 1
      description: RCOSC_HF_CAL_DONE
    - !Field
      name: PWR_DWN_SRC
      bit_offset: 0
      bit_width: 2
      description: PWR_DWN_SRC
  - !Register
    name: AUXCLK
    addr: 0x4
    size_bits: 32
    description: 'AUX Clock Management


      This register contains bitfields that are relevant for setting up the clock
      to the AUX domain.'
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PWR_DWN_SRC
      bit_offset: 11
      bit_width: 2
      description: PWR_DWN_SRC
    - !Field
      name: SCLK_HF_DIV
      bit_offset: 8
      bit_width: 3
      description: SCLK_HF_DIV
    - !Field
      name: SRC
      bit_offset: 0
      bit_width: 3
      description: SRC
  - !Register
    name: MCUCFG
    addr: 0x8
    size_bits: 32
    description: 'MCU Configuration


      This register contains power management related bitfields for the MCU domain.'
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: VIRT_OFF
      bit_offset: 17
      bit_width: 1
      description: VIRT_OFF
    - !Field
      name: FIXED_WU_EN
      bit_offset: 16
      bit_width: 1
      description: FIXED_WU_EN
    - !Field
      name: SRAM_RET_EN
      bit_offset: 0
      bit_width: 4
      description: SRAM_RET_EN
  - !Register
    name: AUXCFG
    addr: 0xc
    size_bits: 32
    description: 'AUX Configuration


      This register contains power management related signals for the AUX domain.'
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RAM_RET_EN
      bit_offset: 0
      bit_width: 1
      description: RAM_RET_EN
  - !Register
    name: AUXCTL
    addr: 0x10
    size_bits: 32
    description: 'AUX Control


      This register contains events and control signals for the AUX domain.

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESET_REQ
      bit_offset: 31
      bit_width: 1
      description: RESET_REQ
    - !Field
      name: SCE_RUN_EN
      bit_offset: 2
      bit_width: 1
      description: SCE_RUN_EN
    - !Field
      name: SWEV
      bit_offset: 1
      bit_width: 1
      description: SWEV
    - !Field
      name: AUX_FORCE_ON
      bit_offset: 0
      bit_width: 1
      description: AUX_FORCE_ON
  - !Register
    name: PWRSTAT
    addr: 0x14
    size_bits: 32
    description: "Power Status\n\nThis register is used to monitor various power management\
      \ related signals in AON.  Most signals are for test, calibration and debug\
      \ purpose only, and others can be used to detect that AUX or JTAG domains are\
      \ powered up. \n"
    read_allowed: true
    write_allowed: true
    reset_value: 0xe00000000
    fields:
    - !Field
      name: AUX_PWR_DWN
      bit_offset: 9
      bit_width: 1
      description: AUX_PWR_DWN
    - !Field
      name: JTAG_PD_ON
      bit_offset: 6
      bit_width: 1
      description: JTAG_PD_ON
    - !Field
      name: AUX_PD_ON
      bit_offset: 5
      bit_width: 1
      description: AUX_PD_ON
    - !Field
      name: MCU_PD_ON
      bit_offset: 4
      bit_width: 1
      description: MCU_PD_ON
    - !Field
      name: AUX_BUS_CONNECTED
      bit_offset: 2
      bit_width: 1
      description: AUX_BUS_CONNECTED
    - !Field
      name: AUX_RESET_DONE
      bit_offset: 1
      bit_width: 1
      description: AUX_RESET_DONE
  - !Register
    name: SHUTDOWN
    addr: 0x18
    size_bits: 32
    description: 'Shutdown Control


      This register contains bitfields required for entering shutdown mode'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
  - !Register
    name: CTL0
    addr: 0x20
    size_bits: 32
    description: 'Control 0


      This register contains various chip level control and debug bitfields.

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PWR_DWN_DIS
      bit_offset: 8
      bit_width: 1
      description: PWR_DWN_DIS
    - !Field
      name: AUX_SRAM_ERASE
      bit_offset: 3
      bit_width: 1
      description: AUX_SRAM_ERASE
    - !Field
      name: MCU_SRAM_ERASE
      bit_offset: 2
      bit_width: 1
      description: MCU_SRAM_ERASE
  - !Register
    name: CTL1
    addr: 0x24
    size_bits: 32
    description: 'Control 1


      This register contains various chip level control and debug bitfields.

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCU_RESET_SRC
      bit_offset: 1
      bit_width: 1
      description: MCU_RESET_SRC
    - !Field
      name: MCU_WARM_RESET
      bit_offset: 0
      bit_width: 1
      description: MCU_WARM_RESET
  - !Register
    name: RECHARGECFG
    addr: 0x30
    size_bits: 32
    description: "Recharge Controller Configuration\n\nThis register sets all relevant\
      \ patameters for controlling the recharge algorithm. \n"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADAPTIVE_EN
      bit_offset: 31
      bit_width: 1
      description: ADAPTIVE_EN
    - !Field
      name: C2
      bit_offset: 20
      bit_width: 4
      description: C2
    - !Field
      name: C1
      bit_offset: 16
      bit_width: 4
      description: C1
    - !Field
      name: MAX_PER_M
      bit_offset: 11
      bit_width: 5
      description: MAX_PER_M
    - !Field
      name: MAX_PER_E
      bit_offset: 8
      bit_width: 3
      description: MAX_PER_E
    - !Field
      name: PER_M
      bit_offset: 3
      bit_width: 5
      description: PER_M
    - !Field
      name: PER_E
      bit_offset: 0
      bit_width: 3
      description: PER_E
  - !Register
    name: RECHARGESTAT
    addr: 0x34
    size_bits: 32
    description: 'Recharge Controller Status


      This register controls various status registers which are updated during recharge.  The
      register is mostly intended for test and debug.

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VDDR_SMPLS
      bit_offset: 16
      bit_width: 4
      description: VDDR_SMPLS
    - !Field
      name: MAX_USED_PER
      bit_offset: 0
      bit_width: 16
      description: MAX_USED_PER
  - !Register
    name: OSCCFG
    addr: 0x38
    size_bits: 32
    description: 'Oscillator Configuration


      This register sets the period for Amplitude compensation requests sent to the
      oscillator control system. The amplitude compensations is only applicable when
      XOSC_HF is running in low power mode. '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PER_M
      bit_offset: 3
      bit_width: 5
      description: PER_M
    - !Field
      name: PER_E
      bit_offset: 0
      bit_width: 3
      description: PER_E
  - !Register
    name: JTAGCFG
    addr: 0x40
    size_bits: 32
    description: 'JTAG Configuration


      This register contains control for configuration of the JTAG domain,- hereunder
      access permissions for each TAP. '
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: JTAG_PD_FORCE_ON
      bit_offset: 8
      bit_width: 1
      description: JTAG_PD_FORCE_ON
  - !Register
    name: JTAGUSERCODE
    addr: 0x44
    size_bits: 32
    description: 'JTAG USERCODE


      Boot code copies the JTAG USERCODE to this register from where it is forwarded
      to the debug subsystem.'
    read_allowed: true
    write_allowed: true
    reset_value: 0xb99a02f
    fields:
    - !Field
      name: USER_CODE
      bit_offset: 0
      bit_width: 32
      description: USER_CODE
- !Module
  name: AUX_ADI4
  description: Configuration registers controlling analog peripherals of AUX. Registers
    Fields should be considered static unless otherwise noted (as dynamic)
  base_addr: 0x400cb000
  size: 0x10
  registers:
  - !Register
    name: MUX0
    addr: 0x0
    size_bits: 8
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPA_IN
      bit_offset: 4
      bit_width: 4
      description: COMPA_IN
    - !Field
      name: COMPA_REF
      bit_offset: 0
      bit_width: 4
      description: COMPA_REF
  - !Register
    name: MUX1
    addr: 0x1
    size_bits: 8
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPA_IN
      bit_offset: 0
      bit_width: 8
      description: COMPA_IN
  - !Register
    name: MUX2
    addr: 0x2
    size_bits: 8
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADCCOMPB_IN
      bit_offset: 3
      bit_width: 5
      description: ADCCOMPB_IN
    - !Field
      name: COMPB_REF
      bit_offset: 0
      bit_width: 3
      description: COMPB_REF
  - !Register
    name: MUX3
    addr: 0x3
    size_bits: 8
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADCCOMPB_IN
      bit_offset: 0
      bit_width: 8
      description: ADCCOMPB_IN
  - !Register
    name: ISRC
    addr: 0x4
    size_bits: 8
    description: 'Current Source


      Strength and trim control for current source'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIM
      bit_offset: 2
      bit_width: 6
      description: TRIM
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
  - !Register
    name: COMP
    addr: 0x5
    size_bits: 8
    description: 'Comparator


      Control COMPA and COMPB comparators'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPA_REF_RES_EN
      bit_offset: 7
      bit_width: 1
      description: COMPA_REF_RES_EN
    - !Field
      name: COMPA_REF_CURR_EN
      bit_offset: 6
      bit_width: 1
      description: COMPA_REF_CURR_EN
    - !Field
      name: COMPB_TRIM
      bit_offset: 3
      bit_width: 3
      description: COMPB_TRIM
    - !Field
      name: COMPB_EN
      bit_offset: 2
      bit_width: 1
      description: COMPB_EN
    - !Field
      name: COMPA_EN
      bit_offset: 0
      bit_width: 1
      description: COMPA_EN
  - !Register
    name: MUX4
    addr: 0x7
    size_bits: 8
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPA_REF
      bit_offset: 0
      bit_width: 8
      description: COMPA_REF
  - !Register
    name: ADC0
    addr: 0x8
    size_bits: 8
    description: ADC Control 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMPL_MODE
      bit_offset: 7
      bit_width: 1
      description: SMPL_MODE
    - !Field
      name: SMPL_CYCLE_EXP
      bit_offset: 3
      bit_width: 4
      description: SMPL_CYCLE_EXP
    - !Field
      name: RESET_N
      bit_offset: 1
      bit_width: 1
      description: RESET_N
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
  - !Register
    name: ADC1
    addr: 0x9
    size_bits: 8
    description: ADC Control 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCALE_DIS
      bit_offset: 0
      bit_width: 1
      description: SCALE_DIS
  - !Register
    name: ADCREF0
    addr: 0xa
    size_bits: 8
    description: 'ADC Reference 0


      Control reference used by the ADC'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REF_ON_IDLE
      bit_offset: 6
      bit_width: 1
      description: REF_ON_IDLE
    - !Field
      name: IOMUX
      bit_offset: 5
      bit_width: 1
      description: IOMUX
    - !Field
      name: EXT
      bit_offset: 4
      bit_width: 1
      description: EXT
    - !Field
      name: SRC
      bit_offset: 3
      bit_width: 1
      description: SRC
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
  - !Register
    name: ADCREF1
    addr: 0xb
    size_bits: 8
    description: 'ADC Reference 1


      Control reference used by the ADC'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VTRIM
      bit_offset: 0
      bit_width: 6
      description: VTRIM
- !Module
  name: AUX_AIODIO0
  description: 'AUX Analog/Digital Input Output Controller  '
  base_addr: 0x400c1000
  size: 0x1000
  registers:
  - !Register
    name: GPIODOUT
    addr: 0x0
    size_bits: 32
    description: 'General Purpose Input/Output Data Out


      This register is used to set data on the pads assigned to AUX'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IO7_0
      bit_offset: 0
      bit_width: 8
      description: IO7_0
  - !Register
    name: IOMODE
    addr: 0x4
    size_bits: 32
    description: 'Input Output Mode


      Controls pull-up pull-down and output mode for the IO pins assigned to AUX'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IO7
      bit_offset: 14
      bit_width: 2
      description: IO7
    - !Field
      name: IO6
      bit_offset: 12
      bit_width: 2
      description: IO6
    - !Field
      name: IO5
      bit_offset: 10
      bit_width: 2
      description: IO5
    - !Field
      name: IO4
      bit_offset: 8
      bit_width: 2
      description: IO4
    - !Field
      name: IO3
      bit_offset: 6
      bit_width: 2
      description: IO3
    - !Field
      name: IO2
      bit_offset: 4
      bit_width: 2
      description: IO2
    - !Field
      name: IO1
      bit_offset: 2
      bit_width: 2
      description: IO1
    - !Field
      name: IO0
      bit_offset: 0
      bit_width: 2
      description: IO0
  - !Register
    name: GPIODIN
    addr: 0x8
    size_bits: 32
    description: General Purpose Input Output Data In
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IO7_0
      bit_offset: 0
      bit_width: 8
      description: IO7_0
  - !Register
    name: GPIODOUTSET
    addr: 0xc
    size_bits: 32
    description: 'General Purpose Input Output Data Out Set


      Strobes for setting output data register bits'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IO7_0
      bit_offset: 0
      bit_width: 8
      description: IO7_0
  - !Register
    name: GPIODOUTCLR
    addr: 0x10
    size_bits: 32
    description: 'General Purpose Input Output Data Out Clear


      Strobes for clearing output data register bits'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IO7_0
      bit_offset: 0
      bit_width: 8
      description: IO7_0
  - !Register
    name: GPIODOUTTGL
    addr: 0x14
    size_bits: 32
    description: 'General Purpose Input Output Data Out Toggle


      Strobes for toggling output data register bits'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IO7_0
      bit_offset: 0
      bit_width: 8
      description: IO7_0
  - !Register
    name: GPIODIE
    addr: 0x18
    size_bits: 32
    description: General Purpose Input Output Input Enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IO7_0
      bit_offset: 0
      bit_width: 8
      description: IO7_0
- !Module
  name: AUX_AIODIO1
  description: 'AUX Analog/Digital Input Output Controller  '
  base_addr: 0x400c2000
  size: 0x1000
  registers:
  - !Register
    name: GPIODOUT
    addr: 0x0
    size_bits: 32
    description: 'General Purpose Input/Output Data Out


      This register is used to set data on the pads assigned to AUX'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IO7_0
      bit_offset: 0
      bit_width: 8
      description: IO7_0
  - !Register
    name: IOMODE
    addr: 0x4
    size_bits: 32
    description: 'Input Output Mode


      Controls pull-up pull-down and output mode for the IO pins assigned to AUX'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IO7
      bit_offset: 14
      bit_width: 2
      description: IO7
    - !Field
      name: IO6
      bit_offset: 12
      bit_width: 2
      description: IO6
    - !Field
      name: IO5
      bit_offset: 10
      bit_width: 2
      description: IO5
    - !Field
      name: IO4
      bit_offset: 8
      bit_width: 2
      description: IO4
    - !Field
      name: IO3
      bit_offset: 6
      bit_width: 2
      description: IO3
    - !Field
      name: IO2
      bit_offset: 4
      bit_width: 2
      description: IO2
    - !Field
      name: IO1
      bit_offset: 2
      bit_width: 2
      description: IO1
    - !Field
      name: IO0
      bit_offset: 0
      bit_width: 2
      description: IO0
  - !Register
    name: GPIODIN
    addr: 0x8
    size_bits: 32
    description: General Purpose Input Output Data In
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IO7_0
      bit_offset: 0
      bit_width: 8
      description: IO7_0
  - !Register
    name: GPIODOUTSET
    addr: 0xc
    size_bits: 32
    description: 'General Purpose Input Output Data Out Set


      Strobes for setting output data register bits'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IO7_0
      bit_offset: 0
      bit_width: 8
      description: IO7_0
  - !Register
    name: GPIODOUTCLR
    addr: 0x10
    size_bits: 32
    description: 'General Purpose Input Output Data Out Clear


      Strobes for clearing output data register bits'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IO7_0
      bit_offset: 0
      bit_width: 8
      description: IO7_0
  - !Register
    name: GPIODOUTTGL
    addr: 0x14
    size_bits: 32
    description: 'General Purpose Input Output Data Out Toggle


      Strobes for toggling output data register bits'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IO7_0
      bit_offset: 0
      bit_width: 8
      description: IO7_0
  - !Register
    name: GPIODIE
    addr: 0x18
    size_bits: 32
    description: General Purpose Input Output Input Enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IO7_0
      bit_offset: 0
      bit_width: 8
      description: IO7_0
- !Module
  name: AUX_ANAIF
  description: 'AUX Analog Peripheral Control Module


    '
  base_addr: 0x400c9000
  size: 0x1000
  registers:
  - !Register
    name: ADCCTL
    addr: 0x10
    size_bits: 32
    description: ADC Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START_POL
      bit_offset: 13
      bit_width: 1
      description: START_POL
    - !Field
      name: START_SRC
      bit_offset: 8
      bit_width: 5
      description: START_SRC
    - !Field
      name: CMD
      bit_offset: 0
      bit_width: 2
      description: CMD
  - !Register
    name: ADCFIFOSTAT
    addr: 0x14
    size_bits: 32
    description: 'ADC FIFO Status


      FIFO can hold up to four ADC samples'
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: OVERFLOW
      bit_offset: 4
      bit_width: 1
      description: OVERFLOW
    - !Field
      name: UNDERFLOW
      bit_offset: 3
      bit_width: 1
      description: UNDERFLOW
    - !Field
      name: FULL
      bit_offset: 2
      bit_width: 1
      description: FULL
    - !Field
      name: ALMOST_FULL
      bit_offset: 1
      bit_width: 1
      description: ALMOST_FULL
    - !Field
      name: EMPTY
      bit_offset: 0
      bit_width: 1
      description: EMPTY
  - !Register
    name: ADCFIFO
    addr: 0x18
    size_bits: 32
    description: ADC FIFO
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 12
      description: DATA
  - !Register
    name: ADCTRIG
    addr: 0x1c
    size_bits: 32
    description: ADC Trigger
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: START
  - !Register
    name: ISRCCTL
    addr: 0x20
    size_bits: 32
    description: Current Source Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RESET_N
      bit_offset: 0
      bit_width: 1
      description: RESET_N
- !Module
  name: AUX_DDI0_OSC
  description: This is the DDI for the digital block that controls all the analog
    clock oscillators  (OSC_DIG) and performs qualification of the clocks generated.
  base_addr: 0x400ca000
  size: 0x40
  registers:
  - !Register
    name: CTL0
    addr: 0x0
    size_bits: 32
    description: 'Control 0

      Controls various clock source selects'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XTAL_IS_24M
      bit_offset: 31
      bit_width: 1
      description: XTAL_IS_24M
    - !Field
      name: BYPASS_XOSC_LF_CLK_QUAL
      bit_offset: 29
      bit_width: 1
      description: BYPASS_XOSC_LF_CLK_QUAL
    - !Field
      name: BYPASS_RCOSC_LF_CLK_QUAL
      bit_offset: 28
      bit_width: 1
      description: BYPASS_RCOSC_LF_CLK_QUAL
    - !Field
      name: DOUBLER_START_DURATION
      bit_offset: 26
      bit_width: 2
      description: DOUBLER_START_DURATION
    - !Field
      name: DOUBLER_RESET_DURATION
      bit_offset: 25
      bit_width: 1
      description: DOUBLER_RESET_DURATION
    - !Field
      name: FORCE_KICKSTART_EN
      bit_offset: 22
      bit_width: 1
      description: FORCE_KICKSTART_EN
    - !Field
      name: ALLOW_SCLK_HF_SWITCHING
      bit_offset: 16
      bit_width: 1
      description: ALLOW_SCLK_HF_SWITCHING
    - !Field
      name: RCOSC_LF_TRIMMED
      bit_offset: 12
      bit_width: 1
      description: RCOSC_LF_TRIMMED
    - !Field
      name: XOSC_HF_POWER_MODE
      bit_offset: 11
      bit_width: 1
      description: XOSC_HF_POWER_MODE
    - !Field
      name: XOSC_LF_DIG_BYPASS
      bit_offset: 10
      bit_width: 1
      description: XOSC_LF_DIG_BYPASS
    - !Field
      name: CLK_LOSS_EN
      bit_offset: 9
      bit_width: 1
      description: CLK_LOSS_EN
    - !Field
      name: ACLK_TDC_SRC_SEL
      bit_offset: 7
      bit_width: 2
      description: ACLK_TDC_SRC_SEL
    - !Field
      name: ACLK_REF_SRC_SEL
      bit_offset: 5
      bit_width: 2
      description: ACLK_REF_SRC_SEL
    - !Field
      name: SCLK_LF_SRC_SEL
      bit_offset: 2
      bit_width: 2
      description: SCLK_LF_SRC_SEL
    - !Field
      name: SCLK_MF_SRC_SEL
      bit_offset: 1
      bit_width: 1
      description: SCLK_MF_SRC_SEL
    - !Field
      name: SCLK_HF_SRC_SEL
      bit_offset: 0
      bit_width: 1
      description: SCLK_HF_SRC_SEL
  - !Register
    name: CTL1
    addr: 0x4
    size_bits: 32
    description: 'Control 1

      This register contains various OSC_DIG configuration'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RCOSCHFCTRIMFRACT
      bit_offset: 18
      bit_width: 5
      description: RCOSCHFCTRIMFRACT
    - !Field
      name: RCOSCHFCTRIMFRACT_EN
      bit_offset: 17
      bit_width: 1
      description: RCOSCHFCTRIMFRACT_EN
    - !Field
      name: XOSC_HF_FAST_START
      bit_offset: 0
      bit_width: 2
      description: XOSC_HF_FAST_START
  - !Register
    name: RADCEXTCFG
    addr: 0x8
    size_bits: 32
    description: "RADC External Configuration \n\n"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HPM_IBIAS_WAIT_CNT
      bit_offset: 22
      bit_width: 10
      description: HPM_IBIAS_WAIT_CNT
    - !Field
      name: LPM_IBIAS_WAIT_CNT
      bit_offset: 16
      bit_width: 6
      description: LPM_IBIAS_WAIT_CNT
    - !Field
      name: IDAC_STEP
      bit_offset: 12
      bit_width: 4
      description: IDAC_STEP
    - !Field
      name: RADC_DAC_TH
      bit_offset: 6
      bit_width: 6
      description: RADC_DAC_TH
    - !Field
      name: RADC_MODE_IS_SAR
      bit_offset: 5
      bit_width: 1
      description: RADC_MODE_IS_SAR
  - !Register
    name: AMPCOMPCTL
    addr: 0xc
    size_bits: 32
    description: 'Amplitude Compensation Control


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AMPCOMP_REQ_MODE
      bit_offset: 30
      bit_width: 1
      description: AMPCOMP_REQ_MODE
    - !Field
      name: AMPCOMP_FSM_UPDATE_RATE
      bit_offset: 28
      bit_width: 2
      description: AMPCOMP_FSM_UPDATE_RATE
    - !Field
      name: AMPCOMP_SW_CTRL
      bit_offset: 27
      bit_width: 1
      description: AMPCOMP_SW_CTRL
    - !Field
      name: AMPCOMP_SW_EN
      bit_offset: 26
      bit_width: 1
      description: AMPCOMP_SW_EN
    - !Field
      name: IBIAS_OFFSET
      bit_offset: 20
      bit_width: 4
      description: IBIAS_OFFSET
    - !Field
      name: IBIAS_INIT
      bit_offset: 16
      bit_width: 4
      description: IBIAS_INIT
    - !Field
      name: LPM_IBIAS_WAIT_CNT_FINAL
      bit_offset: 8
      bit_width: 8
      description: LPM_IBIAS_WAIT_CNT_FINAL
    - !Field
      name: CAP_STEP
      bit_offset: 4
      bit_width: 4
      description: CAP_STEP
    - !Field
      name: IBIASCAP_HPTOLP_OL_CNT
      bit_offset: 0
      bit_width: 4
      description: IBIASCAP_HPTOLP_OL_CNT
  - !Register
    name: AMPCOMPTH1
    addr: 0x10
    size_bits: 32
    description: 'Amplitude Compensation Threashold 1

      This register contains various threshhold values for amplitude compensation
      algorithm


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HPMRAMP3_LTH
      bit_offset: 18
      bit_width: 6
      description: HPMRAMP3_LTH
    - !Field
      name: HPMRAMP3_HTH
      bit_offset: 10
      bit_width: 6
      description: HPMRAMP3_HTH
    - !Field
      name: IBIASCAP_LPTOHP_OL_CNT
      bit_offset: 6
      bit_width: 4
      description: IBIASCAP_LPTOHP_OL_CNT
    - !Field
      name: HPMRAMP1_TH
      bit_offset: 0
      bit_width: 6
      description: HPMRAMP1_TH
  - !Register
    name: AMPCOMPTH2
    addr: 0x14
    size_bits: 32
    description: 'Amplitude Compensation Threashold 2

      This register contains various threshhold values for amplitude compensation
      algorithm.


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPMUPDATE_LTH
      bit_offset: 26
      bit_width: 6
      description: LPMUPDATE_LTH
    - !Field
      name: LPMUPDATE_HTH
      bit_offset: 18
      bit_width: 6
      description: LPMUPDATE_HTH
    - !Field
      name: ADC_COMP_AMPTH_LPM
      bit_offset: 10
      bit_width: 6
      description: ADC_COMP_AMPTH_LPM
    - !Field
      name: ADC_COMP_AMPTH_HPM
      bit_offset: 2
      bit_width: 6
      description: ADC_COMP_AMPTH_HPM
  - !Register
    name: ANABYPASSVAL1
    addr: 0x18
    size_bits: 32
    description: 'Analog Bypass Values 1

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XOSC_HF_ROW_Q12
      bit_offset: 16
      bit_width: 4
      description: XOSC_HF_ROW_Q12
    - !Field
      name: XOSC_HF_COLUMN_Q12
      bit_offset: 0
      bit_width: 16
      description: XOSC_HF_COLUMN_Q12
  - !Register
    name: ANABYPASSVAL2
    addr: 0x1c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XOSC_HF_IBIASTHERM
      bit_offset: 0
      bit_width: 14
      description: XOSC_HF_IBIASTHERM
  - !Register
    name: ATESTCTL
    addr: 0x20
    size_bits: 32
    description: 'Analog Test Control


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCLK_LF_AUX_EN
      bit_offset: 29
      bit_width: 1
      description: SCLK_LF_AUX_EN
  - !Register
    name: ADCDOUBLERNANOAMPCTL
    addr: 0x24
    size_bits: 32
    description: 'ADC Doubler Nanoamp Control


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NANOAMP_BIAS_ENABLE
      bit_offset: 24
      bit_width: 1
      description: NANOAMP_BIAS_ENABLE
    - !Field
      name: SPARE23
      bit_offset: 23
      bit_width: 1
      description: SPARE23
    - !Field
      name: ADC_SH_MODE_EN
      bit_offset: 5
      bit_width: 1
      description: ADC_SH_MODE_EN
    - !Field
      name: ADC_SH_VBUF_EN
      bit_offset: 4
      bit_width: 1
      description: ADC_SH_VBUF_EN
    - !Field
      name: ADC_IREF_CTRL
      bit_offset: 0
      bit_width: 2
      description: ADC_IREF_CTRL
  - !Register
    name: XOSCHFCTL
    addr: 0x28
    size_bits: 32
    description: 'XOSCHF Control


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PEAK_DET_ITRIM
      bit_offset: 8
      bit_width: 2
      description: PEAK_DET_ITRIM
    - !Field
      name: BYPASS
      bit_offset: 6
      bit_width: 1
      description: BYPASS
    - !Field
      name: HP_BUF_ITRIM
      bit_offset: 2
      bit_width: 3
      description: HP_BUF_ITRIM
    - !Field
      name: LP_BUF_ITRIM
      bit_offset: 0
      bit_width: 2
      description: LP_BUF_ITRIM
  - !Register
    name: LFOSCCTL
    addr: 0x2c
    size_bits: 32
    description: 'Low Frequency Oscillator Control


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: XOSCLF_REGULATOR_TRIM
      bit_offset: 22
      bit_width: 2
      description: XOSCLF_REGULATOR_TRIM
    - !Field
      name: XOSCLF_CMIRRWR_RATIO
      bit_offset: 18
      bit_width: 4
      description: XOSCLF_CMIRRWR_RATIO
    - !Field
      name: RCOSCLF_RTUNE_TRIM
      bit_offset: 8
      bit_width: 2
      description: RCOSCLF_RTUNE_TRIM
    - !Field
      name: RCOSCLF_CTUNE_TRIM
      bit_offset: 0
      bit_width: 8
      description: RCOSCLF_CTUNE_TRIM
  - !Register
    name: RCOSCHFCTL
    addr: 0x30
    size_bits: 32
    description: 'RCOSCHF Control


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RCOSCHF_CTRIM
      bit_offset: 8
      bit_width: 8
      description: RCOSCHF_CTRIM
  - !Register
    name: STAT0
    addr: 0x34
    size_bits: 32
    description: 'Status 0

      This register contains status signals from OSC_DIG


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SCLK_LF_SRC
      bit_offset: 29
      bit_width: 2
      description: SCLK_LF_SRC
    - !Field
      name: SCLK_HF_SRC
      bit_offset: 28
      bit_width: 1
      description: SCLK_HF_SRC
    - !Field
      name: RCOSC_HF_EN
      bit_offset: 22
      bit_width: 1
      description: RCOSC_HF_EN
    - !Field
      name: RCOSC_LF_EN
      bit_offset: 21
      bit_width: 1
      description: RCOSC_LF_EN
    - !Field
      name: XOSC_LF_EN
      bit_offset: 20
      bit_width: 1
      description: XOSC_LF_EN
    - !Field
      name: CLK_DCDC_RDY
      bit_offset: 19
      bit_width: 1
      description: CLK_DCDC_RDY
    - !Field
      name: CLK_DCDC_RDY_ACK
      bit_offset: 18
      bit_width: 1
      description: CLK_DCDC_RDY_ACK
    - !Field
      name: SCLK_HF_LOSS
      bit_offset: 17
      bit_width: 1
      description: SCLK_HF_LOSS
    - !Field
      name: SCLK_LF_LOSS
      bit_offset: 16
      bit_width: 1
      description: SCLK_LF_LOSS
    - !Field
      name: XOSC_HF_EN
      bit_offset: 15
      bit_width: 1
      description: XOSC_HF_EN
    - !Field
      name: XB_48M_CLK_EN
      bit_offset: 13
      bit_width: 1
      description: XB_48M_CLK_EN
    - !Field
      name: XOSC_HF_LP_BUF_EN
      bit_offset: 11
      bit_width: 1
      description: XOSC_HF_LP_BUF_EN
    - !Field
      name: XOSC_HF_HP_BUF_EN
      bit_offset: 10
      bit_width: 1
      description: XOSC_HF_HP_BUF_EN
    - !Field
      name: ADC_THMET
      bit_offset: 8
      bit_width: 1
      description: ADC_THMET
    - !Field
      name: ADC_DATA_READY
      bit_offset: 7
      bit_width: 1
      description: ADC_DATA_READY
    - !Field
      name: ADC_DATA
      bit_offset: 1
      bit_width: 6
      description: ADC_DATA
    - !Field
      name: PENDINGSCLKHFSWITCHING
      bit_offset: 0
      bit_width: 1
      description: PENDINGSCLKHFSWITCHING
  - !Register
    name: STAT1
    addr: 0x38
    size_bits: 32
    description: 'Status 1

      This register contains status signals from OSC_DIG


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RAMPSTATE
      bit_offset: 28
      bit_width: 4
      description: RAMPSTATE
    - !Field
      name: HMP_UPDATE_AMP
      bit_offset: 22
      bit_width: 6
      description: HMP_UPDATE_AMP
    - !Field
      name: LPM_UPDATE_AMP
      bit_offset: 16
      bit_width: 6
      description: LPM_UPDATE_AMP
    - !Field
      name: FORCE_RCOSC_HF
      bit_offset: 15
      bit_width: 1
      description: FORCE_RCOSC_HF
    - !Field
      name: SCLK_HF_EN
      bit_offset: 14
      bit_width: 1
      description: SCLK_HF_EN
    - !Field
      name: SCLK_MF_EN
      bit_offset: 13
      bit_width: 1
      description: SCLK_MF_EN
    - !Field
      name: ACLK_ADC_EN
      bit_offset: 12
      bit_width: 1
      description: ACLK_ADC_EN
    - !Field
      name: ACLK_TDC_EN
      bit_offset: 11
      bit_width: 1
      description: ACLK_TDC_EN
    - !Field
      name: ACLK_REF_EN
      bit_offset: 10
      bit_width: 1
      description: ACLK_REF_EN
    - !Field
      name: CLK_CHP_EN
      bit_offset: 9
      bit_width: 1
      description: CLK_CHP_EN
    - !Field
      name: CLK_DCDC_EN
      bit_offset: 8
      bit_width: 1
      description: CLK_DCDC_EN
    - !Field
      name: SCLK_HF_GOOD
      bit_offset: 7
      bit_width: 1
      description: SCLK_HF_GOOD
    - !Field
      name: SCLK_MF_GOOD
      bit_offset: 6
      bit_width: 1
      description: SCLK_MF_GOOD
    - !Field
      name: SCLK_LF_GOOD
      bit_offset: 5
      bit_width: 1
      description: SCLK_LF_GOOD
    - !Field
      name: ACLK_ADC_GOOD
      bit_offset: 4
      bit_width: 1
      description: ACLK_ADC_GOOD
    - !Field
      name: ACLK_TDC_GOOD
      bit_offset: 3
      bit_width: 1
      description: ACLK_TDC_GOOD
    - !Field
      name: ACLK_REF_GOOD
      bit_offset: 2
      bit_width: 1
      description: ACLK_REF_GOOD
    - !Field
      name: CLK_CHP_GOOD
      bit_offset: 1
      bit_width: 1
      description: CLK_CHP_GOOD
    - !Field
      name: CLK_DCDC_GOOD
      bit_offset: 0
      bit_width: 1
      description: CLK_DCDC_GOOD
  - !Register
    name: STAT2
    addr: 0x3c
    size_bits: 32
    description: 'Status 2

      This register contains status signals from AMPCOMP FSM


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADC_DCBIAS
      bit_offset: 26
      bit_width: 6
      description: ADC_DCBIAS
    - !Field
      name: HPM_RAMP1_THMET
      bit_offset: 25
      bit_width: 1
      description: HPM_RAMP1_THMET
    - !Field
      name: HPM_RAMP2_THMET
      bit_offset: 24
      bit_width: 1
      description: HPM_RAMP2_THMET
    - !Field
      name: HPM_RAMP3_THMET
      bit_offset: 23
      bit_width: 1
      description: HPM_RAMP3_THMET
    - !Field
      name: RAMPSTATE
      bit_offset: 12
      bit_width: 4
      description: RAMPSTATE
    - !Field
      name: AMPCOMP_REQ
      bit_offset: 3
      bit_width: 1
      description: AMPCOMP_REQ
    - !Field
      name: XOSC_HF_AMPGOOD
      bit_offset: 2
      bit_width: 1
      description: XOSC_HF_AMPGOOD
    - !Field
      name: XOSC_HF_FREQGOOD
      bit_offset: 1
      bit_width: 1
      description: XOSC_HF_FREQGOOD
    - !Field
      name: XOSC_HF_RF_FREQGOOD
      bit_offset: 0
      bit_width: 1
      description: XOSC_HF_RF_FREQGOOD
- !Module
  name: AUX_EVCTL
  description: 'AUX Event Controller  '
  base_addr: 0x400c5000
  size: 0x1000
  registers:
  - !Register
    name: VECCFG0
    addr: 0x0
    size_bits: 32
    description: 'Vector Configuration 0


      AUX_SCE event vectors 0 and 1 configuration'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VEC1_POL
      bit_offset: 14
      bit_width: 1
      description: VEC1_POL
    - !Field
      name: VEC1_EN
      bit_offset: 13
      bit_width: 1
      description: VEC1_EN
    - !Field
      name: VEC1_EV
      bit_offset: 8
      bit_width: 5
      description: VEC1_EV
    - !Field
      name: VEC0_POL
      bit_offset: 6
      bit_width: 1
      description: VEC0_POL
    - !Field
      name: VEC0_EN
      bit_offset: 5
      bit_width: 1
      description: VEC0_EN
    - !Field
      name: VEC0_EV
      bit_offset: 0
      bit_width: 5
      description: VEC0_EV
  - !Register
    name: VECCFG1
    addr: 0x4
    size_bits: 32
    description: 'Vector Configuration 1


      AUX_SCE event vectors 2 and 3 configuration'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VEC3_POL
      bit_offset: 14
      bit_width: 1
      description: VEC3_POL
    - !Field
      name: VEC3_EN
      bit_offset: 13
      bit_width: 1
      description: VEC3_EN
    - !Field
      name: VEC3_EV
      bit_offset: 8
      bit_width: 5
      description: VEC3_EV
    - !Field
      name: VEC2_POL
      bit_offset: 6
      bit_width: 1
      description: VEC2_POL
    - !Field
      name: VEC2_EN
      bit_offset: 5
      bit_width: 1
      description: VEC2_EN
    - !Field
      name: VEC2_EV
      bit_offset: 0
      bit_width: 5
      description: VEC2_EV
  - !Register
    name: SCEWEVSEL
    addr: 0x8
    size_bits: 32
    description: 'Sensor Controller Engine Wait Event Selection


      Event selection for the AUX_SCE WEV0, WEV1, BEV0 and BEV1 instructions'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WEV7_EV
      bit_offset: 0
      bit_width: 5
      description: WEV7_EV
  - !Register
    name: EVTOAONFLAGS
    addr: 0xc
    size_bits: 32
    description: 'Events To AON Domain Flags


      AUX event flags going to/through the AON domain


      These events may be used to wake up the MCU domain.


      The flags may be cleared by writing 0 to these bits or writing 1 to the corresponding
      bits in EVTOAONFLAGSCLR.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMER1_EV
      bit_offset: 8
      bit_width: 1
      description: TIMER1_EV
    - !Field
      name: TIMER0_EV
      bit_offset: 7
      bit_width: 1
      description: TIMER0_EV
    - !Field
      name: TDC_DONE
      bit_offset: 6
      bit_width: 1
      description: TDC_DONE
    - !Field
      name: ADC_DONE
      bit_offset: 5
      bit_width: 1
      description: ADC_DONE
    - !Field
      name: AUX_COMPB
      bit_offset: 4
      bit_width: 1
      description: AUX_COMPB
    - !Field
      name: AUX_COMPA
      bit_offset: 3
      bit_width: 1
      description: AUX_COMPA
    - !Field
      name: SWEV2
      bit_offset: 2
      bit_width: 1
      description: SWEV2
    - !Field
      name: SWEV1
      bit_offset: 1
      bit_width: 1
      description: SWEV1
    - !Field
      name: SWEV0
      bit_offset: 0
      bit_width: 1
      description: SWEV0
  - !Register
    name: EVTOAONPOL
    addr: 0x10
    size_bits: 32
    description: 'Events To AON Domain Polarity


      AUX event source polarity for the event flags going to/through the AON domain


      Note the inverse polarity (0 = high, 1 = low).'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMER1_EV
      bit_offset: 8
      bit_width: 1
      description: TIMER1_EV
    - !Field
      name: TIMER0_EV
      bit_offset: 7
      bit_width: 1
      description: TIMER0_EV
    - !Field
      name: TDC_DONE
      bit_offset: 6
      bit_width: 1
      description: TDC_DONE
    - !Field
      name: ADC_DONE
      bit_offset: 5
      bit_width: 1
      description: ADC_DONE
    - !Field
      name: AUX_COMPB
      bit_offset: 4
      bit_width: 1
      description: AUX_COMPB
    - !Field
      name: AUX_COMPA
      bit_offset: 3
      bit_width: 1
      description: AUX_COMPA
  - !Register
    name: DMACTL
    addr: 0x14
    size_bits: 32
    description: Direct Memory Access Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REQ_MODE
      bit_offset: 2
      bit_width: 1
      description: REQ_MODE
    - !Field
      name: EN
      bit_offset: 1
      bit_width: 1
      description: EN
    - !Field
      name: SEL
      bit_offset: 0
      bit_width: 1
      description: SEL
  - !Register
    name: SWEVSET
    addr: 0x18
    size_bits: 32
    description: 'Software Event Set


      Strobes for setting software events from the AUX domain to the AON/MCU Domains


      The use of these events is software-defined.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SWEV2
      bit_offset: 2
      bit_width: 1
      description: SWEV2
    - !Field
      name: SWEV1
      bit_offset: 1
      bit_width: 1
      description: SWEV1
    - !Field
      name: SWEV0
      bit_offset: 0
      bit_width: 1
      description: SWEV0
  - !Register
    name: EVSTAT0
    addr: 0x1c
    size_bits: 32
    description: 'Event Status 0


      Current event source levels, 15:0'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AUXIO2
      bit_offset: 15
      bit_width: 1
      description: AUXIO2
    - !Field
      name: AUXIO1
      bit_offset: 14
      bit_width: 1
      description: AUXIO1
    - !Field
      name: AUXIO0
      bit_offset: 13
      bit_width: 1
      description: AUXIO0
    - !Field
      name: AON_PROG_WU
      bit_offset: 12
      bit_width: 1
      description: AON_PROG_WU
    - !Field
      name: AON_SW
      bit_offset: 11
      bit_width: 1
      description: AON_SW
    - !Field
      name: OBSMUX1
      bit_offset: 10
      bit_width: 1
      description: OBSMUX1
    - !Field
      name: OBSMUX0
      bit_offset: 9
      bit_width: 1
      description: OBSMUX0
    - !Field
      name: ADC_FIFO_ALMOST_FULL
      bit_offset: 8
      bit_width: 1
      description: ADC_FIFO_ALMOST_FULL
    - !Field
      name: ADC_DONE
      bit_offset: 7
      bit_width: 1
      description: ADC_DONE
    - !Field
      name: SMPH_AUTOTAKE_DONE
      bit_offset: 6
      bit_width: 1
      description: SMPH_AUTOTAKE_DONE
    - !Field
      name: TIMER1_EV
      bit_offset: 5
      bit_width: 1
      description: TIMER1_EV
    - !Field
      name: TIMER0_EV
      bit_offset: 4
      bit_width: 1
      description: TIMER0_EV
    - !Field
      name: TDC_DONE
      bit_offset: 3
      bit_width: 1
      description: TDC_DONE
    - !Field
      name: AUX_COMPB
      bit_offset: 2
      bit_width: 1
      description: AUX_COMPB
    - !Field
      name: AUX_COMPA
      bit_offset: 1
      bit_width: 1
      description: AUX_COMPA
    - !Field
      name: AON_RTC_CH2
      bit_offset: 0
      bit_width: 1
      description: AON_RTC_CH2
  - !Register
    name: EVSTAT1
    addr: 0x20
    size_bits: 32
    description: 'Event Status 1


      Current event source levels, 31:16'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADC_IRQ
      bit_offset: 15
      bit_width: 1
      description: ADC_IRQ
    - !Field
      name: MCU_EV
      bit_offset: 14
      bit_width: 1
      description: MCU_EV
    - !Field
      name: ACLK_REF
      bit_offset: 13
      bit_width: 1
      description: ACLK_REF
    - !Field
      name: AUXIO15
      bit_offset: 12
      bit_width: 1
      description: AUXIO15
    - !Field
      name: AUXIO14
      bit_offset: 11
      bit_width: 1
      description: AUXIO14
    - !Field
      name: AUXIO13
      bit_offset: 10
      bit_width: 1
      description: AUXIO13
    - !Field
      name: AUXIO12
      bit_offset: 9
      bit_width: 1
      description: AUXIO12
    - !Field
      name: AUXIO11
      bit_offset: 8
      bit_width: 1
      description: AUXIO11
    - !Field
      name: AUXIO10
      bit_offset: 7
      bit_width: 1
      description: AUXIO10
    - !Field
      name: AUXIO9
      bit_offset: 6
      bit_width: 1
      description: AUXIO9
    - !Field
      name: AUXIO8
      bit_offset: 5
      bit_width: 1
      description: AUXIO8
    - !Field
      name: AUXIO7
      bit_offset: 4
      bit_width: 1
      description: AUXIO7
    - !Field
      name: AUXIO6
      bit_offset: 3
      bit_width: 1
      description: AUXIO6
    - !Field
      name: AUXIO5
      bit_offset: 2
      bit_width: 1
      description: AUXIO5
    - !Field
      name: AUXIO4
      bit_offset: 1
      bit_width: 1
      description: AUXIO4
    - !Field
      name: AUXIO3
      bit_offset: 0
      bit_width: 1
      description: AUXIO3
  - !Register
    name: EVTOMCUPOL
    addr: 0x24
    size_bits: 32
    description: 'Event To MCU Domain Polarity


      AUX event source polarity for the event flags to the MCU domain


      Note the inverse polarity (0 = high, 1 = low).'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADC_IRQ
      bit_offset: 10
      bit_width: 1
      description: ADC_IRQ
    - !Field
      name: OBSMUX0
      bit_offset: 9
      bit_width: 1
      description: OBSMUX0
    - !Field
      name: ADC_FIFO_ALMOST_FULL
      bit_offset: 8
      bit_width: 1
      description: ADC_FIFO_ALMOST_FULL
    - !Field
      name: ADC_DONE
      bit_offset: 7
      bit_width: 1
      description: ADC_DONE
    - !Field
      name: SMPH_AUTOTAKE_DONE
      bit_offset: 6
      bit_width: 1
      description: SMPH_AUTOTAKE_DONE
    - !Field
      name: TIMER1_EV
      bit_offset: 5
      bit_width: 1
      description: TIMER1_EV
    - !Field
      name: TIMER0_EV
      bit_offset: 4
      bit_width: 1
      description: TIMER0_EV
    - !Field
      name: TDC_DONE
      bit_offset: 3
      bit_width: 1
      description: TDC_DONE
    - !Field
      name: AUX_COMPB
      bit_offset: 2
      bit_width: 1
      description: AUX_COMPB
    - !Field
      name: AUX_COMPA
      bit_offset: 1
      bit_width: 1
      description: AUX_COMPA
    - !Field
      name: AON_WU_EV
      bit_offset: 0
      bit_width: 1
      description: AON_WU_EV
  - !Register
    name: EVTOMCUFLAGS
    addr: 0x28
    size_bits: 32
    description: 'Events to MCU Domain Flags


      AUX event flags going to the MCU domain


      The flags may be cleared by writing 0 to these bits or writing 1 to the corresponding
      bits in EVTOMCUFLAGSCLR.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADC_IRQ
      bit_offset: 10
      bit_width: 1
      description: ADC_IRQ
    - !Field
      name: OBSMUX0
      bit_offset: 9
      bit_width: 1
      description: OBSMUX0
    - !Field
      name: ADC_FIFO_ALMOST_FULL
      bit_offset: 8
      bit_width: 1
      description: ADC_FIFO_ALMOST_FULL
    - !Field
      name: ADC_DONE
      bit_offset: 7
      bit_width: 1
      description: ADC_DONE
    - !Field
      name: SMPH_AUTOTAKE_DONE
      bit_offset: 6
      bit_width: 1
      description: SMPH_AUTOTAKE_DONE
    - !Field
      name: TIMER1_EV
      bit_offset: 5
      bit_width: 1
      description: TIMER1_EV
    - !Field
      name: TIMER0_EV
      bit_offset: 4
      bit_width: 1
      description: TIMER0_EV
    - !Field
      name: TDC_DONE
      bit_offset: 3
      bit_width: 1
      description: TDC_DONE
    - !Field
      name: AUX_COMPB
      bit_offset: 2
      bit_width: 1
      description: AUX_COMPB
    - !Field
      name: AUX_COMPA
      bit_offset: 1
      bit_width: 1
      description: AUX_COMPA
    - !Field
      name: AON_WU_EV
      bit_offset: 0
      bit_width: 1
      description: AON_WU_EV
  - !Register
    name: COMBEVTOMCUMASK
    addr: 0x2c
    size_bits: 32
    description: 'Combined Event To MCU Domain Mask


      Selects which of the flags In EVTOMCUFLAGS that contribute to the AUX_COMB event
      to the MCU domain


      The AUX_COMB event is asserted as long as one or more of the included event
      flags are set.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADC_IRQ
      bit_offset: 10
      bit_width: 1
      description: ADC_IRQ
    - !Field
      name: OBSMUX0
      bit_offset: 9
      bit_width: 1
      description: OBSMUX0
    - !Field
      name: ADC_FIFO_ALMOST_FULL
      bit_offset: 8
      bit_width: 1
      description: ADC_FIFO_ALMOST_FULL
    - !Field
      name: ADC_DONE
      bit_offset: 7
      bit_width: 1
      description: ADC_DONE
    - !Field
      name: SMPH_AUTOTAKE_DONE
      bit_offset: 6
      bit_width: 1
      description: SMPH_AUTOTAKE_DONE
    - !Field
      name: TIMER1_EV
      bit_offset: 5
      bit_width: 1
      description: TIMER1_EV
    - !Field
      name: TIMER0_EV
      bit_offset: 4
      bit_width: 1
      description: TIMER0_EV
    - !Field
      name: TDC_DONE
      bit_offset: 3
      bit_width: 1
      description: TDC_DONE
    - !Field
      name: AUX_COMPB
      bit_offset: 2
      bit_width: 1
      description: AUX_COMPB
    - !Field
      name: AUX_COMPA
      bit_offset: 1
      bit_width: 1
      description: AUX_COMPA
    - !Field
      name: AON_WU_EV
      bit_offset: 0
      bit_width: 1
      description: AON_WU_EV
  - !Register
    name: VECFLAGS
    addr: 0x34
    size_bits: 32
    description: 'Vector Flags


      If a vector flag has been set and AUX_SCE is sleeping, it will wake up and execute
      the vector. If multiple vectors have been set, the one with the lowest index
      will execute first, and the next after returning to sleep.


      During execution of a vector, the flag must be cleared, by writing a 1 to the
      corresponding bit in VECFLAGSCLR. '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VEC3
      bit_offset: 3
      bit_width: 1
      description: VEC3
    - !Field
      name: VEC2
      bit_offset: 2
      bit_width: 1
      description: VEC2
    - !Field
      name: VEC1
      bit_offset: 1
      bit_width: 1
      description: VEC1
    - !Field
      name: VEC0
      bit_offset: 0
      bit_width: 1
      description: VEC0
  - !Register
    name: EVTOMCUFLAGSCLR
    addr: 0x38
    size_bits: 32
    description: 'Events To MCU Domain Flags Clear


      Strobes for clearing flags in EVTOMCUFLAGS.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADC_IRQ
      bit_offset: 10
      bit_width: 1
      description: ADC_IRQ
    - !Field
      name: OBSMUX0
      bit_offset: 9
      bit_width: 1
      description: OBSMUX0
    - !Field
      name: ADC_FIFO_ALMOST_FULL
      bit_offset: 8
      bit_width: 1
      description: ADC_FIFO_ALMOST_FULL
    - !Field
      name: ADC_DONE
      bit_offset: 7
      bit_width: 1
      description: ADC_DONE
    - !Field
      name: SMPH_AUTOTAKE_DONE
      bit_offset: 6
      bit_width: 1
      description: SMPH_AUTOTAKE_DONE
    - !Field
      name: TIMER1_EV
      bit_offset: 5
      bit_width: 1
      description: TIMER1_EV
    - !Field
      name: TIMER0_EV
      bit_offset: 4
      bit_width: 1
      description: TIMER0_EV
    - !Field
      name: TDC_DONE
      bit_offset: 3
      bit_width: 1
      description: TDC_DONE
    - !Field
      name: AUX_COMPB
      bit_offset: 2
      bit_width: 1
      description: AUX_COMPB
    - !Field
      name: AUX_COMPA
      bit_offset: 1
      bit_width: 1
      description: AUX_COMPA
    - !Field
      name: AON_WU_EV
      bit_offset: 0
      bit_width: 1
      description: AON_WU_EV
  - !Register
    name: EVTOAONFLAGSCLR
    addr: 0x3c
    size_bits: 32
    description: 'Events To AON Domain Clear


      Strobes for clearing flags in EVTOAONFLAGS.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMER1_EV
      bit_offset: 8
      bit_width: 1
      description: TIMER1_EV
    - !Field
      name: TIMER0_EV
      bit_offset: 7
      bit_width: 1
      description: TIMER0_EV
    - !Field
      name: TDC_DONE
      bit_offset: 6
      bit_width: 1
      description: TDC_DONE
    - !Field
      name: ADC_DONE
      bit_offset: 5
      bit_width: 1
      description: ADC_DONE
    - !Field
      name: AUX_COMPB
      bit_offset: 4
      bit_width: 1
      description: AUX_COMPB
    - !Field
      name: AUX_COMPA
      bit_offset: 3
      bit_width: 1
      description: AUX_COMPA
    - !Field
      name: SWEV2
      bit_offset: 2
      bit_width: 1
      description: SWEV2
    - !Field
      name: SWEV1
      bit_offset: 1
      bit_width: 1
      description: SWEV1
    - !Field
      name: SWEV0
      bit_offset: 0
      bit_width: 1
      description: SWEV0
  - !Register
    name: VECFLAGSCLR
    addr: 0x40
    size_bits: 32
    description: 'Vector Flags Clear


      Strobes for clearing flags in VECFLAGS.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VEC3
      bit_offset: 3
      bit_width: 1
      description: VEC3
    - !Field
      name: VEC2
      bit_offset: 2
      bit_width: 1
      description: VEC2
    - !Field
      name: VEC1
      bit_offset: 1
      bit_width: 1
      description: VEC1
    - !Field
      name: VEC0
      bit_offset: 0
      bit_width: 1
      description: VEC0
- !Module
  name: AUX_SCE
  description: 'AUX Sensor Control Engine Control Module


    '
  base_addr: 0x400e1000
  size: 0x1000
  registers:
  - !Register
    name: CTL
    addr: 0x0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FORCE_EV_LOW
      bit_offset: 24
      bit_width: 8
      description: FORCE_EV_LOW
    - !Field
      name: FORCE_EV_HIGH
      bit_offset: 16
      bit_width: 8
      description: FORCE_EV_HIGH
    - !Field
      name: RESET_VECTOR
      bit_offset: 8
      bit_width: 4
      description: RESET_VECTOR
    - !Field
      name: DBG_FREEZE_EN
      bit_offset: 6
      bit_width: 1
      description: DBG_FREEZE_EN
    - !Field
      name: FORCE_WU_LOW
      bit_offset: 5
      bit_width: 1
      description: FORCE_WU_LOW
    - !Field
      name: FORCE_WU_HIGH
      bit_offset: 4
      bit_width: 1
      description: FORCE_WU_HIGH
    - !Field
      name: RESTART
      bit_offset: 3
      bit_width: 1
      description: RESTART
    - !Field
      name: SINGLE_STEP
      bit_offset: 2
      bit_width: 1
      description: SINGLE_STEP
    - !Field
      name: SUSPEND
      bit_offset: 1
      bit_width: 1
      description: SUSPEND
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CLK_EN
  - !Register
    name: FETCHSTAT
    addr: 0x4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OPCODE
      bit_offset: 16
      bit_width: 16
      description: OPCODE
    - !Field
      name: PC
      bit_offset: 0
      bit_width: 16
      description: PC
  - !Register
    name: CPUSTAT
    addr: 0x8
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BUS_ERROR
      bit_offset: 11
      bit_width: 1
      description: BUS_ERROR
    - !Field
      name: SLEEP
      bit_offset: 10
      bit_width: 1
      description: SLEEP
    - !Field
      name: WEV
      bit_offset: 9
      bit_width: 1
      description: WEV
    - !Field
      name: SELF_STOP
      bit_offset: 8
      bit_width: 1
      description: SELF_STOP
    - !Field
      name: V_FLAG
      bit_offset: 3
      bit_width: 1
      description: V_FLAG
    - !Field
      name: C_FLAG
      bit_offset: 2
      bit_width: 1
      description: C_FLAG
    - !Field
      name: N_FLAG
      bit_offset: 1
      bit_width: 1
      description: N_FLAG
    - !Field
      name: Z_FLAG
      bit_offset: 0
      bit_width: 1
      description: Z_FLAG
  - !Register
    name: WUSTAT
    addr: 0xc
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EXC_VECTOR
      bit_offset: 16
      bit_width: 2
      description: EXC_VECTOR
    - !Field
      name: WU_SIGNAL
      bit_offset: 8
      bit_width: 1
      description: WU_SIGNAL
    - !Field
      name: EV_SIGNALS
      bit_offset: 0
      bit_width: 8
      description: EV_SIGNALS
  - !Register
    name: REG1_0
    addr: 0x10
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: REG1
      bit_offset: 16
      bit_width: 16
      description: REG1
    - !Field
      name: REG0
      bit_offset: 0
      bit_width: 16
      description: REG0
  - !Register
    name: REG3_2
    addr: 0x14
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: REG3
      bit_offset: 16
      bit_width: 16
      description: REG3
    - !Field
      name: REG2
      bit_offset: 0
      bit_width: 16
      description: REG2
  - !Register
    name: REG5_4
    addr: 0x18
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: REG5
      bit_offset: 16
      bit_width: 16
      description: REG5
    - !Field
      name: REG4
      bit_offset: 0
      bit_width: 16
      description: REG4
  - !Register
    name: REG7_6
    addr: 0x1c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: REG7
      bit_offset: 16
      bit_width: 16
      description: REG7
    - !Field
      name: REG6
      bit_offset: 0
      bit_width: 16
      description: REG6
  - !Register
    name: LOOPADDR
    addr: 0x20
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: STOP
      bit_offset: 16
      bit_width: 16
      description: STOP
    - !Field
      name: START
      bit_offset: 0
      bit_width: 16
      description: START
  - !Register
    name: LOOPCNT
    addr: 0x24
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ITER_LEFT
      bit_offset: 0
      bit_width: 8
      description: ITER_LEFT
- !Module
  name: AUX_SMPH
  description: 'AUX Semaphore Controller


    '
  base_addr: 0x400c8000
  size: 0x1000
  registers:
  - !Register
    name: SMPH0
    addr: 0x0
    size_bits: 32
    description: Semaphore 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH1
    addr: 0x4
    size_bits: 32
    description: Semaphore 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH2
    addr: 0x8
    size_bits: 32
    description: Semaphore 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH3
    addr: 0xc
    size_bits: 32
    description: Semaphore 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH4
    addr: 0x10
    size_bits: 32
    description: Semaphore 4
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH5
    addr: 0x14
    size_bits: 32
    description: Semaphore 5
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH6
    addr: 0x18
    size_bits: 32
    description: Semaphore 6
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH7
    addr: 0x1c
    size_bits: 32
    description: Semaphore 7
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: AUTOTAKE
    addr: 0x20
    size_bits: 32
    description: Sticky Request For Single Semaphore
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMPH_ID
      bit_offset: 0
      bit_width: 3
      description: SMPH_ID
- !Module
  name: AUX_TDCIF
  description: 'AUX Time To Digital Converter


    '
  base_addr: 0x400c4000
  size: 0x1000
  registers:
  - !Register
    name: CTL
    addr: 0x0
    size_bits: 32
    description: Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMD
      bit_offset: 0
      bit_width: 2
      description: CMD
  - !Register
    name: STAT
    addr: 0x4
    size_bits: 32
    description: Status
    read_allowed: true
    write_allowed: false
    reset_value: 0x6
    fields:
    - !Field
      name: SAT
      bit_offset: 7
      bit_width: 1
      description: SAT
    - !Field
      name: DONE
      bit_offset: 6
      bit_width: 1
      description: DONE
    - !Field
      name: STATE
      bit_offset: 0
      bit_width: 6
      description: STATE
  - !Register
    name: RESULT
    addr: 0x8
    size_bits: 32
    description: 'Result


      Result of last TDC conversion'
    read_allowed: true
    write_allowed: false
    reset_value: 0x2
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 25
      description: VALUE
  - !Register
    name: SATCFG
    addr: 0xc
    size_bits: 32
    description: Saturation Configuration
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: LIMIT
      bit_offset: 0
      bit_width: 4
      description: LIMIT
  - !Register
    name: TRIGSRC
    addr: 0x10
    size_bits: 32
    description: 'Trigger Source


      TDC start/stop trigger source selection'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOP_POL
      bit_offset: 13
      bit_width: 1
      description: STOP_POL
    - !Field
      name: STOP_SRC
      bit_offset: 8
      bit_width: 5
      description: STOP_SRC
    - !Field
      name: START_POL
      bit_offset: 5
      bit_width: 1
      description: START_POL
    - !Field
      name: START_SRC
      bit_offset: 0
      bit_width: 5
      description: START_SRC
  - !Register
    name: TRIGCNT
    addr: 0x14
    size_bits: 32
    description: 'Trigger Counter


      Stop counter status/control of TDC'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: CNT
  - !Register
    name: TRIGCNTLOAD
    addr: 0x18
    size_bits: 32
    description: 'Trigger Counter Load


      Stop counter control of TDC'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: CNT
  - !Register
    name: TRIGCNTCFG
    addr: 0x1c
    size_bits: 32
    description: Trigger Counter Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
  - !Register
    name: PRECTL
    addr: 0x20
    size_bits: 32
    description: 'Prescaler Control


      The prescaler can be used to count events that are faster than the AUX clock
      speed. It can be used standalone or as a start/stop source for the TDC by configuring
      TRIGSRC.START_SRC and TRIGSRC.STOP_SRC to TDC_PRE. When counting fast signals
      with the TDC that are faster than 1/10th of the clock frequency of AUX it is
      recommended to use the prescaler.


      '
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: RESET_N
      bit_offset: 7
      bit_width: 1
      description: RESET_N
    - !Field
      name: RATIO
      bit_offset: 6
      bit_width: 1
      description: RATIO
    - !Field
      name: SRC
      bit_offset: 0
      bit_width: 5
      description: SRC
  - !Register
    name: PRECNT
    addr: 0x24
    size_bits: 32
    description: 'Prescaler Counter


      Value of prescaler counter'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: CNT
- !Module
  name: AUX_TIMER
  description: 'AUX Timer


    '
  base_addr: 0x400c7000
  size: 0x1000
  registers:
  - !Register
    name: T0CFG
    addr: 0x0
    size_bits: 32
    description: 'Timer 0 Configuration

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK_SRC_POL
      bit_offset: 13
      bit_width: 1
      description: TICK_SRC_POL
    - !Field
      name: TICK_SRC
      bit_offset: 8
      bit_width: 5
      description: TICK_SRC
    - !Field
      name: PRE
      bit_offset: 4
      bit_width: 4
      description: PRE
    - !Field
      name: MODE
      bit_offset: 1
      bit_width: 1
      description: MODE
    - !Field
      name: RELOAD
      bit_offset: 0
      bit_width: 1
      description: RELOAD
  - !Register
    name: T1CFG
    addr: 0x4
    size_bits: 32
    description: 'Timer 1 Configuration

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TICK_SRC_POL
      bit_offset: 13
      bit_width: 1
      description: TICK_SRC_POL
    - !Field
      name: TICK_SRC
      bit_offset: 8
      bit_width: 5
      description: TICK_SRC
    - !Field
      name: PRE
      bit_offset: 4
      bit_width: 4
      description: PRE
    - !Field
      name: MODE
      bit_offset: 1
      bit_width: 1
      description: MODE
    - !Field
      name: RELOAD
      bit_offset: 0
      bit_width: 1
      description: RELOAD
  - !Register
    name: T0CTL
    addr: 0x8
    size_bits: 32
    description: 'Timer 0 Control


      Run control/status for timer 0

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
  - !Register
    name: T0TARGET
    addr: 0xc
    size_bits: 32
    description: 'Timer 0 Target


      Target counter value for timer 0

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 16
      description: VALUE
  - !Register
    name: T1TARGET
    addr: 0x10
    size_bits: 32
    description: 'Timer 1 Target


      Target Counter Value Timer 1

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 8
      description: VALUE
  - !Register
    name: T1CTL
    addr: 0x14
    size_bits: 32
    description: 'Timer 1 Control


      Run Control/Status For Timer 1

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
- !Module
  name: AUX_WUC
  description: 'AUX Wake-up controller  '
  base_addr: 0x400c6000
  size: 0x1000
  registers:
  - !Register
    name: MODCLKEN0
    addr: 0x0
    size_bits: 32
    description: 'Module Clock Enable


      Clock enable for each module in the AUX domain


      For use by the system CPU


      The settings in this register are OR''ed with the corresponding settings in
      MODCLKEN1. This allows the system CPU and AUX_SCE to request clocks independently.
      Settings take effect immediately.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AUX_ADI4
      bit_offset: 7
      bit_width: 1
      description: AUX_ADI4
    - !Field
      name: AUX_DDI0_OSC
      bit_offset: 6
      bit_width: 1
      description: AUX_DDI0_OSC
    - !Field
      name: TDC
      bit_offset: 5
      bit_width: 1
      description: TDC
    - !Field
      name: ANAIF
      bit_offset: 4
      bit_width: 1
      description: ANAIF
    - !Field
      name: TIMER
      bit_offset: 3
      bit_width: 1
      description: TIMER
    - !Field
      name: AIODIO1
      bit_offset: 2
      bit_width: 1
      description: AIODIO1
    - !Field
      name: AIODIO0
      bit_offset: 1
      bit_width: 1
      description: AIODIO0
    - !Field
      name: SMPH
      bit_offset: 0
      bit_width: 1
      description: SMPH
  - !Register
    name: PWROFFREQ
    addr: 0x4
    size_bits: 32
    description: 'Power Off Request


      Requests power off request for the AUX domain. When powered of the power supply
      and clock is disabled. This may only be used when taking the entire device into
      shutdown mode (i.e. with full device reset when resuming operation).


      Power off is prevented if AON_WUC:AUXCTL.AUX_FORCE_ON has been set, or if MCUBUSCTL.DISCONNECT_REQ
      has been cleared.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REQ
      bit_offset: 0
      bit_width: 1
      description: REQ
  - !Register
    name: PWRDWNREQ
    addr: 0x8
    size_bits: 32
    description: 'Power Down Request


      Request from AUX for system to enter power down. When system is in power down
      there is limited current supply available and the clock source is set by AON_WUC:AUXCLK.PWR_DWN_SRC'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REQ
      bit_offset: 0
      bit_width: 1
      description: REQ
  - !Register
    name: PWRDWNACK
    addr: 0xc
    size_bits: 32
    description: Power Down Acknowledgment
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACK
      bit_offset: 0
      bit_width: 1
      description: ACK
  - !Register
    name: CLKLFREQ
    addr: 0x10
    size_bits: 32
    description: Low Frequency Clock Request
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REQ
      bit_offset: 0
      bit_width: 1
      description: REQ
  - !Register
    name: CLKLFACK
    addr: 0x14
    size_bits: 32
    description: Low Frequency Clock Acknowledgment
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACK
      bit_offset: 0
      bit_width: 1
      description: ACK
  - !Register
    name: WUEVFLAGS
    addr: 0x28
    size_bits: 32
    description: 'Wake-up Event Flags


      Status of wake-up events from the AON domain


      The event flags are cleared by setting the corresponding bits in WUEVCLR

      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AON_RTC_CH2
      bit_offset: 2
      bit_width: 1
      description: AON_RTC_CH2
    - !Field
      name: AON_SW
      bit_offset: 1
      bit_width: 1
      description: AON_SW
    - !Field
      name: AON_PROG_WU
      bit_offset: 0
      bit_width: 1
      description: AON_PROG_WU
  - !Register
    name: WUEVCLR
    addr: 0x2c
    size_bits: 32
    description: 'Wake-up Event Clear


      Clears wake-up events from the AON domain

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AON_RTC_CH2
      bit_offset: 2
      bit_width: 1
      description: AON_RTC_CH2
    - !Field
      name: AON_SW
      bit_offset: 1
      bit_width: 1
      description: AON_SW
    - !Field
      name: AON_PROG_WU
      bit_offset: 0
      bit_width: 1
      description: AON_PROG_WU
  - !Register
    name: ADCCLKCTL
    addr: 0x30
    size_bits: 32
    description: 'ADC Clock Control


      Controls the ADC internal clock


      Note that the ADC command and data interface requires MODCLKEN0.ANAIF or MODCLKEN1.ANAIF
      also to be set

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACK
      bit_offset: 1
      bit_width: 1
      description: ACK
    - !Field
      name: REQ
      bit_offset: 0
      bit_width: 1
      description: REQ
  - !Register
    name: TDCCLKCTL
    addr: 0x34
    size_bits: 32
    description: 'TDC Clock Control


      Controls the TDC counter clock source, which steps the TDC counter value


      The source of this clock is controlled by OSC_DIG:CTL0.ACLK_TDC_SRC_SEL.

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACK
      bit_offset: 1
      bit_width: 1
      description: ACK
    - !Field
      name: REQ
      bit_offset: 0
      bit_width: 1
      description: REQ
  - !Register
    name: REFCLKCTL
    addr: 0x38
    size_bits: 32
    description: "Reference Clock Control\n\nControls the TDC reference clock source,\
      \ which is to be compared against the TDC counter clock. \n\nThe source of this\
      \ clock is controlled by OSC_DIG:CTL0.ACLK_REF_SRC_SEL."
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACK
      bit_offset: 1
      bit_width: 1
      description: ACK
    - !Field
      name: REQ
      bit_offset: 0
      bit_width: 1
      description: REQ
  - !Register
    name: RTCSUBSECINC0
    addr: 0x3c
    size_bits: 32
    description: 'Real Time Counter Sub Second Increment 0


      New value for the real-time counter (AON_RTC) sub-second increment value, part
      corresponding to AON_RTC:SUBSECINC bits 15:0.


      After setting INC15_0 and RTCSUBSECINC1.INC23_16, the value is loaded into AON_RTC:SUBSECINC.VALUEINC
      by setting RTCSUBSECINCCTL.UPD_REQ.

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INC15_0
      bit_offset: 0
      bit_width: 16
      description: INC15_0
  - !Register
    name: RTCSUBSECINC1
    addr: 0x40
    size_bits: 32
    description: 'Real Time Counter Sub Second Increment 1


      New value for the real-time counter (AON_RTC) sub-second increment value, part
      corresponding to AON_RTC:SUBSECINC bits 23:16.


      After setting RTCSUBSECINC0.INC15_0 and INC23_16, the value is loaded into AON_RTC:SUBSECINC.VALUEINC
      by setting RTCSUBSECINCCTL.UPD_REQ.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INC23_16
      bit_offset: 0
      bit_width: 8
      description: INC23_16
  - !Register
    name: RTCSUBSECINCCTL
    addr: 0x44
    size_bits: 32
    description: Real Time Counter Sub Second Increment Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: UPD_ACK
      bit_offset: 1
      bit_width: 1
      description: UPD_ACK
    - !Field
      name: UPD_REQ
      bit_offset: 0
      bit_width: 1
      description: UPD_REQ
  - !Register
    name: MCUBUSCTL
    addr: 0x48
    size_bits: 32
    description: 'MCU Bus Control


      Controls the connection between the AUX domain bus and the MCU domain bus.


      The buses must be disconnected to allow power-down or power-off of the AUX domain.

      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DISCONNECT_REQ
      bit_offset: 0
      bit_width: 1
      description: DISCONNECT_REQ
  - !Register
    name: MCUBUSSTAT
    addr: 0x4c
    size_bits: 32
    description: 'MCU Bus Status


      Indicates the connection state of the AUX domain and MCU domain buses.


      Note that this register cannot be read from the MCU domain while disconnected,
      and is therefore only useful for the AUX_SCE.'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DISCONNECTED
      bit_offset: 1
      bit_width: 1
      description: DISCONNECTED
    - !Field
      name: DISCONNECT_ACK
      bit_offset: 0
      bit_width: 1
      description: DISCONNECT_ACK
  - !Register
    name: AONCTLSTAT
    addr: 0x50
    size_bits: 32
    description: 'AON Domain Control Status


      Status of AUX domain control from AON_WUC.'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AUX_FORCE_ON
      bit_offset: 1
      bit_width: 1
      description: AUX_FORCE_ON
    - !Field
      name: SCE_RUN_EN
      bit_offset: 0
      bit_width: 1
      description: SCE_RUN_EN
  - !Register
    name: AUXIOLATCH
    addr: 0x54
    size_bits: 32
    description: 'AUX Input Output Latch


      Controls latching of signals between AUX_AIODIO0/AUX_AIODIO1 and AON_IOC.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
  - !Register
    name: MODCLKEN1
    addr: 0x5c
    size_bits: 32
    description: 'Module Clock Enable 1


      Clock enable for each module in the AUX domain, for use by the AUX_SCE. Settings
      take effect immediately.


      The settings in this register are OR''ed with the corresponding settings in
      MODCLKEN0. This allows system CPU and AUX_SCE to request clocks independently.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AUX_ADI4
      bit_offset: 7
      bit_width: 1
      description: AUX_ADI4
    - !Field
      name: AUX_DDI0_OSC
      bit_offset: 6
      bit_width: 1
      description: AUX_DDI0_OSC
    - !Field
      name: ANAIF
      bit_offset: 4
      bit_width: 1
      description: ANAIF
    - !Field
      name: TIMER
      bit_offset: 3
      bit_width: 1
      description: TIMER
    - !Field
      name: AIODIO1
      bit_offset: 2
      bit_width: 1
      description: AIODIO1
    - !Field
      name: AIODIO0
      bit_offset: 1
      bit_width: 1
      description: AIODIO0
    - !Field
      name: SMPH
      bit_offset: 0
      bit_width: 1
      description: SMPH
- !Module
  name: CCFG
  description: Customer configuration area (CCFG)
  base_addr: 0x50003000
  size: 0x1000
  registers:
  - !Register
    name: EXT_LF_CLK
    addr: 0xfa8
    size_bits: 32
    description: Extern LF clock configuration
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: DIO
      bit_offset: 24
      bit_width: 8
      description: DIO
    - !Field
      name: RTC_INCREMENT
      bit_offset: 0
      bit_width: 24
      description: RTC_INCREMENT
  - !Register
    name: MODE_CONF_1
    addr: 0xfac
    size_bits: 32
    description: Mode Configuration 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xfffbffff
    fields:
    - !Field
      name: ALT_DCDC_VMIN
      bit_offset: 20
      bit_width: 4
      description: ALT_DCDC_VMIN
    - !Field
      name: ALT_DCDC_DITHER_EN
      bit_offset: 19
      bit_width: 1
      description: ALT_DCDC_DITHER_EN
    - !Field
      name: ALT_DCDC_IPEAK
      bit_offset: 16
      bit_width: 3
      description: ALT_DCDC_IPEAK
    - !Field
      name: DELTA_IBIAS_INIT
      bit_offset: 12
      bit_width: 4
      description: DELTA_IBIAS_INIT
    - !Field
      name: DELTA_IBIAS_OFFSET
      bit_offset: 8
      bit_width: 4
      description: DELTA_IBIAS_OFFSET
    - !Field
      name: XOSC_MAX_START
      bit_offset: 0
      bit_width: 8
      description: XOSC_MAX_START
  - !Register
    name: SIZE_AND_DIS_FLAGS
    addr: 0xfb0
    size_bits: 32
    description: CCFG Size and Disable Flags
    read_allowed: true
    write_allowed: false
    reset_value: 0x10000ffff
    fields:
    - !Field
      name: SIZE_OF_CCFG
      bit_offset: 16
      bit_width: 16
      description: SIZE_OF_CCFG
    - !Field
      name: DISABLE_FLAGS
      bit_offset: 3
      bit_width: 13
      description: DISABLE_FLAGS
    - !Field
      name: DIS_GPRAM
      bit_offset: 2
      bit_width: 1
      description: DIS_GPRAM
    - !Field
      name: DIS_ALT_DCDC_SETTING
      bit_offset: 1
      bit_width: 1
      description: DIS_ALT_DCDC_SETTING
    - !Field
      name: DIS_XOSC_OVR
      bit_offset: 0
      bit_width: 1
      description: DIS_XOSC_OVR
  - !Register
    name: MODE_CONF
    addr: 0xfb4
    size_bits: 32
    description: Mode Configuration 0
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: VDDR_TRIM_SLEEP_DELTA
      bit_offset: 28
      bit_width: 4
      description: VDDR_TRIM_SLEEP_DELTA
    - !Field
      name: DCDC_RECHARGE
      bit_offset: 27
      bit_width: 1
      description: DCDC_RECHARGE
    - !Field
      name: DCDC_ACTIVE
      bit_offset: 26
      bit_width: 1
      description: DCDC_ACTIVE
    - !Field
      name: VDDR_EXT_LOAD
      bit_offset: 25
      bit_width: 1
      description: VDDR_EXT_LOAD
    - !Field
      name: VDDS_BOD_LEVEL
      bit_offset: 24
      bit_width: 1
      description: VDDS_BOD_LEVEL
    - !Field
      name: SCLK_LF_OPTION
      bit_offset: 22
      bit_width: 2
      description: SCLK_LF_OPTION
    - !Field
      name: VDDR_TRIM_SLEEP_TC
      bit_offset: 21
      bit_width: 1
      description: VDDR_TRIM_SLEEP_TC
    - !Field
      name: RTC_COMP
      bit_offset: 20
      bit_width: 1
      description: RTC_COMP
    - !Field
      name: XOSC_FREQ
      bit_offset: 18
      bit_width: 2
      description: XOSC_FREQ
    - !Field
      name: XOSC_CAP_MOD
      bit_offset: 17
      bit_width: 1
      description: XOSC_CAP_MOD
    - !Field
      name: HF_COMP
      bit_offset: 16
      bit_width: 1
      description: HF_COMP
    - !Field
      name: XOSC_CAPARRAY_DELTA
      bit_offset: 8
      bit_width: 8
      description: XOSC_CAPARRAY_DELTA
    - !Field
      name: VDDR_CAP
      bit_offset: 0
      bit_width: 8
      description: VDDR_CAP
  - !Register
    name: VOLT_LOAD_0
    addr: 0xfb8
    size_bits: 32
    description: 'Voltage Load 0

      Enabled by MODE_CONF.VDDR_EXT_LOAD.'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: VDDR_EXT_TP45
      bit_offset: 24
      bit_width: 8
      description: VDDR_EXT_TP45
    - !Field
      name: VDDR_EXT_TP25
      bit_offset: 16
      bit_width: 8
      description: VDDR_EXT_TP25
    - !Field
      name: VDDR_EXT_TP5
      bit_offset: 8
      bit_width: 8
      description: VDDR_EXT_TP5
    - !Field
      name: VDDR_EXT_TM15
      bit_offset: 0
      bit_width: 8
      description: VDDR_EXT_TM15
  - !Register
    name: VOLT_LOAD_1
    addr: 0xfbc
    size_bits: 32
    description: 'Voltage Load 1

      Enabled by MODE_CONF.VDDR_EXT_LOAD.'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: VDDR_EXT_TP125
      bit_offset: 24
      bit_width: 8
      description: VDDR_EXT_TP125
    - !Field
      name: VDDR_EXT_TP105
      bit_offset: 16
      bit_width: 8
      description: VDDR_EXT_TP105
    - !Field
      name: VDDR_EXT_TP85
      bit_offset: 8
      bit_width: 8
      description: VDDR_EXT_TP85
    - !Field
      name: VDDR_EXT_TP65
      bit_offset: 0
      bit_width: 8
      description: VDDR_EXT_TP65
  - !Register
    name: RTC_OFFSET
    addr: 0xfc0
    size_bits: 32
    description: 'Real Time Clock Offset

      Enabled by MODE_CONF.RTC_COMP.'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RTC_COMP_P0
      bit_offset: 16
      bit_width: 16
      description: RTC_COMP_P0
    - !Field
      name: RTC_COMP_P1
      bit_offset: 8
      bit_width: 8
      description: RTC_COMP_P1
    - !Field
      name: RTC_COMP_P2
      bit_offset: 0
      bit_width: 8
      description: RTC_COMP_P2
  - !Register
    name: FREQ_OFFSET
    addr: 0xfc4
    size_bits: 32
    description: Frequency Offset
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: HF_COMP_P0
      bit_offset: 16
      bit_width: 16
      description: HF_COMP_P0
    - !Field
      name: HF_COMP_P1
      bit_offset: 8
      bit_width: 8
      description: HF_COMP_P1
    - !Field
      name: HF_COMP_P2
      bit_offset: 0
      bit_width: 8
      description: HF_COMP_P2
  - !Register
    name: IEEE_MAC_0
    addr: 0xfc8
    size_bits: 32
    description: IEEE MAC Address 0
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: ADDR
  - !Register
    name: IEEE_MAC_1
    addr: 0xfcc
    size_bits: 32
    description: IEEE MAC Address 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: ADDR
  - !Register
    name: IEEE_BLE_0
    addr: 0xfd0
    size_bits: 32
    description: IEEE BLE Address 0
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: ADDR
  - !Register
    name: IEEE_BLE_1
    addr: 0xfd4
    size_bits: 32
    description: IEEE BLE Address 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: ADDR
  - !Register
    name: BL_CONFIG
    addr: 0xfd8
    size_bits: 32
    description: 'Bootloader Configuration

      Configures the functionality of the ROM boot loader.

      If both the boot loader is enabled by the BOOTLOADER_ENABLE field and the boot
      loader backdoor is enabled by the BL_ENABLE field it is possible to force entry
      of the ROM boot loader even if a valid image is present in flash.'
    read_allowed: true
    write_allowed: false
    reset_value: 0xc5ffffff
    fields:
    - !Field
      name: BOOTLOADER_ENABLE
      bit_offset: 24
      bit_width: 8
      description: BOOTLOADER_ENABLE
    - !Field
      name: BL_LEVEL
      bit_offset: 16
      bit_width: 1
      description: BL_LEVEL
    - !Field
      name: BL_PIN_NUMBER
      bit_offset: 8
      bit_width: 8
      description: BL_PIN_NUMBER
    - !Field
      name: BL_ENABLE
      bit_offset: 0
      bit_width: 8
      description: BL_ENABLE
  - !Register
    name: ERASE_CONF
    addr: 0xfdc
    size_bits: 32
    description: Erase Configuration
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: CHIP_ERASE_DIS_N
      bit_offset: 8
      bit_width: 1
      description: CHIP_ERASE_DIS_N
    - !Field
      name: BANK_ERASE_DIS_N
      bit_offset: 0
      bit_width: 1
      description: BANK_ERASE_DIS_N
  - !Register
    name: CCFG_TI_OPTIONS
    addr: 0xfe0
    size_bits: 32
    description: TI Options
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffc5
    fields:
    - !Field
      name: TI_FA_ENABLE
      bit_offset: 0
      bit_width: 8
      description: TI_FA_ENABLE
  - !Register
    name: CCFG_TAP_DAP_0
    addr: 0xfe4
    size_bits: 32
    description: Test Access Points Enable 0
    read_allowed: true
    write_allowed: false
    reset_value: 0xffc5c5c5
    fields:
    - !Field
      name: CPU_DAP_ENABLE
      bit_offset: 16
      bit_width: 8
      description: CPU_DAP_ENABLE
    - !Field
      name: PRCM_TAP_ENABLE
      bit_offset: 8
      bit_width: 8
      description: PRCM_TAP_ENABLE
    - !Field
      name: TEST_TAP_ENABLE
      bit_offset: 0
      bit_width: 8
      description: TEST_TAP_ENABLE
  - !Register
    name: CCFG_TAP_DAP_1
    addr: 0xfe8
    size_bits: 32
    description: Test Access Points Enable 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xffc5c5c5
    fields:
    - !Field
      name: PBIST2_TAP_ENABLE
      bit_offset: 16
      bit_width: 8
      description: PBIST2_TAP_ENABLE
    - !Field
      name: PBIST1_TAP_ENABLE
      bit_offset: 8
      bit_width: 8
      description: PBIST1_TAP_ENABLE
    - !Field
      name: WUC_TAP_ENABLE
      bit_offset: 0
      bit_width: 8
      description: WUC_TAP_ENABLE
  - !Register
    name: IMAGE_VALID_CONF
    addr: 0xfec
    size_bits: 32
    description: 'Image Valid '
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: IMAGE_VALID
      bit_offset: 0
      bit_width: 32
      description: IMAGE_VALID
  - !Register
    name: CCFG_PROT_31_0
    addr: 0xff0
    size_bits: 32
    description: 'Protect Sectors 0-31

      Each bit write protects one 4KB flash sector from being both programmed and
      erased. Bit must be set to 0 in order to enable sector write protect.'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: WRT_PROT_SEC_31
      bit_offset: 31
      bit_width: 1
      description: WRT_PROT_SEC_31
    - !Field
      name: WRT_PROT_SEC_30
      bit_offset: 30
      bit_width: 1
      description: WRT_PROT_SEC_30
    - !Field
      name: WRT_PROT_SEC_29
      bit_offset: 29
      bit_width: 1
      description: WRT_PROT_SEC_29
    - !Field
      name: WRT_PROT_SEC_28
      bit_offset: 28
      bit_width: 1
      description: WRT_PROT_SEC_28
    - !Field
      name: WRT_PROT_SEC_27
      bit_offset: 27
      bit_width: 1
      description: WRT_PROT_SEC_27
    - !Field
      name: WRT_PROT_SEC_26
      bit_offset: 26
      bit_width: 1
      description: WRT_PROT_SEC_26
    - !Field
      name: WRT_PROT_SEC_25
      bit_offset: 25
      bit_width: 1
      description: WRT_PROT_SEC_25
    - !Field
      name: WRT_PROT_SEC_24
      bit_offset: 24
      bit_width: 1
      description: WRT_PROT_SEC_24
    - !Field
      name: WRT_PROT_SEC_23
      bit_offset: 23
      bit_width: 1
      description: WRT_PROT_SEC_23
    - !Field
      name: WRT_PROT_SEC_22
      bit_offset: 22
      bit_width: 1
      description: WRT_PROT_SEC_22
    - !Field
      name: WRT_PROT_SEC_21
      bit_offset: 21
      bit_width: 1
      description: WRT_PROT_SEC_21
    - !Field
      name: WRT_PROT_SEC_20
      bit_offset: 20
      bit_width: 1
      description: WRT_PROT_SEC_20
    - !Field
      name: WRT_PROT_SEC_19
      bit_offset: 19
      bit_width: 1
      description: WRT_PROT_SEC_19
    - !Field
      name: WRT_PROT_SEC_18
      bit_offset: 18
      bit_width: 1
      description: WRT_PROT_SEC_18
    - !Field
      name: WRT_PROT_SEC_17
      bit_offset: 17
      bit_width: 1
      description: WRT_PROT_SEC_17
    - !Field
      name: WRT_PROT_SEC_16
      bit_offset: 16
      bit_width: 1
      description: WRT_PROT_SEC_16
    - !Field
      name: WRT_PROT_SEC_15
      bit_offset: 15
      bit_width: 1
      description: WRT_PROT_SEC_15
    - !Field
      name: WRT_PROT_SEC_14
      bit_offset: 14
      bit_width: 1
      description: WRT_PROT_SEC_14
    - !Field
      name: WRT_PROT_SEC_13
      bit_offset: 13
      bit_width: 1
      description: WRT_PROT_SEC_13
    - !Field
      name: WRT_PROT_SEC_12
      bit_offset: 12
      bit_width: 1
      description: WRT_PROT_SEC_12
    - !Field
      name: WRT_PROT_SEC_11
      bit_offset: 11
      bit_width: 1
      description: WRT_PROT_SEC_11
    - !Field
      name: WRT_PROT_SEC_10
      bit_offset: 10
      bit_width: 1
      description: WRT_PROT_SEC_10
    - !Field
      name: WRT_PROT_SEC_9
      bit_offset: 9
      bit_width: 1
      description: WRT_PROT_SEC_9
    - !Field
      name: WRT_PROT_SEC_8
      bit_offset: 8
      bit_width: 1
      description: WRT_PROT_SEC_8
    - !Field
      name: WRT_PROT_SEC_7
      bit_offset: 7
      bit_width: 1
      description: WRT_PROT_SEC_7
    - !Field
      name: WRT_PROT_SEC_6
      bit_offset: 6
      bit_width: 1
      description: WRT_PROT_SEC_6
    - !Field
      name: WRT_PROT_SEC_5
      bit_offset: 5
      bit_width: 1
      description: WRT_PROT_SEC_5
    - !Field
      name: WRT_PROT_SEC_4
      bit_offset: 4
      bit_width: 1
      description: WRT_PROT_SEC_4
    - !Field
      name: WRT_PROT_SEC_3
      bit_offset: 3
      bit_width: 1
      description: WRT_PROT_SEC_3
    - !Field
      name: WRT_PROT_SEC_2
      bit_offset: 2
      bit_width: 1
      description: WRT_PROT_SEC_2
    - !Field
      name: WRT_PROT_SEC_1
      bit_offset: 1
      bit_width: 1
      description: WRT_PROT_SEC_1
    - !Field
      name: WRT_PROT_SEC_0
      bit_offset: 0
      bit_width: 1
      description: WRT_PROT_SEC_0
  - !Register
    name: CCFG_PROT_63_32
    addr: 0xff4
    size_bits: 32
    description: 'Protect Sectors 32-63

      Each bit write protects one 4KB flash sector from being both programmed and
      erased. Bit must be set to 0 in order to enable sector write protect. Not in
      use by CC26xx and CC13xx.'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: WRT_PROT_SEC_63
      bit_offset: 31
      bit_width: 1
      description: WRT_PROT_SEC_63
    - !Field
      name: WRT_PROT_SEC_62
      bit_offset: 30
      bit_width: 1
      description: WRT_PROT_SEC_62
    - !Field
      name: WRT_PROT_SEC_61
      bit_offset: 29
      bit_width: 1
      description: WRT_PROT_SEC_61
    - !Field
      name: WRT_PROT_SEC_60
      bit_offset: 28
      bit_width: 1
      description: WRT_PROT_SEC_60
    - !Field
      name: WRT_PROT_SEC_59
      bit_offset: 27
      bit_width: 1
      description: WRT_PROT_SEC_59
    - !Field
      name: WRT_PROT_SEC_58
      bit_offset: 26
      bit_width: 1
      description: WRT_PROT_SEC_58
    - !Field
      name: WRT_PROT_SEC_57
      bit_offset: 25
      bit_width: 1
      description: WRT_PROT_SEC_57
    - !Field
      name: WRT_PROT_SEC_56
      bit_offset: 24
      bit_width: 1
      description: WRT_PROT_SEC_56
    - !Field
      name: WRT_PROT_SEC_55
      bit_offset: 23
      bit_width: 1
      description: WRT_PROT_SEC_55
    - !Field
      name: WRT_PROT_SEC_54
      bit_offset: 22
      bit_width: 1
      description: WRT_PROT_SEC_54
    - !Field
      name: WRT_PROT_SEC_53
      bit_offset: 21
      bit_width: 1
      description: WRT_PROT_SEC_53
    - !Field
      name: WRT_PROT_SEC_52
      bit_offset: 20
      bit_width: 1
      description: WRT_PROT_SEC_52
    - !Field
      name: WRT_PROT_SEC_51
      bit_offset: 19
      bit_width: 1
      description: WRT_PROT_SEC_51
    - !Field
      name: WRT_PROT_SEC_50
      bit_offset: 18
      bit_width: 1
      description: WRT_PROT_SEC_50
    - !Field
      name: WRT_PROT_SEC_49
      bit_offset: 17
      bit_width: 1
      description: WRT_PROT_SEC_49
    - !Field
      name: WRT_PROT_SEC_48
      bit_offset: 16
      bit_width: 1
      description: WRT_PROT_SEC_48
    - !Field
      name: WRT_PROT_SEC_47
      bit_offset: 15
      bit_width: 1
      description: WRT_PROT_SEC_47
    - !Field
      name: WRT_PROT_SEC_46
      bit_offset: 14
      bit_width: 1
      description: WRT_PROT_SEC_46
    - !Field
      name: WRT_PROT_SEC_45
      bit_offset: 13
      bit_width: 1
      description: WRT_PROT_SEC_45
    - !Field
      name: WRT_PROT_SEC_44
      bit_offset: 12
      bit_width: 1
      description: WRT_PROT_SEC_44
    - !Field
      name: WRT_PROT_SEC_43
      bit_offset: 11
      bit_width: 1
      description: WRT_PROT_SEC_43
    - !Field
      name: WRT_PROT_SEC_42
      bit_offset: 10
      bit_width: 1
      description: WRT_PROT_SEC_42
    - !Field
      name: WRT_PROT_SEC_41
      bit_offset: 9
      bit_width: 1
      description: WRT_PROT_SEC_41
    - !Field
      name: WRT_PROT_SEC_40
      bit_offset: 8
      bit_width: 1
      description: WRT_PROT_SEC_40
    - !Field
      name: WRT_PROT_SEC_39
      bit_offset: 7
      bit_width: 1
      description: WRT_PROT_SEC_39
    - !Field
      name: WRT_PROT_SEC_38
      bit_offset: 6
      bit_width: 1
      description: WRT_PROT_SEC_38
    - !Field
      name: WRT_PROT_SEC_37
      bit_offset: 5
      bit_width: 1
      description: WRT_PROT_SEC_37
    - !Field
      name: WRT_PROT_SEC_36
      bit_offset: 4
      bit_width: 1
      description: WRT_PROT_SEC_36
    - !Field
      name: WRT_PROT_SEC_35
      bit_offset: 3
      bit_width: 1
      description: WRT_PROT_SEC_35
    - !Field
      name: WRT_PROT_SEC_34
      bit_offset: 2
      bit_width: 1
      description: WRT_PROT_SEC_34
    - !Field
      name: WRT_PROT_SEC_33
      bit_offset: 1
      bit_width: 1
      description: WRT_PROT_SEC_33
    - !Field
      name: WRT_PROT_SEC_32
      bit_offset: 0
      bit_width: 1
      description: WRT_PROT_SEC_32
  - !Register
    name: CCFG_PROT_95_64
    addr: 0xff8
    size_bits: 32
    description: 'Protect Sectors 64-95

      Each bit write protects one flash sector from being both programmed and erased.
      Bit must be set to 0 in order to enable sector write protect. Not in use by
      CC26xx and CC13xx.'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: WRT_PROT_SEC_95
      bit_offset: 31
      bit_width: 1
      description: WRT_PROT_SEC_95
    - !Field
      name: WRT_PROT_SEC_94
      bit_offset: 30
      bit_width: 1
      description: WRT_PROT_SEC_94
    - !Field
      name: WRT_PROT_SEC_93
      bit_offset: 29
      bit_width: 1
      description: WRT_PROT_SEC_93
    - !Field
      name: WRT_PROT_SEC_92
      bit_offset: 28
      bit_width: 1
      description: WRT_PROT_SEC_92
    - !Field
      name: WRT_PROT_SEC_91
      bit_offset: 27
      bit_width: 1
      description: WRT_PROT_SEC_91
    - !Field
      name: WRT_PROT_SEC_90
      bit_offset: 26
      bit_width: 1
      description: WRT_PROT_SEC_90
    - !Field
      name: WRT_PROT_SEC_89
      bit_offset: 25
      bit_width: 1
      description: WRT_PROT_SEC_89
    - !Field
      name: WRT_PROT_SEC_88
      bit_offset: 24
      bit_width: 1
      description: WRT_PROT_SEC_88
    - !Field
      name: WRT_PROT_SEC_87
      bit_offset: 23
      bit_width: 1
      description: WRT_PROT_SEC_87
    - !Field
      name: WRT_PROT_SEC_86
      bit_offset: 22
      bit_width: 1
      description: WRT_PROT_SEC_86
    - !Field
      name: WRT_PROT_SEC_85
      bit_offset: 21
      bit_width: 1
      description: WRT_PROT_SEC_85
    - !Field
      name: WRT_PROT_SEC_84
      bit_offset: 20
      bit_width: 1
      description: WRT_PROT_SEC_84
    - !Field
      name: WRT_PROT_SEC_83
      bit_offset: 19
      bit_width: 1
      description: WRT_PROT_SEC_83
    - !Field
      name: WRT_PROT_SEC_82
      bit_offset: 18
      bit_width: 1
      description: WRT_PROT_SEC_82
    - !Field
      name: WRT_PROT_SEC_81
      bit_offset: 17
      bit_width: 1
      description: WRT_PROT_SEC_81
    - !Field
      name: WRT_PROT_SEC_80
      bit_offset: 16
      bit_width: 1
      description: WRT_PROT_SEC_80
    - !Field
      name: WRT_PROT_SEC_79
      bit_offset: 15
      bit_width: 1
      description: WRT_PROT_SEC_79
    - !Field
      name: WRT_PROT_SEC_78
      bit_offset: 14
      bit_width: 1
      description: WRT_PROT_SEC_78
    - !Field
      name: WRT_PROT_SEC_77
      bit_offset: 13
      bit_width: 1
      description: WRT_PROT_SEC_77
    - !Field
      name: WRT_PROT_SEC_76
      bit_offset: 12
      bit_width: 1
      description: WRT_PROT_SEC_76
    - !Field
      name: WRT_PROT_SEC_75
      bit_offset: 11
      bit_width: 1
      description: WRT_PROT_SEC_75
    - !Field
      name: WRT_PROT_SEC_74
      bit_offset: 10
      bit_width: 1
      description: WRT_PROT_SEC_74
    - !Field
      name: WRT_PROT_SEC_73
      bit_offset: 9
      bit_width: 1
      description: WRT_PROT_SEC_73
    - !Field
      name: WRT_PROT_SEC_72
      bit_offset: 8
      bit_width: 1
      description: WRT_PROT_SEC_72
    - !Field
      name: WRT_PROT_SEC_71
      bit_offset: 7
      bit_width: 1
      description: WRT_PROT_SEC_71
    - !Field
      name: WRT_PROT_SEC_70
      bit_offset: 6
      bit_width: 1
      description: WRT_PROT_SEC_70
    - !Field
      name: WRT_PROT_SEC_69
      bit_offset: 5
      bit_width: 1
      description: WRT_PROT_SEC_69
    - !Field
      name: WRT_PROT_SEC_68
      bit_offset: 4
      bit_width: 1
      description: WRT_PROT_SEC_68
    - !Field
      name: WRT_PROT_SEC_67
      bit_offset: 3
      bit_width: 1
      description: WRT_PROT_SEC_67
    - !Field
      name: WRT_PROT_SEC_66
      bit_offset: 2
      bit_width: 1
      description: WRT_PROT_SEC_66
    - !Field
      name: WRT_PROT_SEC_65
      bit_offset: 1
      bit_width: 1
      description: WRT_PROT_SEC_65
    - !Field
      name: WRT_PROT_SEC_64
      bit_offset: 0
      bit_width: 1
      description: WRT_PROT_SEC_64
  - !Register
    name: CCFG_PROT_127_96
    addr: 0xffc
    size_bits: 32
    description: 'Protect Sectors 96-127

      Each bit write protects one flash sector from being both programmed and erased.
      Bit must be set to 0 in order to enable sector write protect. Not in use by
      CC26xx and CC13xx.'
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: WRT_PROT_SEC_127
      bit_offset: 31
      bit_width: 1
      description: WRT_PROT_SEC_127
    - !Field
      name: WRT_PROT_SEC_126
      bit_offset: 30
      bit_width: 1
      description: WRT_PROT_SEC_126
    - !Field
      name: WRT_PROT_SEC_125
      bit_offset: 29
      bit_width: 1
      description: WRT_PROT_SEC_125
    - !Field
      name: WRT_PROT_SEC_124
      bit_offset: 28
      bit_width: 1
      description: WRT_PROT_SEC_124
    - !Field
      name: WRT_PROT_SEC_123
      bit_offset: 27
      bit_width: 1
      description: WRT_PROT_SEC_123
    - !Field
      name: WRT_PROT_SEC_122
      bit_offset: 26
      bit_width: 1
      description: WRT_PROT_SEC_122
    - !Field
      name: WRT_PROT_SEC_121
      bit_offset: 25
      bit_width: 1
      description: WRT_PROT_SEC_121
    - !Field
      name: WRT_PROT_SEC_120
      bit_offset: 24
      bit_width: 1
      description: WRT_PROT_SEC_120
    - !Field
      name: WRT_PROT_SEC_119
      bit_offset: 23
      bit_width: 1
      description: WRT_PROT_SEC_119
    - !Field
      name: WRT_PROT_SEC_118
      bit_offset: 22
      bit_width: 1
      description: WRT_PROT_SEC_118
    - !Field
      name: WRT_PROT_SEC_117
      bit_offset: 21
      bit_width: 1
      description: WRT_PROT_SEC_117
    - !Field
      name: WRT_PROT_SEC_116
      bit_offset: 20
      bit_width: 1
      description: WRT_PROT_SEC_116
    - !Field
      name: WRT_PROT_SEC_115
      bit_offset: 19
      bit_width: 1
      description: WRT_PROT_SEC_115
    - !Field
      name: WRT_PROT_SEC_114
      bit_offset: 18
      bit_width: 1
      description: WRT_PROT_SEC_114
    - !Field
      name: WRT_PROT_SEC_113
      bit_offset: 17
      bit_width: 1
      description: WRT_PROT_SEC_113
    - !Field
      name: WRT_PROT_SEC_112
      bit_offset: 16
      bit_width: 1
      description: WRT_PROT_SEC_112
    - !Field
      name: WRT_PROT_SEC_111
      bit_offset: 15
      bit_width: 1
      description: WRT_PROT_SEC_111
    - !Field
      name: WRT_PROT_SEC_110
      bit_offset: 14
      bit_width: 1
      description: WRT_PROT_SEC_110
    - !Field
      name: WRT_PROT_SEC_109
      bit_offset: 13
      bit_width: 1
      description: WRT_PROT_SEC_109
    - !Field
      name: WRT_PROT_SEC_108
      bit_offset: 12
      bit_width: 1
      description: WRT_PROT_SEC_108
    - !Field
      name: WRT_PROT_SEC_107
      bit_offset: 11
      bit_width: 1
      description: WRT_PROT_SEC_107
    - !Field
      name: WRT_PROT_SEC_106
      bit_offset: 10
      bit_width: 1
      description: WRT_PROT_SEC_106
    - !Field
      name: WRT_PROT_SEC_105
      bit_offset: 9
      bit_width: 1
      description: WRT_PROT_SEC_105
    - !Field
      name: WRT_PROT_SEC_104
      bit_offset: 8
      bit_width: 1
      description: WRT_PROT_SEC_104
    - !Field
      name: WRT_PROT_SEC_103
      bit_offset: 7
      bit_width: 1
      description: WRT_PROT_SEC_103
    - !Field
      name: WRT_PROT_SEC_102
      bit_offset: 6
      bit_width: 1
      description: WRT_PROT_SEC_102
    - !Field
      name: WRT_PROT_SEC_101
      bit_offset: 5
      bit_width: 1
      description: WRT_PROT_SEC_101
    - !Field
      name: WRT_PROT_SEC_100
      bit_offset: 4
      bit_width: 1
      description: WRT_PROT_SEC_100
    - !Field
      name: WRT_PROT_SEC_99
      bit_offset: 3
      bit_width: 1
      description: WRT_PROT_SEC_99
    - !Field
      name: WRT_PROT_SEC_98
      bit_offset: 2
      bit_width: 1
      description: WRT_PROT_SEC_98
    - !Field
      name: WRT_PROT_SEC_97
      bit_offset: 1
      bit_width: 1
      description: WRT_PROT_SEC_97
    - !Field
      name: WRT_PROT_SEC_96
      bit_offset: 0
      bit_width: 1
      description: WRT_PROT_SEC_96
- !Module
  name: CPU_TIPROP
  description: 'Cortex-M''s TI proprietary registers

    '
  base_addr: 0xe00fe000
  size: 0x1000
  registers:
  - !Register
    name: TRACECLKMUX
    addr: 0xff8
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRACECLK_N_SWV
      bit_offset: 0
      bit_width: 1
      description: TRACECLK_N_SWV
  - !Register
    name: DYN_CG
    addr: 0xffc
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DYN_CG
      bit_offset: 0
      bit_width: 2
      description: DYN_CG
- !Module
  name: CRYPTO
  description: 'Crypto core with DMA capability and local key storage


    '
  base_addr: 0x40024000
  size: 0x800
  registers:
  - !Register
    name: DMACH0CTL
    addr: 0x0
    size_bits: 32
    description: DMA Channel 0 Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRIO
      bit_offset: 1
      bit_width: 1
      description: PRIO
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
  - !Register
    name: DMACH0EXTADDR
    addr: 0x4
    size_bits: 32
    description: DMA Channel 0 External Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: ADDR
  - !Register
    name: DMACH0LEN
    addr: 0xc
    size_bits: 32
    description: DMA Channel 0 Length
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LEN
      bit_offset: 0
      bit_width: 16
      description: LEN
  - !Register
    name: DMASTAT
    addr: 0x18
    size_bits: 32
    description: DMA Controller Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PORT_ERR
      bit_offset: 17
      bit_width: 1
      description: PORT_ERR
    - !Field
      name: CH1_ACTIVE
      bit_offset: 1
      bit_width: 1
      description: CH1_ACTIVE
    - !Field
      name: CH0_ACTIVE
      bit_offset: 0
      bit_width: 1
      description: CH0_ACTIVE
  - !Register
    name: DMASWRESET
    addr: 0x1c
    size_bits: 32
    description: DMA Controller Software Reset
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RESET
      bit_offset: 0
      bit_width: 1
      description: RESET
  - !Register
    name: DMACH1CTL
    addr: 0x20
    size_bits: 32
    description: DMA Channel 1 Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRIO
      bit_offset: 1
      bit_width: 1
      description: PRIO
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
  - !Register
    name: DMACH1EXTADDR
    addr: 0x24
    size_bits: 32
    description: DMA Channel 1 External Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADDR
      bit_offset: 0
      bit_width: 32
      description: ADDR
  - !Register
    name: DMACH1LEN
    addr: 0x2c
    size_bits: 32
    description: DMA Channel 1 Length
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LEN
      bit_offset: 0
      bit_width: 16
      description: LEN
  - !Register
    name: DMABUSCFG
    addr: 0x78
    size_bits: 32
    description: DMA Controller Master Configuration
    read_allowed: true
    write_allowed: true
    reset_value: 0x2400
    fields:
    - !Field
      name: AHB_MST1_BURST_SIZE
      bit_offset: 12
      bit_width: 4
      description: AHB_MST1_BURST_SIZE
    - !Field
      name: AHB_MST1_IDLE_EN
      bit_offset: 11
      bit_width: 1
      description: AHB_MST1_IDLE_EN
    - !Field
      name: AHB_MST1_INCR_EN
      bit_offset: 10
      bit_width: 1
      description: AHB_MST1_INCR_EN
    - !Field
      name: AHB_MST1_LOCK_EN
      bit_offset: 9
      bit_width: 1
      description: AHB_MST1_LOCK_EN
    - !Field
      name: AHB_MST1_BIGEND
      bit_offset: 8
      bit_width: 1
      description: AHB_MST1_BIGEND
  - !Register
    name: DMAPORTERR
    addr: 0x7c
    size_bits: 32
    description: DMA Controller Port Error
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AHB_ERR
      bit_offset: 12
      bit_width: 1
      description: AHB_ERR
    - !Field
      name: LAST_CH
      bit_offset: 9
      bit_width: 1
      description: LAST_CH
  - !Register
    name: DMAHWVER
    addr: 0xfc
    size_bits: 32
    description: DMA Controller Version
    read_allowed: true
    write_allowed: false
    reset_value: 0x1012ed1
    fields:
    - !Field
      name: HW_MAJOR_VER
      bit_offset: 24
      bit_width: 4
      description: HW_MAJOR_VER
    - !Field
      name: HW_MINOR_VER
      bit_offset: 20
      bit_width: 4
      description: HW_MINOR_VER
    - !Field
      name: HW_PATCH_LVL
      bit_offset: 16
      bit_width: 4
      description: HW_PATCH_LVL
    - !Field
      name: VER_NUM_COMPL
      bit_offset: 8
      bit_width: 8
      description: VER_NUM_COMPL
    - !Field
      name: VER_NUM
      bit_offset: 0
      bit_width: 8
      description: VER_NUM
  - !Register
    name: KEYWRITEAREA
    addr: 0x400
    size_bits: 32
    description: Key Write Area
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAM_AREA7
      bit_offset: 7
      bit_width: 1
      description: RAM_AREA7
    - !Field
      name: RAM_AREA6
      bit_offset: 6
      bit_width: 1
      description: RAM_AREA6
    - !Field
      name: RAM_AREA5
      bit_offset: 5
      bit_width: 1
      description: RAM_AREA5
    - !Field
      name: RAM_AREA4
      bit_offset: 4
      bit_width: 1
      description: RAM_AREA4
    - !Field
      name: RAM_AREA3
      bit_offset: 3
      bit_width: 1
      description: RAM_AREA3
    - !Field
      name: RAM_AREA2
      bit_offset: 2
      bit_width: 1
      description: RAM_AREA2
    - !Field
      name: RAM_AREA1
      bit_offset: 1
      bit_width: 1
      description: RAM_AREA1
    - !Field
      name: RAM_AREA0
      bit_offset: 0
      bit_width: 1
      description: RAM_AREA0
  - !Register
    name: KEYWRITTENAREA
    addr: 0x404
    size_bits: 32
    description: 'Key Written Area Status

      This register shows which areas of the key store RAM contain valid written keys.

      When a new key needs to be written to the key store, on a location that is already
      occupied by a valid key, this key area must be cleared first. This can be done
      by writing this register before the new key is written to the key store memory.

      Attempting to write to a key area that already contains a valid key is not allowed
      and will result in an error.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAM_AREA_WRITTEN7
      bit_offset: 7
      bit_width: 1
      description: RAM_AREA_WRITTEN7
    - !Field
      name: RAM_AREA_WRITTEN6
      bit_offset: 6
      bit_width: 1
      description: RAM_AREA_WRITTEN6
    - !Field
      name: RAM_AREA_WRITTEN5
      bit_offset: 5
      bit_width: 1
      description: RAM_AREA_WRITTEN5
    - !Field
      name: RAM_AREA_WRITTEN4
      bit_offset: 4
      bit_width: 1
      description: RAM_AREA_WRITTEN4
    - !Field
      name: RAM_AREA_WRITTEN3
      bit_offset: 3
      bit_width: 1
      description: RAM_AREA_WRITTEN3
    - !Field
      name: RAM_AREA_WRITTEN2
      bit_offset: 2
      bit_width: 1
      description: RAM_AREA_WRITTEN2
    - !Field
      name: RAM_AREA_WRITTEN1
      bit_offset: 1
      bit_width: 1
      description: RAM_AREA_WRITTEN1
    - !Field
      name: RAM_AREA_WRITTEN0
      bit_offset: 0
      bit_width: 1
      description: RAM_AREA_WRITTEN0
  - !Register
    name: KEYSIZE
    addr: 0x408
    size_bits: 32
    description: 'Key Size

      This register defines the size of the keys that are written with DMA.'
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: SIZE
      bit_offset: 0
      bit_width: 2
      description: SIZE
  - !Register
    name: KEYREADAREA
    addr: 0x40c
    size_bits: 32
    description: Key Read Area
    read_allowed: true
    write_allowed: true
    reset_value: 0x8
    fields:
    - !Field
      name: BUSY
      bit_offset: 31
      bit_width: 1
      description: BUSY
    - !Field
      name: RAM_AREA
      bit_offset: 0
      bit_width: 4
      description: RAM_AREA
  - !Register
    name: AESCTL
    addr: 0x550
    size_bits: 32
    description: AES Input/Output Buffer Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000000
    fields:
    - !Field
      name: CONTEXT_RDY
      bit_offset: 31
      bit_width: 1
      description: CONTEXT_RDY
    - !Field
      name: SAVED_CONTEXT_RDY
      bit_offset: 30
      bit_width: 1
      description: SAVED_CONTEXT_RDY
    - !Field
      name: SAVE_CONTEXT
      bit_offset: 29
      bit_width: 1
      description: SAVE_CONTEXT
    - !Field
      name: CCM_M
      bit_offset: 22
      bit_width: 3
      description: CCM_M
    - !Field
      name: CCM_L
      bit_offset: 19
      bit_width: 3
      description: CCM_L
    - !Field
      name: CCM
      bit_offset: 18
      bit_width: 1
      description: CCM
    - !Field
      name: CBC_MAC
      bit_offset: 15
      bit_width: 1
      description: CBC_MAC
    - !Field
      name: CTR_WIDTH
      bit_offset: 7
      bit_width: 2
      description: CTR_WIDTH
    - !Field
      name: CTR
      bit_offset: 6
      bit_width: 1
      description: CTR
    - !Field
      name: CBC
      bit_offset: 5
      bit_width: 1
      description: CBC
    - !Field
      name: KEY_SIZE
      bit_offset: 3
      bit_width: 2
      description: KEY_SIZE
    - !Field
      name: DIR
      bit_offset: 2
      bit_width: 1
      description: DIR
    - !Field
      name: INPUT_RDY
      bit_offset: 1
      bit_width: 1
      description: INPUT_RDY
    - !Field
      name: OUTPUT_RDY
      bit_offset: 0
      bit_width: 1
      description: OUTPUT_RDY
  - !Register
    name: AESDATALEN0
    addr: 0x554
    size_bits: 32
    description: Crypto Data Length LSW
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: LEN_LSW
      bit_offset: 0
      bit_width: 32
      description: LEN_LSW
  - !Register
    name: AESDATALEN1
    addr: 0x558
    size_bits: 32
    description: Crypto Data Length MSW
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: LEN_MSW
      bit_offset: 0
      bit_width: 29
      description: LEN_MSW
  - !Register
    name: AESAUTHLEN
    addr: 0x55c
    size_bits: 32
    description: AES Authentication Length
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: LEN
      bit_offset: 0
      bit_width: 32
      description: LEN
  - !Register
    name: AESDATAOUT0
    addr: 0x560
    size_bits: 32
    description: Data Input/Output
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: DATA
  - !Register
    name: AESDATAIN0
    addr: 0x560
    size_bits: 32
    description: AES Data Input/Output 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: DATA
  - !Register
    name: AESDATAOUT1
    addr: 0x564
    size_bits: 32
    description: AES Data Input/Output 3
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: DATA
  - !Register
    name: AESDATAIN1
    addr: 0x564
    size_bits: 32
    description: AES Data Input/Output 1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: DATA
  - !Register
    name: AESDATAOUT2
    addr: 0x568
    size_bits: 32
    description: AES Data Input/Output 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: DATA
  - !Register
    name: AESDATAIN2
    addr: 0x568
    size_bits: 32
    description: AES Data Input/Output 2
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: DATA
  - !Register
    name: AESDATAOUT3
    addr: 0x56c
    size_bits: 32
    description: AES Data Input/Output 3
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: DATA
  - !Register
    name: AESDATAIN3
    addr: 0x56c
    size_bits: 32
    description: Data Input/Output
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: DATA
  - !Register
    name: ALGSEL
    addr: 0x700
    size_bits: 32
    description: 'Master Algorithm Select

      This register configures the internal destination of the DMA controller.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAG
      bit_offset: 31
      bit_width: 1
      description: TAG
    - !Field
      name: AES
      bit_offset: 1
      bit_width: 1
      description: AES
    - !Field
      name: KEY_STORE
      bit_offset: 0
      bit_width: 1
      description: KEY_STORE
  - !Register
    name: DMAPROTCTL
    addr: 0x704
    size_bits: 32
    description: Master Protection Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
  - !Register
    name: SWRESET
    addr: 0x740
    size_bits: 32
    description: Software Reset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESET
      bit_offset: 0
      bit_width: 1
      description: RESET
  - !Register
    name: IRQTYPE
    addr: 0x780
    size_bits: 32
    description: Interrupt Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IEN
      bit_offset: 0
      bit_width: 1
      description: IEN
  - !Register
    name: IRQEN
    addr: 0x784
    size_bits: 32
    description: Interrupt Enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA_IN_DONE
      bit_offset: 1
      bit_width: 1
      description: DMA_IN_DONE
    - !Field
      name: RESULT_AVAIL
      bit_offset: 0
      bit_width: 1
      description: RESULT_AVAIL
  - !Register
    name: IRQCLR
    addr: 0x788
    size_bits: 32
    description: Interrupt Clear
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DMA_BUS_ERR
      bit_offset: 31
      bit_width: 1
      description: DMA_BUS_ERR
    - !Field
      name: KEY_ST_WR_ERR
      bit_offset: 30
      bit_width: 1
      description: KEY_ST_WR_ERR
    - !Field
      name: KEY_ST_RD_ERR
      bit_offset: 29
      bit_width: 1
      description: KEY_ST_RD_ERR
    - !Field
      name: DMA_IN_DONE
      bit_offset: 1
      bit_width: 1
      description: DMA_IN_DONE
    - !Field
      name: RESULT_AVAIL
      bit_offset: 0
      bit_width: 1
      description: RESULT_AVAIL
  - !Register
    name: IRQSET
    addr: 0x78c
    size_bits: 32
    description: Interrupt Set
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DMA_IN_DONE
      bit_offset: 1
      bit_width: 1
      description: DMA_IN_DONE
    - !Field
      name: RESULT_AVAIL
      bit_offset: 0
      bit_width: 1
      description: RESULT_AVAIL
  - !Register
    name: IRQSTAT
    addr: 0x790
    size_bits: 32
    description: Interrupt Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DMA_BUS_ERR
      bit_offset: 31
      bit_width: 1
      description: DMA_BUS_ERR
    - !Field
      name: KEY_ST_WR_ERR
      bit_offset: 30
      bit_width: 1
      description: KEY_ST_WR_ERR
    - !Field
      name: KEY_ST_RD_ERR
      bit_offset: 29
      bit_width: 1
      description: KEY_ST_RD_ERR
    - !Field
      name: DMA_IN_DONE
      bit_offset: 1
      bit_width: 1
      description: DMA_IN_DONE
    - !Field
      name: RESULT_AVAIL
      bit_offset: 0
      bit_width: 1
      description: RESULT_AVAIL
  - !Register
    name: HWVER
    addr: 0x7fc
    size_bits: 32
    description: CTRL Module Version
    read_allowed: true
    write_allowed: false
    reset_value: 0x91118778
    fields:
    - !Field
      name: HW_MAJOR_VER
      bit_offset: 24
      bit_width: 4
      description: HW_MAJOR_VER
    - !Field
      name: HW_MINOR_VER
      bit_offset: 20
      bit_width: 4
      description: HW_MINOR_VER
    - !Field
      name: HW_PATCH_LVL
      bit_offset: 16
      bit_width: 4
      description: HW_PATCH_LVL
    - !Field
      name: VER_NUM_COMPL
      bit_offset: 8
      bit_width: 8
      description: VER_NUM_COMPL
    - !Field
      name: VER_NUM
      bit_offset: 0
      bit_width: 8
      description: VER_NUM
  - !Register
    name: AESKEY20
    addr: 0x500
    description: Clear AES_KEY2/GHASH Key
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY2
      bit_offset: 0
      bit_width: 32
      description: KEY2
  - !Register
    name: AESKEY21
    addr: 0x504
    description: Clear AES_KEY2/GHASH Key
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY2
      bit_offset: 0
      bit_width: 32
      description: KEY2
  - !Register
    name: AESKEY22
    addr: 0x508
    description: Clear AES_KEY2/GHASH Key
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY2
      bit_offset: 0
      bit_width: 32
      description: KEY2
  - !Register
    name: AESKEY23
    addr: 0x50c
    description: Clear AES_KEY2/GHASH Key
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY2
      bit_offset: 0
      bit_width: 32
      description: KEY2
  - !Register
    name: AESKEY30
    addr: 0x510
    description: Clear AES_KEY3
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY3
      bit_offset: 0
      bit_width: 32
      description: KEY3
  - !Register
    name: AESKEY31
    addr: 0x514
    description: Clear AES_KEY3
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY3
      bit_offset: 0
      bit_width: 32
      description: KEY3
  - !Register
    name: AESKEY32
    addr: 0x518
    description: Clear AES_KEY3
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY3
      bit_offset: 0
      bit_width: 32
      description: KEY3
  - !Register
    name: AESKEY33
    addr: 0x51c
    description: Clear AES_KEY3
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY3
      bit_offset: 0
      bit_width: 32
      description: KEY3
  - !Register
    name: AESIV0
    addr: 0x540
    description: AES Initialization Vector
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IV
      bit_offset: 0
      bit_width: 32
      description: IV
  - !Register
    name: AESIV1
    addr: 0x544
    description: AES Initialization Vector
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IV
      bit_offset: 0
      bit_width: 32
      description: IV
  - !Register
    name: AESIV2
    addr: 0x548
    description: AES Initialization Vector
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IV
      bit_offset: 0
      bit_width: 32
      description: IV
  - !Register
    name: AESIV3
    addr: 0x54c
    description: AES Initialization Vector
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IV
      bit_offset: 0
      bit_width: 32
      description: IV
  - !Register
    name: AESTAGOUT0
    addr: 0x570
    description: AES Tag Output
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TAG
      bit_offset: 0
      bit_width: 32
      description: TAG
  - !Register
    name: AESTAGOUT1
    addr: 0x574
    description: AES Tag Output
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TAG
      bit_offset: 0
      bit_width: 32
      description: TAG
  - !Register
    name: AESTAGOUT2
    addr: 0x578
    description: AES Tag Output
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TAG
      bit_offset: 0
      bit_width: 32
      description: TAG
  - !Register
    name: AESTAGOUT3
    addr: 0x57c
    description: AES Tag Output
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TAG
      bit_offset: 0
      bit_width: 32
      description: TAG
- !Module
  name: EVENT
  description: Event Fabric Component Definition
  base_addr: 0x40083000
  size: 0x1000
  registers:
  - !Register
    name: CPUIRQSEL0
    addr: 0x0
    size_bits: 32
    description: Output Selection for CPU Interrupt 0
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL1
    addr: 0x4
    size_bits: 32
    description: Output Selection for CPU Interrupt 1
    read_allowed: true
    write_allowed: false
    reset_value: 0x9
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL2
    addr: 0x8
    size_bits: 32
    description: Output Selection for CPU Interrupt 2
    read_allowed: true
    write_allowed: false
    reset_value: 0x1e
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL3
    addr: 0xc
    size_bits: 32
    description: Output Selection for CPU Interrupt 3
    read_allowed: true
    write_allowed: false
    reset_value: 0x38
    fields: []
  - !Register
    name: CPUIRQSEL4
    addr: 0x10
    size_bits: 32
    description: Output Selection for CPU Interrupt 4
    read_allowed: true
    write_allowed: false
    reset_value: 0x7
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL5
    addr: 0x14
    size_bits: 32
    description: Output Selection for CPU Interrupt 5
    read_allowed: true
    write_allowed: false
    reset_value: 0x24
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL6
    addr: 0x18
    size_bits: 32
    description: Output Selection for CPU Interrupt 6
    read_allowed: true
    write_allowed: false
    reset_value: 0x1c
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL7
    addr: 0x1c
    size_bits: 32
    description: Output Selection for CPU Interrupt 7
    read_allowed: true
    write_allowed: false
    reset_value: 0x22
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL8
    addr: 0x20
    size_bits: 32
    description: Output Selection for CPU Interrupt 8
    read_allowed: true
    write_allowed: false
    reset_value: 0x23
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL9
    addr: 0x24
    size_bits: 32
    description: Output Selection for CPU Interrupt 9
    read_allowed: true
    write_allowed: false
    reset_value: 0x1b
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL10
    addr: 0x28
    size_bits: 32
    description: Output Selection for CPU Interrupt 10
    read_allowed: true
    write_allowed: false
    reset_value: 0x1a
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL11
    addr: 0x2c
    size_bits: 32
    description: Output Selection for CPU Interrupt 11
    read_allowed: true
    write_allowed: false
    reset_value: 0x19
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL12
    addr: 0x30
    size_bits: 32
    description: Output Selection for CPU Interrupt 12
    read_allowed: true
    write_allowed: false
    reset_value: 0x8
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL13
    addr: 0x34
    size_bits: 32
    description: Output Selection for CPU Interrupt 13
    read_allowed: true
    write_allowed: false
    reset_value: 0x1d
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL14
    addr: 0x38
    size_bits: 32
    description: Output Selection for CPU Interrupt 14
    read_allowed: true
    write_allowed: false
    reset_value: 0x18
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL15
    addr: 0x3c
    size_bits: 32
    description: Output Selection for CPU Interrupt 15
    read_allowed: true
    write_allowed: false
    reset_value: 0x10
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL16
    addr: 0x40
    size_bits: 32
    description: Output Selection for CPU Interrupt 16
    read_allowed: true
    write_allowed: false
    reset_value: 0x11
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL17
    addr: 0x44
    size_bits: 32
    description: Output Selection for CPU Interrupt 17
    read_allowed: true
    write_allowed: false
    reset_value: 0x12
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL18
    addr: 0x48
    size_bits: 32
    description: Output Selection for CPU Interrupt 18
    read_allowed: true
    write_allowed: false
    reset_value: 0x13
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL19
    addr: 0x4c
    size_bits: 32
    description: Output Selection for CPU Interrupt 19
    read_allowed: true
    write_allowed: false
    reset_value: 0xc
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL20
    addr: 0x50
    size_bits: 32
    description: Output Selection for CPU Interrupt 20
    read_allowed: true
    write_allowed: false
    reset_value: 0xd
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL21
    addr: 0x54
    size_bits: 32
    description: Output Selection for CPU Interrupt 21
    read_allowed: true
    write_allowed: false
    reset_value: 0xe
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL22
    addr: 0x58
    size_bits: 32
    description: Output Selection for CPU Interrupt 22
    read_allowed: true
    write_allowed: false
    reset_value: 0xf
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL23
    addr: 0x5c
    size_bits: 32
    description: Output Selection for CPU Interrupt 23
    read_allowed: true
    write_allowed: false
    reset_value: 0x5d
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL24
    addr: 0x60
    size_bits: 32
    description: Output Selection for CPU Interrupt 24
    read_allowed: true
    write_allowed: false
    reset_value: 0x27
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL25
    addr: 0x64
    size_bits: 32
    description: Output Selection for CPU Interrupt 25
    read_allowed: true
    write_allowed: false
    reset_value: 0x26
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL26
    addr: 0x68
    size_bits: 32
    description: Output Selection for CPU Interrupt 26
    read_allowed: true
    write_allowed: false
    reset_value: 0x15
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL27
    addr: 0x6c
    size_bits: 32
    description: Output Selection for CPU Interrupt 27
    read_allowed: true
    write_allowed: false
    reset_value: 0x64
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL28
    addr: 0x70
    size_bits: 32
    description: Output Selection for CPU Interrupt 28
    read_allowed: true
    write_allowed: false
    reset_value: 0xb
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL29
    addr: 0x74
    size_bits: 32
    description: Output Selection for CPU Interrupt 29
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL30
    addr: 0x78
    size_bits: 32
    description: Output Selection for CPU Interrupt 30
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL31
    addr: 0x7c
    size_bits: 32
    description: Output Selection for CPU Interrupt 31
    read_allowed: true
    write_allowed: false
    reset_value: 0x6a
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL32
    addr: 0x80
    size_bits: 32
    description: Output Selection for CPU Interrupt 32
    read_allowed: true
    write_allowed: false
    reset_value: 0x73
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CPUIRQSEL33
    addr: 0x84
    size_bits: 32
    description: Output Selection for CPU Interrupt 33
    read_allowed: true
    write_allowed: false
    reset_value: 0x68
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: RFCSEL0
    addr: 0x100
    size_bits: 32
    description: Output Selection for RFC Event 0
    read_allowed: true
    write_allowed: false
    reset_value: 0x3d
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: RFCSEL1
    addr: 0x104
    size_bits: 32
    description: Output Selection for RFC Event 1
    read_allowed: true
    write_allowed: false
    reset_value: 0x3e
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: RFCSEL2
    addr: 0x108
    size_bits: 32
    description: Output Selection for RFC Event 2
    read_allowed: true
    write_allowed: false
    reset_value: 0x3f
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: RFCSEL3
    addr: 0x10c
    size_bits: 32
    description: Output Selection for RFC Event 3
    read_allowed: true
    write_allowed: false
    reset_value: 0x40
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: RFCSEL4
    addr: 0x110
    size_bits: 32
    description: Output Selection for RFC Event 4
    read_allowed: true
    write_allowed: false
    reset_value: 0x41
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: RFCSEL5
    addr: 0x114
    size_bits: 32
    description: Output Selection for RFC Event 5
    read_allowed: true
    write_allowed: false
    reset_value: 0x42
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: RFCSEL6
    addr: 0x118
    size_bits: 32
    description: Output Selection for RFC Event 6
    read_allowed: true
    write_allowed: false
    reset_value: 0x43
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: RFCSEL7
    addr: 0x11c
    size_bits: 32
    description: Output Selection for RFC Event 7
    read_allowed: true
    write_allowed: false
    reset_value: 0x44
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: RFCSEL8
    addr: 0x120
    size_bits: 32
    description: Output Selection for RFC Event 8
    read_allowed: true
    write_allowed: false
    reset_value: 0x77
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: RFCSEL9
    addr: 0x124
    size_bits: 32
    description: Output Selection for RFC Event 9
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: GPT0ACAPTSEL
    addr: 0x200
    size_bits: 32
    description: Output Selection for GPT0 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x55
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: GPT0BCAPTSEL
    addr: 0x204
    size_bits: 32
    description: Output Selection for GPT0 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x56
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: GPT1ACAPTSEL
    addr: 0x300
    size_bits: 32
    description: Output Selection for GPT1 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x57
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: GPT1BCAPTSEL
    addr: 0x304
    size_bits: 32
    description: Output Selection for GPT1 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x58
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: GPT2ACAPTSEL
    addr: 0x400
    size_bits: 32
    description: Output Selection for GPT2 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x59
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: GPT2BCAPTSEL
    addr: 0x404
    size_bits: 32
    description: Output Selection for GPT2 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x5a
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH1SSEL
    addr: 0x508
    size_bits: 32
    description: Output Selection for DMA Channel 1 SREQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x31
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH1BSEL
    addr: 0x50c
    size_bits: 32
    description: Output Selection for DMA Channel 1 REQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x30
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH2SSEL
    addr: 0x510
    size_bits: 32
    description: Output Selection for DMA Channel 2 SREQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x33
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH2BSEL
    addr: 0x514
    size_bits: 32
    description: Output Selection for DMA Channel 2 REQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x32
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH3SSEL
    addr: 0x518
    size_bits: 32
    description: 'Output Selection for DMA Channel 3 SREQ


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0x29
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH3BSEL
    addr: 0x51c
    size_bits: 32
    description: 'Output Selection for DMA Channel 3 REQ


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0x28
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH4SSEL
    addr: 0x520
    size_bits: 32
    description: 'Output Selection for DMA Channel 4 SREQ


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0x2b
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH4BSEL
    addr: 0x524
    size_bits: 32
    description: 'Output Selection for DMA Channel 4 REQ


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0x2a
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH5SSEL
    addr: 0x528
    size_bits: 32
    description: Output Selection for DMA Channel 5 SREQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x3a
    fields: []
  - !Register
    name: UDMACH5BSEL
    addr: 0x52c
    size_bits: 32
    description: Output Selection for DMA Channel 5 REQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x39
    fields: []
  - !Register
    name: UDMACH6SSEL
    addr: 0x530
    size_bits: 32
    description: Output Selection for DMA Channel 6 SREQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x3c
    fields: []
  - !Register
    name: UDMACH6BSEL
    addr: 0x534
    size_bits: 32
    description: Output Selection for DMA Channel 6 REQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x3b
    fields: []
  - !Register
    name: UDMACH7SSEL
    addr: 0x538
    size_bits: 32
    description: 'Output Selection for DMA Channel 7 SREQ


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0x75
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH7BSEL
    addr: 0x53c
    size_bits: 32
    description: 'Output Selection for DMA Channel 7 REQ


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0x76
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH8SSEL
    addr: 0x540
    size_bits: 32
    description: 'Output Selection for DMA Channel 8 SREQ


      Single request is ignored for this channel'
    read_allowed: true
    write_allowed: false
    reset_value: 0x74
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH8BSEL
    addr: 0x544
    size_bits: 32
    description: 'Output Selection for DMA Channel 8 REQ


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0x74
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH9SSEL
    addr: 0x548
    size_bits: 32
    description: 'Output Selection for DMA Channel 9 SREQ


      DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0
      as GPT0:RIS.DMAARIS


      '
    read_allowed: true
    write_allowed: true
    reset_value: 0x45
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH9BSEL
    addr: 0x54c
    size_bits: 32
    description: 'Output Selection for DMA Channel 9 REQ


      DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0
      as GPT0:RIS.DMAARIS


      '
    read_allowed: true
    write_allowed: true
    reset_value: 0x4d
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH10SSEL
    addr: 0x550
    size_bits: 32
    description: 'Output Selection for DMA Channel 10 SREQ


      DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0
      as GPT0:RIS.DMABRIS


      '
    read_allowed: true
    write_allowed: true
    reset_value: 0x46
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH10BSEL
    addr: 0x554
    size_bits: 32
    description: 'Output Selection for DMA Channel 10 REQ


      DMA_DONE for the corresponding DMA channel is available as interrupt on GPT0
      as GPT0:RIS.DMABRIS


      '
    read_allowed: true
    write_allowed: true
    reset_value: 0x4e
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH11SSEL
    addr: 0x558
    size_bits: 32
    description: 'Output Selection for DMA Channel 11 SREQ


      DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1
      as GPT1:RIS.DMAARIS


      '
    read_allowed: true
    write_allowed: true
    reset_value: 0x47
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH11BSEL
    addr: 0x55c
    size_bits: 32
    description: 'Output Selection for DMA Channel 11 REQ


      DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1
      as GPT1:RIS.DMAARIS


      '
    read_allowed: true
    write_allowed: true
    reset_value: 0x4f
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH12SSEL
    addr: 0x560
    size_bits: 32
    description: 'Output Selection for DMA Channel 12 SREQ


      DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1
      as GPT1:RIS.DMABRIS


      '
    read_allowed: true
    write_allowed: true
    reset_value: 0x48
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH12BSEL
    addr: 0x564
    size_bits: 32
    description: 'Output Selection for DMA Channel 12 REQ


      DMA_DONE for the corresponding DMA channel is available as interrupt on GPT1
      as GPT1:RIS.DMABRIS


      '
    read_allowed: true
    write_allowed: true
    reset_value: 0x50
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH13BSEL
    addr: 0x56c
    size_bits: 32
    description: Output Selection for DMA Channel 13 REQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x3
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH14BSEL
    addr: 0x574
    size_bits: 32
    description: Output Selection for DMA Channel 14 REQ
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH15BSEL
    addr: 0x57c
    size_bits: 32
    description: Output Selection for DMA Channel 15 REQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x7
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH16SSEL
    addr: 0x580
    size_bits: 32
    description: 'Output Selection for DMA Channel 16 SREQ


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0x2d
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH16BSEL
    addr: 0x584
    size_bits: 32
    description: 'Output Selection for DMA Channel 16 REQ


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0x2c
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH17SSEL
    addr: 0x588
    size_bits: 32
    description: 'Output Selection for DMA Channel 17 SREQ


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0x2f
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH17BSEL
    addr: 0x58c
    size_bits: 32
    description: 'Output Selection for DMA Channel 17 REQ


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0x2e
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH21SSEL
    addr: 0x5a8
    size_bits: 32
    description: Output Selection for DMA Channel 21 SREQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x64
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH21BSEL
    addr: 0x5ac
    size_bits: 32
    description: Output Selection for DMA Channel 21 REQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x64
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH22SSEL
    addr: 0x5b0
    size_bits: 32
    description: Output Selection for DMA Channel 22 SREQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x65
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH22BSEL
    addr: 0x5b4
    size_bits: 32
    description: Output Selection for DMA Channel 22 REQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x65
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH23SSEL
    addr: 0x5b8
    size_bits: 32
    description: Output Selection for DMA Channel 23 SREQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x66
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH23BSEL
    addr: 0x5bc
    size_bits: 32
    description: Output Selection for DMA Channel 23 REQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x66
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH24SSEL
    addr: 0x5c0
    size_bits: 32
    description: Output Selection for DMA Channel 24 SREQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x67
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: UDMACH24BSEL
    addr: 0x5c4
    size_bits: 32
    description: Output Selection for DMA Channel 24 REQ
    read_allowed: true
    write_allowed: false
    reset_value: 0x67
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: GPT3ACAPTSEL
    addr: 0x600
    size_bits: 32
    description: Output Selection for GPT3 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x5b
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: GPT3BCAPTSEL
    addr: 0x604
    size_bits: 32
    description: Output Selection for GPT3 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x5c
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: AUXSEL0
    addr: 0x700
    size_bits: 32
    description: Output Selection for AUX Subscriber 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: CM3NMISEL0
    addr: 0x800
    size_bits: 32
    description: Output Selection for NMI Subscriber 0
    read_allowed: true
    write_allowed: false
    reset_value: 0x63
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: I2SSTMPSEL0
    addr: 0x900
    size_bits: 32
    description: Output Selection for I2S Subscriber 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x5f
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: FRZSEL0
    addr: 0xa00
    size_bits: 32
    description: Output Selection for FRZ Subscriber 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x78
    fields:
    - !Field
      name: EV
      bit_offset: 0
      bit_width: 7
      description: EV
  - !Register
    name: SWEV
    addr: 0xf00
    size_bits: 32
    description: Set or Clear Software Events
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SWEV3
      bit_offset: 24
      bit_width: 1
      description: SWEV3
    - !Field
      name: SWEV2
      bit_offset: 16
      bit_width: 1
      description: SWEV2
    - !Field
      name: SWEV1
      bit_offset: 8
      bit_width: 1
      description: SWEV1
    - !Field
      name: SWEV0
      bit_offset: 0
      bit_width: 1
      description: SWEV0
- !Module
  name: FCFG1
  description: Factory configuration area (FCFG1)
  base_addr: 0x50001000
  size: 0x400
  registers:
  - !Register
    name: MISC_CONF_1
    addr: 0xa0
    size_bits: 32
    description: Misc configurations
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffff00
    fields:
    - !Field
      name: DEVICE_MINOR_REV
      bit_offset: 0
      bit_width: 8
      description: DEVICE_MINOR_REV
  - !Register
    name: BAW_MEAS_5
    addr: 0xb0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BAW_D5
      bit_offset: 16
      bit_width: 16
      description: BAW_D5
    - !Field
      name: BAW_T5
      bit_offset: 8
      bit_width: 8
      description: BAW_T5
    - !Field
      name: BAW_DT5
      bit_offset: 0
      bit_width: 8
      description: BAW_DT5
  - !Register
    name: BAW_MEAS_4
    addr: 0xb4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BAW_D4
      bit_offset: 16
      bit_width: 16
      description: BAW_D4
    - !Field
      name: BAW_T4
      bit_offset: 8
      bit_width: 8
      description: BAW_T4
    - !Field
      name: BAW_DT4
      bit_offset: 0
      bit_width: 8
      description: BAW_DT4
  - !Register
    name: BAW_MEAS_3
    addr: 0xb8
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BAW_D3
      bit_offset: 16
      bit_width: 16
      description: BAW_D3
    - !Field
      name: BAW_T3
      bit_offset: 8
      bit_width: 8
      description: BAW_T3
    - !Field
      name: BAW_DT3
      bit_offset: 0
      bit_width: 8
      description: BAW_DT3
  - !Register
    name: BAW_MEAS_2
    addr: 0xbc
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BAW_D2
      bit_offset: 16
      bit_width: 16
      description: BAW_D2
    - !Field
      name: BAW_T2
      bit_offset: 8
      bit_width: 8
      description: BAW_T2
    - !Field
      name: BAW_DT2
      bit_offset: 0
      bit_width: 8
      description: BAW_DT2
  - !Register
    name: BAW_MEAS_1
    addr: 0xc0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BAW_D1
      bit_offset: 16
      bit_width: 16
      description: BAW_D1
    - !Field
      name: BAW_T1
      bit_offset: 8
      bit_width: 8
      description: BAW_T1
    - !Field
      name: BAW_DT1
      bit_offset: 0
      bit_width: 8
      description: BAW_DT1
  - !Register
    name: CONFIG_RF_FRONTEND_DIV5
    addr: 0xc4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: IFAMP_IB
      bit_offset: 28
      bit_width: 4
      description: IFAMP_IB
    - !Field
      name: LNA_IB
      bit_offset: 24
      bit_width: 4
      description: LNA_IB
    - !Field
      name: IFAMP_TRIM
      bit_offset: 19
      bit_width: 5
      description: IFAMP_TRIM
    - !Field
      name: CTL_PA0_TRIM
      bit_offset: 14
      bit_width: 5
      description: CTL_PA0_TRIM
    - !Field
      name: RFLDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 7
      description: RFLDO_TRIM_OUTPUT
  - !Register
    name: CONFIG_RF_FRONTEND_DIV6
    addr: 0xc8
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: IFAMP_IB
      bit_offset: 28
      bit_width: 4
      description: IFAMP_IB
    - !Field
      name: LNA_IB
      bit_offset: 24
      bit_width: 4
      description: LNA_IB
    - !Field
      name: IFAMP_TRIM
      bit_offset: 19
      bit_width: 5
      description: IFAMP_TRIM
    - !Field
      name: CTL_PA0_TRIM
      bit_offset: 14
      bit_width: 5
      description: CTL_PA0_TRIM
    - !Field
      name: RFLDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 7
      description: RFLDO_TRIM_OUTPUT
  - !Register
    name: CONFIG_RF_FRONTEND_DIV10
    addr: 0xcc
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: IFAMP_IB
      bit_offset: 28
      bit_width: 4
      description: IFAMP_IB
    - !Field
      name: LNA_IB
      bit_offset: 24
      bit_width: 4
      description: LNA_IB
    - !Field
      name: IFAMP_TRIM
      bit_offset: 19
      bit_width: 5
      description: IFAMP_TRIM
    - !Field
      name: CTL_PA0_TRIM
      bit_offset: 14
      bit_width: 5
      description: CTL_PA0_TRIM
    - !Field
      name: RFLDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 7
      description: RFLDO_TRIM_OUTPUT
  - !Register
    name: CONFIG_RF_FRONTEND_DIV12
    addr: 0xd0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: IFAMP_IB
      bit_offset: 28
      bit_width: 4
      description: IFAMP_IB
    - !Field
      name: LNA_IB
      bit_offset: 24
      bit_width: 4
      description: LNA_IB
    - !Field
      name: IFAMP_TRIM
      bit_offset: 19
      bit_width: 5
      description: IFAMP_TRIM
    - !Field
      name: CTL_PA0_TRIM
      bit_offset: 14
      bit_width: 5
      description: CTL_PA0_TRIM
    - !Field
      name: RFLDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 7
      description: RFLDO_TRIM_OUTPUT
  - !Register
    name: CONFIG_RF_FRONTEND_DIV15
    addr: 0xd4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: IFAMP_IB
      bit_offset: 28
      bit_width: 4
      description: IFAMP_IB
    - !Field
      name: LNA_IB
      bit_offset: 24
      bit_width: 4
      description: LNA_IB
    - !Field
      name: IFAMP_TRIM
      bit_offset: 19
      bit_width: 5
      description: IFAMP_TRIM
    - !Field
      name: CTL_PA0_TRIM
      bit_offset: 14
      bit_width: 5
      description: CTL_PA0_TRIM
    - !Field
      name: RFLDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 7
      description: RFLDO_TRIM_OUTPUT
  - !Register
    name: CONFIG_RF_FRONTEND_DIV30
    addr: 0xd8
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: IFAMP_IB
      bit_offset: 28
      bit_width: 4
      description: IFAMP_IB
    - !Field
      name: LNA_IB
      bit_offset: 24
      bit_width: 4
      description: LNA_IB
    - !Field
      name: IFAMP_TRIM
      bit_offset: 19
      bit_width: 5
      description: IFAMP_TRIM
    - !Field
      name: CTL_PA0_TRIM
      bit_offset: 14
      bit_width: 5
      description: CTL_PA0_TRIM
    - !Field
      name: RFLDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 7
      description: RFLDO_TRIM_OUTPUT
  - !Register
    name: CONFIG_SYNTH_DIV5
    addr: 0xdc
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RFC_MDM_DEMIQMC0
      bit_offset: 12
      bit_width: 16
      description: RFC_MDM_DEMIQMC0
    - !Field
      name: LDOVCO_TRIM_OUTPUT
      bit_offset: 6
      bit_width: 6
      description: LDOVCO_TRIM_OUTPUT
    - !Field
      name: SLDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 6
      description: SLDO_TRIM_OUTPUT
  - !Register
    name: CONFIG_SYNTH_DIV6
    addr: 0xe0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RFC_MDM_DEMIQMC0
      bit_offset: 12
      bit_width: 16
      description: RFC_MDM_DEMIQMC0
    - !Field
      name: LDOVCO_TRIM_OUTPUT
      bit_offset: 6
      bit_width: 6
      description: LDOVCO_TRIM_OUTPUT
    - !Field
      name: SLDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 6
      description: SLDO_TRIM_OUTPUT
  - !Register
    name: CONFIG_SYNTH_DIV10
    addr: 0xe4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RFC_MDM_DEMIQMC0
      bit_offset: 12
      bit_width: 16
      description: RFC_MDM_DEMIQMC0
    - !Field
      name: LDOVCO_TRIM_OUTPUT
      bit_offset: 6
      bit_width: 6
      description: LDOVCO_TRIM_OUTPUT
    - !Field
      name: SLDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 6
      description: SLDO_TRIM_OUTPUT
  - !Register
    name: CONFIG_SYNTH_DIV12
    addr: 0xe8
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RFC_MDM_DEMIQMC0
      bit_offset: 12
      bit_width: 16
      description: RFC_MDM_DEMIQMC0
    - !Field
      name: LDOVCO_TRIM_OUTPUT
      bit_offset: 6
      bit_width: 6
      description: LDOVCO_TRIM_OUTPUT
    - !Field
      name: SLDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 6
      description: SLDO_TRIM_OUTPUT
  - !Register
    name: CONFIG_SYNTH_DIV15
    addr: 0xec
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RFC_MDM_DEMIQMC0
      bit_offset: 12
      bit_width: 16
      description: RFC_MDM_DEMIQMC0
    - !Field
      name: LDOVCO_TRIM_OUTPUT
      bit_offset: 6
      bit_width: 6
      description: LDOVCO_TRIM_OUTPUT
    - !Field
      name: SLDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 6
      description: SLDO_TRIM_OUTPUT
  - !Register
    name: CONFIG_SYNTH_DIV30
    addr: 0xf0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RFC_MDM_DEMIQMC0
      bit_offset: 12
      bit_width: 16
      description: RFC_MDM_DEMIQMC0
    - !Field
      name: LDOVCO_TRIM_OUTPUT
      bit_offset: 6
      bit_width: 6
      description: LDOVCO_TRIM_OUTPUT
    - !Field
      name: SLDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 6
      description: SLDO_TRIM_OUTPUT
  - !Register
    name: CONFIG_MISC_ADC_DIV5
    addr: 0xf4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RSSI_OFFSET
      bit_offset: 9
      bit_width: 8
      description: RSSI_OFFSET
    - !Field
      name: QUANTCTLTHRES
      bit_offset: 6
      bit_width: 3
      description: QUANTCTLTHRES
    - !Field
      name: DACTRIM
      bit_offset: 0
      bit_width: 6
      description: DACTRIM
  - !Register
    name: CONFIG_MISC_ADC_DIV6
    addr: 0xf8
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RSSI_OFFSET
      bit_offset: 9
      bit_width: 8
      description: RSSI_OFFSET
    - !Field
      name: QUANTCTLTHRES
      bit_offset: 6
      bit_width: 3
      description: QUANTCTLTHRES
    - !Field
      name: DACTRIM
      bit_offset: 0
      bit_width: 6
      description: DACTRIM
  - !Register
    name: CONFIG_MISC_ADC_DIV10
    addr: 0xfc
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RSSI_OFFSET
      bit_offset: 9
      bit_width: 8
      description: RSSI_OFFSET
    - !Field
      name: QUANTCTLTHRES
      bit_offset: 6
      bit_width: 3
      description: QUANTCTLTHRES
    - !Field
      name: DACTRIM
      bit_offset: 0
      bit_width: 6
      description: DACTRIM
  - !Register
    name: CONFIG_MISC_ADC_DIV12
    addr: 0x100
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RSSI_OFFSET
      bit_offset: 9
      bit_width: 8
      description: RSSI_OFFSET
    - !Field
      name: QUANTCTLTHRES
      bit_offset: 6
      bit_width: 3
      description: QUANTCTLTHRES
    - !Field
      name: DACTRIM
      bit_offset: 0
      bit_width: 6
      description: DACTRIM
  - !Register
    name: CONFIG_MISC_ADC_DIV15
    addr: 0x104
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RSSI_OFFSET
      bit_offset: 9
      bit_width: 8
      description: RSSI_OFFSET
    - !Field
      name: QUANTCTLTHRES
      bit_offset: 6
      bit_width: 3
      description: QUANTCTLTHRES
    - !Field
      name: DACTRIM
      bit_offset: 0
      bit_width: 6
      description: DACTRIM
  - !Register
    name: CONFIG_MISC_ADC_DIV30
    addr: 0x108
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: RSSI_OFFSET
      bit_offset: 9
      bit_width: 8
      description: RSSI_OFFSET
    - !Field
      name: QUANTCTLTHRES
      bit_offset: 6
      bit_width: 3
      description: QUANTCTLTHRES
    - !Field
      name: DACTRIM
      bit_offset: 0
      bit_width: 6
      description: DACTRIM
  - !Register
    name: SHDW_DIE_ID_0
    addr: 0x118
    size_bits: 32
    description: Shadow of DIE_ID_0 register in eFuse
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID_31_0
      bit_offset: 0
      bit_width: 32
      description: ID_31_0
  - !Register
    name: SHDW_DIE_ID_1
    addr: 0x11c
    size_bits: 32
    description: Shadow of DIE_ID_1 register in eFuse
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID_63_32
      bit_offset: 0
      bit_width: 32
      description: ID_63_32
  - !Register
    name: SHDW_DIE_ID_2
    addr: 0x120
    size_bits: 32
    description: Shadow of DIE_ID_2 register in eFuse
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID_95_64
      bit_offset: 0
      bit_width: 32
      description: ID_95_64
  - !Register
    name: SHDW_DIE_ID_3
    addr: 0x124
    size_bits: 32
    description: Shadow of DIE_ID_3 register in eFuse
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ID_127_96
      bit_offset: 0
      bit_width: 32
      description: ID_127_96
  - !Register
    name: SHDW_OSC_BIAS_LDO_TRIM
    addr: 0x138
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SET_RCOSC_HF_COARSE_RESISTOR
      bit_offset: 27
      bit_width: 2
      description: SET_RCOSC_HF_COARSE_RESISTOR
    - !Field
      name: TRIMMAG
      bit_offset: 23
      bit_width: 4
      description: TRIMMAG
    - !Field
      name: TRIMIREF
      bit_offset: 18
      bit_width: 5
      description: TRIMIREF
    - !Field
      name: ITRIM_DIG_LDO
      bit_offset: 16
      bit_width: 2
      description: ITRIM_DIG_LDO
    - !Field
      name: VTRIM_DIG
      bit_offset: 12
      bit_width: 4
      description: VTRIM_DIG
    - !Field
      name: VTRIM_COARSE
      bit_offset: 8
      bit_width: 4
      description: VTRIM_COARSE
    - !Field
      name: RCOSCHF_CTRIM
      bit_offset: 0
      bit_width: 8
      description: RCOSCHF_CTRIM
  - !Register
    name: SHDW_ANA_TRIM
    addr: 0x13c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BOD_BANDGAP_TRIM_CNF
      bit_offset: 25
      bit_width: 2
      description: BOD_BANDGAP_TRIM_CNF
    - !Field
      name: VDDR_ENABLE_PG1
      bit_offset: 24
      bit_width: 1
      description: VDDR_ENABLE_PG1
    - !Field
      name: VDDR_OK_HYS
      bit_offset: 23
      bit_width: 1
      description: VDDR_OK_HYS
    - !Field
      name: IPTAT_TRIM
      bit_offset: 21
      bit_width: 2
      description: IPTAT_TRIM
    - !Field
      name: VDDR_TRIM
      bit_offset: 16
      bit_width: 5
      description: VDDR_TRIM
    - !Field
      name: TRIMBOD_INTMODE
      bit_offset: 11
      bit_width: 5
      description: TRIMBOD_INTMODE
    - !Field
      name: TRIMBOD_EXTMODE
      bit_offset: 6
      bit_width: 5
      description: TRIMBOD_EXTMODE
    - !Field
      name: TRIMTEMP
      bit_offset: 0
      bit_width: 6
      description: TRIMTEMP
  - !Register
    name: FLASH_NUMBER
    addr: 0x164
    size_bits: 32
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LOT_NUMBER
      bit_offset: 0
      bit_width: 32
      description: LOT_NUMBER
  - !Register
    name: FLASH_COORDINATE
    addr: 0x16c
    size_bits: 32
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XCOORDINATE
      bit_offset: 16
      bit_width: 16
      description: XCOORDINATE
    - !Field
      name: YCOORDINATE
      bit_offset: 0
      bit_width: 16
      description: YCOORDINATE
  - !Register
    name: FLASH_E_P
    addr: 0x170
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x17331a33
    fields:
    - !Field
      name: PSU
      bit_offset: 24
      bit_width: 8
      description: PSU
    - !Field
      name: ESU
      bit_offset: 16
      bit_width: 8
      description: ESU
    - !Field
      name: PVSU
      bit_offset: 8
      bit_width: 8
      description: PVSU
    - !Field
      name: EVSU
      bit_offset: 0
      bit_width: 8
      description: EVSU
  - !Register
    name: FLASH_C_E_P_R
    addr: 0x174
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xa0a2000
    fields:
    - !Field
      name: RVSU
      bit_offset: 24
      bit_width: 8
      description: RVSU
    - !Field
      name: PV_ACCESS
      bit_offset: 16
      bit_width: 8
      description: PV_ACCESS
    - !Field
      name: A_EXEZ_SETUP
      bit_offset: 12
      bit_width: 4
      description: A_EXEZ_SETUP
    - !Field
      name: CVSU
      bit_offset: 0
      bit_width: 12
      description: CVSU
  - !Register
    name: FLASH_P_R_PV
    addr: 0x178
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x26e0200
    fields:
    - !Field
      name: PH
      bit_offset: 24
      bit_width: 8
      description: PH
    - !Field
      name: RH
      bit_offset: 16
      bit_width: 8
      description: RH
    - !Field
      name: PVH
      bit_offset: 8
      bit_width: 8
      description: PVH
    - !Field
      name: PVH2
      bit_offset: 0
      bit_width: 8
      description: PVH2
  - !Register
    name: FLASH_EH_SEQ
    addr: 0x17c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x200f000
    fields:
    - !Field
      name: EH
      bit_offset: 24
      bit_width: 8
      description: EH
    - !Field
      name: SEQ
      bit_offset: 16
      bit_width: 8
      description: SEQ
    - !Field
      name: VSTAT
      bit_offset: 12
      bit_width: 4
      description: VSTAT
    - !Field
      name: SM_FREQUENCY
      bit_offset: 0
      bit_width: 12
      description: SM_FREQUENCY
  - !Register
    name: FLASH_VHV_E
    addr: 0x180
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: VHV_E_START
      bit_offset: 16
      bit_width: 16
      description: VHV_E_START
    - !Field
      name: VHV_E_STEP_HIGHT
      bit_offset: 0
      bit_width: 16
      description: VHV_E_STEP_HIGHT
  - !Register
    name: FLASH_PP
    addr: 0x184
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x14
    fields:
    - !Field
      name: PUMP_SU
      bit_offset: 24
      bit_width: 8
      description: PUMP_SU
    - !Field
      name: MAX_PP
      bit_offset: 0
      bit_width: 16
      description: MAX_PP
  - !Register
    name: FLASH_PROG_EP
    addr: 0x188
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xfa00010
    fields:
    - !Field
      name: MAX_EP
      bit_offset: 16
      bit_width: 16
      description: MAX_EP
    - !Field
      name: PROGRAM_PW
      bit_offset: 0
      bit_width: 16
      description: PROGRAM_PW
  - !Register
    name: FLASH_ERA_PW
    addr: 0x18c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xfa0
    fields:
    - !Field
      name: ERASE_PW
      bit_offset: 0
      bit_width: 32
      description: ERASE_PW
  - !Register
    name: FLASH_VHV
    addr: 0x190
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: TRIM13_P
      bit_offset: 24
      bit_width: 4
      description: TRIM13_P
    - !Field
      name: VHV_P
      bit_offset: 16
      bit_width: 4
      description: VHV_P
    - !Field
      name: TRIM13_E
      bit_offset: 8
      bit_width: 4
      description: TRIM13_E
    - !Field
      name: VHV_E
      bit_offset: 0
      bit_width: 4
      description: VHV_E
  - !Register
    name: FLASH_VHV_PV
    addr: 0x194
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x80001
    fields:
    - !Field
      name: TRIM13_PV
      bit_offset: 24
      bit_width: 4
      description: TRIM13_PV
    - !Field
      name: VHV_PV
      bit_offset: 16
      bit_width: 4
      description: VHV_PV
    - !Field
      name: VCG2P5
      bit_offset: 8
      bit_width: 8
      description: VCG2P5
    - !Field
      name: VINH
      bit_offset: 0
      bit_width: 8
      description: VINH
  - !Register
    name: FLASH_V
    addr: 0x198
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VSL_P
      bit_offset: 24
      bit_width: 8
      description: VSL_P
    - !Field
      name: VWL_P
      bit_offset: 16
      bit_width: 8
      description: VWL_P
    - !Field
      name: V_READ
      bit_offset: 8
      bit_width: 8
      description: V_READ
  - !Register
    name: USER_ID
    addr: 0x294
    size_bits: 32
    description: 'User Identification.

      Reading this register or the ICEPICK_DEVICE_ID register is the only support
      way of identifying a device.

      The value of this register will be written to AON_WUC:JTAGUSERCODE by boot FW
      while in safezone.'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PG_REV
      bit_offset: 28
      bit_width: 4
      description: PG_REV
    - !Field
      name: VER
      bit_offset: 26
      bit_width: 2
      description: VER
    - !Field
      name: SEQUENCE
      bit_offset: 19
      bit_width: 4
      description: SEQUENCE
    - !Field
      name: PKG
      bit_offset: 16
      bit_width: 3
      description: PKG
    - !Field
      name: PROTOCOL
      bit_offset: 12
      bit_width: 4
      description: PROTOCOL
  - !Register
    name: FLASH_OTP_DATA3
    addr: 0x2b0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x110003
    fields:
    - !Field
      name: EC_STEP_SIZE
      bit_offset: 23
      bit_width: 9
      description: EC_STEP_SIZE
    - !Field
      name: DO_PRECOND
      bit_offset: 22
      bit_width: 1
      description: DO_PRECOND
    - !Field
      name: MAX_EC_LEVEL
      bit_offset: 18
      bit_width: 4
      description: MAX_EC_LEVEL
    - !Field
      name: TRIM_1P7
      bit_offset: 16
      bit_width: 2
      description: TRIM_1P7
    - !Field
      name: FLASH_SIZE
      bit_offset: 8
      bit_width: 8
      description: FLASH_SIZE
    - !Field
      name: WAIT_SYSCODE
      bit_offset: 0
      bit_width: 8
      description: WAIT_SYSCODE
  - !Register
    name: ANA2_TRIM
    addr: 0x2b4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x8240f47f
    fields:
    - !Field
      name: RCOSCHFCTRIMFRACT_EN
      bit_offset: 31
      bit_width: 1
      description: RCOSCHFCTRIMFRACT_EN
    - !Field
      name: RCOSCHFCTRIMFRACT
      bit_offset: 26
      bit_width: 5
      description: RCOSCHFCTRIMFRACT
    - !Field
      name: SET_RCOSC_HF_FINE_RESISTOR
      bit_offset: 23
      bit_width: 2
      description: SET_RCOSC_HF_FINE_RESISTOR
    - !Field
      name: ATESTLF_UDIGLDO_IBIAS_TRIM
      bit_offset: 22
      bit_width: 1
      description: ATESTLF_UDIGLDO_IBIAS_TRIM
    - !Field
      name: NANOAMP_RES_TRIM
      bit_offset: 16
      bit_width: 6
      description: NANOAMP_RES_TRIM
    - !Field
      name: DITHER_EN
      bit_offset: 11
      bit_width: 1
      description: DITHER_EN
    - !Field
      name: DCDC_IPEAK
      bit_offset: 8
      bit_width: 3
      description: DCDC_IPEAK
    - !Field
      name: DEAD_TIME_TRIM
      bit_offset: 6
      bit_width: 2
      description: DEAD_TIME_TRIM
    - !Field
      name: DCDC_LOW_EN_SEL
      bit_offset: 3
      bit_width: 3
      description: DCDC_LOW_EN_SEL
    - !Field
      name: DCDC_HIGH_EN_SEL
      bit_offset: 0
      bit_width: 3
      description: DCDC_HIGH_EN_SEL
  - !Register
    name: LDO_TRIM
    addr: 0x2b8
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xe0f8e0fb
    fields:
    - !Field
      name: VDDR_TRIM_SLEEP
      bit_offset: 24
      bit_width: 5
      description: VDDR_TRIM_SLEEP
    - !Field
      name: GLDO_CURSRC
      bit_offset: 16
      bit_width: 3
      description: GLDO_CURSRC
    - !Field
      name: ITRIM_DIGLDO_LOAD
      bit_offset: 11
      bit_width: 2
      description: ITRIM_DIGLDO_LOAD
    - !Field
      name: ITRIM_UDIGLDO
      bit_offset: 8
      bit_width: 3
      description: ITRIM_UDIGLDO
    - !Field
      name: VTRIM_DELTA
      bit_offset: 0
      bit_width: 3
      description: VTRIM_DELTA
  - !Register
    name: MAC_BLE_0
    addr: 0x2e8
    size_bits: 32
    description: MAC BLE Address 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADDR_0_31
      bit_offset: 0
      bit_width: 32
      description: ADDR_0_31
  - !Register
    name: MAC_BLE_1
    addr: 0x2ec
    size_bits: 32
    description: MAC BLE Address 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADDR_32_63
      bit_offset: 0
      bit_width: 32
      description: ADDR_32_63
  - !Register
    name: MAC_15_4_0
    addr: 0x2f0
    size_bits: 32
    description: MAC IEEE 802.15.4 Address 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADDR_0_31
      bit_offset: 0
      bit_width: 32
      description: ADDR_0_31
  - !Register
    name: MAC_15_4_1
    addr: 0x2f4
    size_bits: 32
    description: MAC IEEE 802.15.4 Address 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADDR_32_63
      bit_offset: 0
      bit_width: 32
      description: ADDR_32_63
  - !Register
    name: FLASH_OTP_DATA4
    addr: 0x308
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x98989f9f
    fields:
    - !Field
      name: STANDBY_MODE_SEL_INT_WRT
      bit_offset: 31
      bit_width: 1
      description: STANDBY_MODE_SEL_INT_WRT
    - !Field
      name: STANDBY_PW_SEL_INT_WRT
      bit_offset: 29
      bit_width: 2
      description: STANDBY_PW_SEL_INT_WRT
    - !Field
      name: DIS_STANDBY_INT_WRT
      bit_offset: 28
      bit_width: 1
      description: DIS_STANDBY_INT_WRT
    - !Field
      name: DIS_IDLE_INT_WRT
      bit_offset: 27
      bit_width: 1
      description: DIS_IDLE_INT_WRT
    - !Field
      name: VIN_AT_X_INT_WRT
      bit_offset: 24
      bit_width: 3
      description: VIN_AT_X_INT_WRT
    - !Field
      name: STANDBY_MODE_SEL_EXT_WRT
      bit_offset: 23
      bit_width: 1
      description: STANDBY_MODE_SEL_EXT_WRT
    - !Field
      name: STANDBY_PW_SEL_EXT_WRT
      bit_offset: 21
      bit_width: 2
      description: STANDBY_PW_SEL_EXT_WRT
    - !Field
      name: DIS_STANDBY_EXT_WRT
      bit_offset: 20
      bit_width: 1
      description: DIS_STANDBY_EXT_WRT
    - !Field
      name: DIS_IDLE_EXT_WRT
      bit_offset: 19
      bit_width: 1
      description: DIS_IDLE_EXT_WRT
    - !Field
      name: VIN_AT_X_EXT_WRT
      bit_offset: 16
      bit_width: 3
      description: VIN_AT_X_EXT_WRT
    - !Field
      name: STANDBY_MODE_SEL_INT_RD
      bit_offset: 15
      bit_width: 1
      description: STANDBY_MODE_SEL_INT_RD
    - !Field
      name: STANDBY_PW_SEL_INT_RD
      bit_offset: 13
      bit_width: 2
      description: STANDBY_PW_SEL_INT_RD
    - !Field
      name: DIS_STANDBY_INT_RD
      bit_offset: 12
      bit_width: 1
      description: DIS_STANDBY_INT_RD
    - !Field
      name: DIS_IDLE_INT_RD
      bit_offset: 11
      bit_width: 1
      description: DIS_IDLE_INT_RD
    - !Field
      name: VIN_AT_X_INT_RD
      bit_offset: 8
      bit_width: 3
      description: VIN_AT_X_INT_RD
    - !Field
      name: STANDBY_MODE_SEL_EXT_RD
      bit_offset: 7
      bit_width: 1
      description: STANDBY_MODE_SEL_EXT_RD
    - !Field
      name: STANDBY_PW_SEL_EXT_RD
      bit_offset: 5
      bit_width: 2
      description: STANDBY_PW_SEL_EXT_RD
    - !Field
      name: DIS_STANDBY_EXT_RD
      bit_offset: 4
      bit_width: 1
      description: DIS_STANDBY_EXT_RD
    - !Field
      name: DIS_IDLE_EXT_RD
      bit_offset: 3
      bit_width: 1
      description: DIS_IDLE_EXT_RD
    - !Field
      name: VIN_AT_X_EXT_RD
      bit_offset: 0
      bit_width: 3
      description: VIN_AT_X_EXT_RD
  - !Register
    name: MISC_TRIM
    addr: 0x30c
    size_bits: 32
    description: Miscellaneous Trim  Parameters
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffff33
    fields:
    - !Field
      name: TEMPVSLOPE
      bit_offset: 0
      bit_width: 8
      description: TEMPVSLOPE
  - !Register
    name: RCOSC_HF_TEMPCOMP
    addr: 0x310
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x3
    fields:
    - !Field
      name: FINE_RESISTOR
      bit_offset: 24
      bit_width: 8
      description: FINE_RESISTOR
    - !Field
      name: CTRIM
      bit_offset: 16
      bit_width: 8
      description: CTRIM
    - !Field
      name: CTRIMFRACT_QUAD
      bit_offset: 8
      bit_width: 8
      description: CTRIMFRACT_QUAD
    - !Field
      name: CTRIMFRACT_SLOPE
      bit_offset: 0
      bit_width: 8
      description: CTRIMFRACT_SLOPE
  - !Register
    name: ICEPICK_DEVICE_ID
    addr: 0x318
    size_bits: 32
    description: 'IcePick Device Identification

      Reading this register or the USER_ID register is the only support way of identifying
      a device.'
    read_allowed: true
    write_allowed: false
    reset_value: 0x8b99a02f
    fields:
    - !Field
      name: PG_REV
      bit_offset: 28
      bit_width: 4
      description: PG_REV
    - !Field
      name: WAFER_ID
      bit_offset: 12
      bit_width: 16
      description: WAFER_ID
    - !Field
      name: MANUFACTURER_ID
      bit_offset: 0
      bit_width: 12
      description: MANUFACTURER_ID
  - !Register
    name: FCFG1_REVISION
    addr: 0x31c
    size_bits: 32
    description: Factory Configuration (FCFG1) Revision
    read_allowed: true
    write_allowed: false
    reset_value: 0x23
    fields:
    - !Field
      name: REV
      bit_offset: 0
      bit_width: 32
      description: REV
  - !Register
    name: MISC_OTP_DATA
    addr: 0x320
    size_bits: 32
    description: Misc OTP Data
    read_allowed: true
    write_allowed: false
    reset_value: 0xc600
    fields:
    - !Field
      name: RCOSC_HF_ITUNE
      bit_offset: 28
      bit_width: 4
      description: RCOSC_HF_ITUNE
    - !Field
      name: RCOSC_HF_CRIM
      bit_offset: 20
      bit_width: 8
      description: RCOSC_HF_CRIM
    - !Field
      name: PER_M
      bit_offset: 15
      bit_width: 5
      description: PER_M
    - !Field
      name: PER_E
      bit_offset: 12
      bit_width: 3
      description: PER_E
    - !Field
      name: PO_TAIL_RES_TRIM
      bit_offset: 8
      bit_width: 4
      description: PO_TAIL_RES_TRIM
    - !Field
      name: TEST_PROGRAM_REV
      bit_offset: 0
      bit_width: 8
      description: TEST_PROGRAM_REV
  - !Register
    name: IOCONF
    addr: 0x344
    size_bits: 32
    description: IO Configuration
    read_allowed: true
    write_allowed: false
    reset_value: 0x7fffff8000
    fields:
    - !Field
      name: GPIO_CNT
      bit_offset: 0
      bit_width: 7
      description: GPIO_CNT
  - !Register
    name: CONFIG_IF_ADC
    addr: 0x34c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x3460f400
    fields:
    - !Field
      name: FF2ADJ
      bit_offset: 28
      bit_width: 4
      description: FF2ADJ
    - !Field
      name: FF3ADJ
      bit_offset: 24
      bit_width: 4
      description: FF3ADJ
    - !Field
      name: INT3ADJ
      bit_offset: 20
      bit_width: 4
      description: INT3ADJ
    - !Field
      name: FF1ADJ
      bit_offset: 16
      bit_width: 4
      description: FF1ADJ
    - !Field
      name: AAFCAP
      bit_offset: 14
      bit_width: 2
      description: AAFCAP
    - !Field
      name: INT2ADJ
      bit_offset: 10
      bit_width: 4
      description: INT2ADJ
    - !Field
      name: IFDIGLDO_TRIM_OUTPUT
      bit_offset: 5
      bit_width: 5
      description: IFDIGLDO_TRIM_OUTPUT
    - !Field
      name: IFANALDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 5
      description: IFANALDO_TRIM_OUTPUT
  - !Register
    name: CONFIG_OSC_TOP
    addr: 0x350
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xfc00fc00
    fields:
    - !Field
      name: XOSC_HF_ROW_Q12
      bit_offset: 26
      bit_width: 4
      description: XOSC_HF_ROW_Q12
    - !Field
      name: XOSC_HF_COLUMN_Q12
      bit_offset: 10
      bit_width: 16
      description: XOSC_HF_COLUMN_Q12
    - !Field
      name: RCOSCLF_CTUNE_TRIM
      bit_offset: 2
      bit_width: 8
      description: RCOSCLF_CTUNE_TRIM
    - !Field
      name: RCOSCLF_RTUNE_TRIM
      bit_offset: 0
      bit_width: 2
      description: RCOSCLF_RTUNE_TRIM
  - !Register
    name: CONFIG_RF_FRONTEND
    addr: 0x354
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x70001f80
    fields:
    - !Field
      name: IFAMP_IB
      bit_offset: 28
      bit_width: 4
      description: IFAMP_IB
    - !Field
      name: LNA_IB
      bit_offset: 24
      bit_width: 4
      description: LNA_IB
    - !Field
      name: IFAMP_TRIM
      bit_offset: 19
      bit_width: 5
      description: IFAMP_TRIM
    - !Field
      name: CTL_PA0_TRIM
      bit_offset: 14
      bit_width: 5
      description: CTL_PA0_TRIM
    - !Field
      name: PATRIMCOMPLETE_N
      bit_offset: 13
      bit_width: 1
      description: PATRIMCOMPLETE_N
    - !Field
      name: RFLDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 7
      description: RFLDO_TRIM_OUTPUT
  - !Register
    name: CONFIG_SYNTH
    addr: 0x358
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xfffff000
    fields:
    - !Field
      name: RFC_MDM_DEMIQMC0
      bit_offset: 12
      bit_width: 16
      description: RFC_MDM_DEMIQMC0
    - !Field
      name: LDOVCO_TRIM_OUTPUT
      bit_offset: 6
      bit_width: 6
      description: LDOVCO_TRIM_OUTPUT
    - !Field
      name: SLDO_TRIM_OUTPUT
      bit_offset: 0
      bit_width: 6
      description: SLDO_TRIM_OUTPUT
  - !Register
    name: SOC_ADC_ABS_GAIN
    addr: 0x35c
    size_bits: 32
    description: AUX_ADC Gain in Absolute Reference Mode
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SOC_ADC_ABS_GAIN_TEMP1
      bit_offset: 0
      bit_width: 16
      description: SOC_ADC_ABS_GAIN_TEMP1
  - !Register
    name: SOC_ADC_REL_GAIN
    addr: 0x360
    size_bits: 32
    description: AUX_ADC Gain in Relative Reference Mode
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SOC_ADC_REL_GAIN_TEMP1
      bit_offset: 0
      bit_width: 16
      description: SOC_ADC_REL_GAIN_TEMP1
  - !Register
    name: SOC_ADC_OFFSET_INT
    addr: 0x368
    size_bits: 32
    description: AUX_ADC Temperature Offsets in Absolute Reference Mode
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SOC_ADC_REL_OFFSET_TEMP1
      bit_offset: 16
      bit_width: 8
      description: SOC_ADC_REL_OFFSET_TEMP1
    - !Field
      name: SOC_ADC_ABS_OFFSET_TEMP1
      bit_offset: 0
      bit_width: 8
      description: SOC_ADC_ABS_OFFSET_TEMP1
  - !Register
    name: SOC_ADC_REF_TRIM_AND_OFFSET_EXT
    addr: 0x36c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x300080
    fields:
    - !Field
      name: SOC_ADC_REF_VOLTAGE_TRIM_TEMP1
      bit_offset: 0
      bit_width: 6
      description: SOC_ADC_REF_VOLTAGE_TRIM_TEMP1
  - !Register
    name: AMPCOMP_TH1
    addr: 0x370
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff7b828e
    fields:
    - !Field
      name: HPMRAMP3_LTH
      bit_offset: 18
      bit_width: 6
      description: HPMRAMP3_LTH
    - !Field
      name: HPMRAMP3_HTH
      bit_offset: 10
      bit_width: 6
      description: HPMRAMP3_HTH
    - !Field
      name: IBIASCAP_LPTOHP_OL_CNT
      bit_offset: 6
      bit_width: 4
      description: IBIASCAP_LPTOHP_OL_CNT
    - !Field
      name: HPMRAMP1_TH
      bit_offset: 0
      bit_width: 6
      description: HPMRAMP1_TH
  - !Register
    name: AMPCOMP_TH2
    addr: 0x374
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x6b8b0303
    fields:
    - !Field
      name: LPMUPDATE_LTH
      bit_offset: 26
      bit_width: 6
      description: LPMUPDATE_LTH
    - !Field
      name: LPMUPDATE_HTM
      bit_offset: 18
      bit_width: 6
      description: LPMUPDATE_HTM
    - !Field
      name: ADC_COMP_AMPTH_LPM
      bit_offset: 10
      bit_width: 6
      description: ADC_COMP_AMPTH_LPM
    - !Field
      name: ADC_COMP_AMPTH_HPM
      bit_offset: 2
      bit_width: 6
      description: ADC_COMP_AMPTH_HPM
  - !Register
    name: AMPCOMP_CTRL1
    addr: 0x378
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff183f47
    fields:
    - !Field
      name: AMPCOMP_REQ_MODE
      bit_offset: 30
      bit_width: 1
      description: AMPCOMP_REQ_MODE
    - !Field
      name: IBIAS_OFFSET
      bit_offset: 20
      bit_width: 4
      description: IBIAS_OFFSET
    - !Field
      name: IBIAS_INIT
      bit_offset: 16
      bit_width: 4
      description: IBIAS_INIT
    - !Field
      name: LPM_IBIAS_WAIT_CNT_FINAL
      bit_offset: 8
      bit_width: 8
      description: LPM_IBIAS_WAIT_CNT_FINAL
    - !Field
      name: CAP_STEP
      bit_offset: 4
      bit_width: 4
      description: CAP_STEP
    - !Field
      name: IBIASCAP_HPTOLP_OL_CNT
      bit_offset: 0
      bit_width: 4
      description: IBIASCAP_HPTOLP_OL_CNT
  - !Register
    name: ANABYPASS_VALUE2
    addr: 0x37c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffc3ff
    fields:
    - !Field
      name: XOSC_HF_IBIASTHERM
      bit_offset: 0
      bit_width: 14
      description: XOSC_HF_IBIASTHERM
  - !Register
    name: CONFIG_MISC_ADC
    addr: 0x380
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xfffc014d
    fields:
    - !Field
      name: RSSITRIMCOMPLETE_N
      bit_offset: 17
      bit_width: 1
      description: RSSITRIMCOMPLETE_N
    - !Field
      name: RSSI_OFFSET
      bit_offset: 9
      bit_width: 8
      description: RSSI_OFFSET
    - !Field
      name: QUANTCTLTHRES
      bit_offset: 6
      bit_width: 3
      description: QUANTCTLTHRES
    - !Field
      name: DACTRIM
      bit_offset: 0
      bit_width: 6
      description: DACTRIM
  - !Register
    name: VOLT_TRIM
    addr: 0x388
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffe0
    fields:
    - !Field
      name: VDDR_TRIM_HH
      bit_offset: 24
      bit_width: 5
      description: VDDR_TRIM_HH
    - !Field
      name: VDDR_TRIM_H
      bit_offset: 16
      bit_width: 5
      description: VDDR_TRIM_H
    - !Field
      name: VDDR_TRIM_SLEEP_H
      bit_offset: 8
      bit_width: 5
      description: VDDR_TRIM_SLEEP_H
    - !Field
      name: TRIMBOD_H
      bit_offset: 0
      bit_width: 5
      description: TRIMBOD_H
  - !Register
    name: OSC_CONF
    addr: 0x38c
    size_bits: 32
    description: OSC Configuration
    read_allowed: true
    write_allowed: false
    reset_value: 0xf0080000
    fields:
    - !Field
      name: ADC_SH_VBUF_EN
      bit_offset: 29
      bit_width: 1
      description: ADC_SH_VBUF_EN
    - !Field
      name: ADC_SH_MODE_EN
      bit_offset: 28
      bit_width: 1
      description: ADC_SH_MODE_EN
    - !Field
      name: ATESTLF_RCOSCLF_IBIAS_TRIM
      bit_offset: 27
      bit_width: 1
      description: ATESTLF_RCOSCLF_IBIAS_TRIM
    - !Field
      name: XOSCLF_REGULATOR_TRIM
      bit_offset: 25
      bit_width: 2
      description: XOSCLF_REGULATOR_TRIM
    - !Field
      name: XOSCLF_CMIRRWR_RATIO
      bit_offset: 21
      bit_width: 4
      description: XOSCLF_CMIRRWR_RATIO
    - !Field
      name: XOSC_HF_FAST_START
      bit_offset: 19
      bit_width: 2
      description: XOSC_HF_FAST_START
    - !Field
      name: XOSC_OPTION
      bit_offset: 18
      bit_width: 1
      description: XOSC_OPTION
    - !Field
      name: BAW_OPTION
      bit_offset: 17
      bit_width: 1
      description: BAW_OPTION
    - !Field
      name: BAW_BIAS_HOLD_MODE_EN
      bit_offset: 16
      bit_width: 1
      description: BAW_BIAS_HOLD_MODE_EN
    - !Field
      name: BAW_CURRMIRR_RATIO
      bit_offset: 12
      bit_width: 4
      description: BAW_CURRMIRR_RATIO
    - !Field
      name: BAW_BIAS_RES_SET
      bit_offset: 8
      bit_width: 4
      description: BAW_BIAS_RES_SET
    - !Field
      name: BAW_FILTER_EN
      bit_offset: 7
      bit_width: 1
      description: BAW_FILTER_EN
    - !Field
      name: BAW_BIAS_RECHARGE_DELAY
      bit_offset: 5
      bit_width: 2
      description: BAW_BIAS_RECHARGE_DELAY
    - !Field
      name: BAW_SERIES_CAP
      bit_offset: 1
      bit_width: 2
      description: BAW_SERIES_CAP
    - !Field
      name: BAW_DIV3_BYPASS
      bit_offset: 0
      bit_width: 1
      description: BAW_DIV3_BYPASS
  - !Register
    name: CAP_TRIM
    addr: 0x394
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: FLUX_CAP_0P28_TRIM
      bit_offset: 16
      bit_width: 16
      description: FLUX_CAP_0P28_TRIM
    - !Field
      name: FLUX_CAP_0P4_TRIM
      bit_offset: 0
      bit_width: 16
      description: FLUX_CAP_0P4_TRIM
  - !Register
    name: MISC_OTP_DATA_1
    addr: 0x398
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xe00403f8
    fields:
    - !Field
      name: PEAK_DET_ITRIM
      bit_offset: 27
      bit_width: 2
      description: PEAK_DET_ITRIM
    - !Field
      name: HP_BUF_ITRIM
      bit_offset: 24
      bit_width: 3
      description: HP_BUF_ITRIM
    - !Field
      name: LP_BUF_ITRIM
      bit_offset: 22
      bit_width: 2
      description: LP_BUF_ITRIM
    - !Field
      name: DBLR_LOOP_FILTER_RESET_VOLTAGE
      bit_offset: 20
      bit_width: 2
      description: DBLR_LOOP_FILTER_RESET_VOLTAGE
    - !Field
      name: HPM_IBIAS_WAIT_CNT
      bit_offset: 10
      bit_width: 10
      description: HPM_IBIAS_WAIT_CNT
    - !Field
      name: LPM_IBIAS_WAIT_CNT
      bit_offset: 4
      bit_width: 6
      description: LPM_IBIAS_WAIT_CNT
    - !Field
      name: IDAC_STEP
      bit_offset: 0
      bit_width: 4
      description: IDAC_STEP
  - !Register
    name: PWD_CURR_20C
    addr: 0x39c
    size_bits: 32
    description: Power Down Current Control 20C
    read_allowed: true
    write_allowed: false
    reset_value: 0x80ba608
    fields:
    - !Field
      name: DELTA_CACHE_REF
      bit_offset: 24
      bit_width: 8
      description: DELTA_CACHE_REF
    - !Field
      name: DELTA_RFMEM_RET
      bit_offset: 16
      bit_width: 8
      description: DELTA_RFMEM_RET
    - !Field
      name: DELTA_XOSC_LPM
      bit_offset: 8
      bit_width: 8
      description: DELTA_XOSC_LPM
    - !Field
      name: BASELINE
      bit_offset: 0
      bit_width: 8
      description: BASELINE
  - !Register
    name: PWD_CURR_35C
    addr: 0x3a0
    size_bits: 32
    description: Power Down Current Control 35C
    read_allowed: true
    write_allowed: false
    reset_value: 0xc10a50a
    fields:
    - !Field
      name: DELTA_CACHE_REF
      bit_offset: 24
      bit_width: 8
      description: DELTA_CACHE_REF
    - !Field
      name: DELTA_RFMEM_RET
      bit_offset: 16
      bit_width: 8
      description: DELTA_RFMEM_RET
    - !Field
      name: DELTA_XOSC_LPM
      bit_offset: 8
      bit_width: 8
      description: DELTA_XOSC_LPM
    - !Field
      name: BASELINE
      bit_offset: 0
      bit_width: 8
      description: BASELINE
  - !Register
    name: PWD_CURR_50C
    addr: 0x3a4
    size_bits: 32
    description: Power Down Current Control 50C
    read_allowed: true
    write_allowed: false
    reset_value: 0x1218a20d
    fields:
    - !Field
      name: DELTA_CACHE_REF
      bit_offset: 24
      bit_width: 8
      description: DELTA_CACHE_REF
    - !Field
      name: DELTA_RFMEM_RET
      bit_offset: 16
      bit_width: 8
      description: DELTA_RFMEM_RET
    - !Field
      name: DELTA_XOSC_LPM
      bit_offset: 8
      bit_width: 8
      description: DELTA_XOSC_LPM
    - !Field
      name: BASELINE
      bit_offset: 0
      bit_width: 8
      description: BASELINE
  - !Register
    name: PWD_CURR_65C
    addr: 0x3a8
    size_bits: 32
    description: Power Down Current Control 65C
    read_allowed: true
    write_allowed: false
    reset_value: 0x1c259c14
    fields:
    - !Field
      name: DELTA_CACHE_REF
      bit_offset: 24
      bit_width: 8
      description: DELTA_CACHE_REF
    - !Field
      name: DELTA_RFMEM_RET
      bit_offset: 16
      bit_width: 8
      description: DELTA_RFMEM_RET
    - !Field
      name: DELTA_XOSC_LPM
      bit_offset: 8
      bit_width: 8
      description: DELTA_XOSC_LPM
    - !Field
      name: BASELINE
      bit_offset: 0
      bit_width: 8
      description: BASELINE
  - !Register
    name: PWD_CURR_80C
    addr: 0x3ac
    size_bits: 32
    description: Power Down Current Control 80C
    read_allowed: true
    write_allowed: false
    reset_value: 0x2e3b9021
    fields:
    - !Field
      name: DELTA_CACHE_REF
      bit_offset: 24
      bit_width: 8
      description: DELTA_CACHE_REF
    - !Field
      name: DELTA_RFMEM_RET
      bit_offset: 16
      bit_width: 8
      description: DELTA_RFMEM_RET
    - !Field
      name: DELTA_XOSC_LPM
      bit_offset: 8
      bit_width: 8
      description: DELTA_XOSC_LPM
    - !Field
      name: BASELINE
      bit_offset: 0
      bit_width: 8
      description: BASELINE
  - !Register
    name: PWD_CURR_95C
    addr: 0x3b0
    size_bits: 32
    description: Power Down Current Control 95C
    read_allowed: true
    write_allowed: false
    reset_value: 0x4c627a3b
    fields:
    - !Field
      name: DELTA_CACHE_REF
      bit_offset: 24
      bit_width: 8
      description: DELTA_CACHE_REF
    - !Field
      name: DELTA_RFMEM_RET
      bit_offset: 16
      bit_width: 8
      description: DELTA_RFMEM_RET
    - !Field
      name: DELTA_XOSC_LPM
      bit_offset: 8
      bit_width: 8
      description: DELTA_XOSC_LPM
    - !Field
      name: BASELINE
      bit_offset: 0
      bit_width: 8
      description: BASELINE
  - !Register
    name: PWD_CURR_110C
    addr: 0x3b4
    size_bits: 32
    description: Power Down Current Control 110C
    read_allowed: true
    write_allowed: false
    reset_value: 0x789e706b
    fields:
    - !Field
      name: DELTA_CACHE_REF
      bit_offset: 24
      bit_width: 8
      description: DELTA_CACHE_REF
    - !Field
      name: DELTA_RFMEM_RET
      bit_offset: 16
      bit_width: 8
      description: DELTA_RFMEM_RET
    - !Field
      name: DELTA_XOSC_LPM
      bit_offset: 8
      bit_width: 8
      description: DELTA_XOSC_LPM
    - !Field
      name: BASELINE
      bit_offset: 0
      bit_width: 8
      description: BASELINE
  - !Register
    name: PWD_CURR_125C
    addr: 0x3b8
    size_bits: 32
    description: Power Down Current Control 125C
    read_allowed: true
    write_allowed: false
    reset_value: 0xade1809a
    fields:
    - !Field
      name: DELTA_CACHE_REF
      bit_offset: 24
      bit_width: 8
      description: DELTA_CACHE_REF
    - !Field
      name: DELTA_RFMEM_RET
      bit_offset: 16
      bit_width: 8
      description: DELTA_RFMEM_RET
    - !Field
      name: DELTA_XOSC_LPM
      bit_offset: 8
      bit_width: 8
      description: DELTA_XOSC_LPM
    - !Field
      name: BASELINE
      bit_offset: 0
      bit_width: 8
      description: BASELINE
- !Module
  name: FLASH
  description: 'Flash sub-system registers, includes the Flash Memory Controller (FMC),
    flash read path, and an integrated Efuse controller and EFUSEROM.


    '
  base_addr: 0x40030000
  size: 0x4000
  registers:
  - !Register
    name: STAT
    addr: 0x1c
    size_bits: 32
    description: FMC and Efuse Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EFUSE_BLANK
      bit_offset: 15
      bit_width: 1
      description: EFUSE_BLANK
    - !Field
      name: EFUSE_TIMEOUT
      bit_offset: 14
      bit_width: 1
      description: EFUSE_TIMEOUT
    - !Field
      name: EFUSE_CRC_ERROR
      bit_offset: 13
      bit_width: 1
      description: EFUSE_CRC_ERROR
    - !Field
      name: EFUSE_ERRCODE
      bit_offset: 8
      bit_width: 5
      description: EFUSE_ERRCODE
    - !Field
      name: SAMHOLD_DIS
      bit_offset: 2
      bit_width: 1
      description: SAMHOLD_DIS
    - !Field
      name: BUSY
      bit_offset: 1
      bit_width: 1
      description: BUSY
    - !Field
      name: POWER_MODE
      bit_offset: 0
      bit_width: 1
      description: POWER_MODE
  - !Register
    name: CFG
    addr: 0x24
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STANDBY_MODE_SEL
      bit_offset: 8
      bit_width: 1
      description: STANDBY_MODE_SEL
    - !Field
      name: STANDBY_PW_SEL
      bit_offset: 6
      bit_width: 2
      description: STANDBY_PW_SEL
    - !Field
      name: DIS_EFUSECLK
      bit_offset: 5
      bit_width: 1
      description: DIS_EFUSECLK
    - !Field
      name: DIS_READACCESS
      bit_offset: 4
      bit_width: 1
      description: DIS_READACCESS
    - !Field
      name: ENABLE_SWINTF
      bit_offset: 3
      bit_width: 1
      description: ENABLE_SWINTF
    - !Field
      name: DIS_STANDBY
      bit_offset: 1
      bit_width: 1
      description: DIS_STANDBY
    - !Field
      name: DIS_IDLE
      bit_offset: 0
      bit_width: 1
      description: DIS_IDLE
  - !Register
    name: SYSCODE_START
    addr: 0x28
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYSCODE_START
      bit_offset: 0
      bit_width: 5
      description: SYSCODE_START
  - !Register
    name: FLASH_SIZE
    addr: 0x2c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SECTORS
      bit_offset: 0
      bit_width: 8
      description: SECTORS
  - !Register
    name: FWLOCK
    addr: 0x3c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FWLOCK
      bit_offset: 0
      bit_width: 3
      description: FWLOCK
  - !Register
    name: FWFLAG
    addr: 0x40
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FWFLAG
      bit_offset: 0
      bit_width: 3
      description: FWFLAG
  - !Register
    name: EFUSE
    addr: 0x1000
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: INSTRUCTION
      bit_offset: 24
      bit_width: 5
      description: INSTRUCTION
    - !Field
      name: DUMPWORD
      bit_offset: 0
      bit_width: 16
      description: DUMPWORD
  - !Register
    name: EFUSEADDR
    addr: 0x1004
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: BLOCK
      bit_offset: 11
      bit_width: 5
      description: BLOCK
    - !Field
      name: ROW
      bit_offset: 0
      bit_width: 11
      description: ROW
  - !Register
    name: DATAUPPER
    addr: 0x1008
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SPARE
      bit_offset: 3
      bit_width: 5
      description: SPARE
    - !Field
      name: P
      bit_offset: 2
      bit_width: 1
      description: P
    - !Field
      name: R
      bit_offset: 1
      bit_width: 1
      description: R
    - !Field
      name: EEN
      bit_offset: 0
      bit_width: 1
      description: EEN
  - !Register
    name: DATALOWER
    addr: 0x100c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 32
      description: DATA
  - !Register
    name: EFUSECFG
    addr: 0x1010
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: IDLEGATING
      bit_offset: 8
      bit_width: 1
      description: IDLEGATING
    - !Field
      name: SLAVEPOWER
      bit_offset: 3
      bit_width: 2
      description: SLAVEPOWER
    - !Field
      name: GATING
      bit_offset: 0
      bit_width: 1
      description: GATING
  - !Register
    name: EFUSESTAT
    addr: 0x1014
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RESETDONE
      bit_offset: 0
      bit_width: 1
      description: RESETDONE
  - !Register
    name: ACC
    addr: 0x1018
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACCUMULATOR
      bit_offset: 0
      bit_width: 24
      description: ACCUMULATOR
  - !Register
    name: BOUNDARY
    addr: 0x101c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DISROW0
      bit_offset: 23
      bit_width: 1
      description: DISROW0
    - !Field
      name: SPARE
      bit_offset: 22
      bit_width: 1
      description: SPARE
    - !Field
      name: EFC_SELF_TEST_ERROR
      bit_offset: 21
      bit_width: 1
      description: EFC_SELF_TEST_ERROR
    - !Field
      name: EFC_INSTRUCTION_INFO
      bit_offset: 20
      bit_width: 1
      description: EFC_INSTRUCTION_INFO
    - !Field
      name: EFC_INSTRUCTION_ERROR
      bit_offset: 19
      bit_width: 1
      description: EFC_INSTRUCTION_ERROR
    - !Field
      name: EFC_AUTOLOAD_ERROR
      bit_offset: 18
      bit_width: 1
      description: EFC_AUTOLOAD_ERROR
    - !Field
      name: OUTPUTENABLE
      bit_offset: 14
      bit_width: 4
      description: OUTPUTENABLE
    - !Field
      name: SYS_ECC_SELF_TEST_EN
      bit_offset: 13
      bit_width: 1
      description: SYS_ECC_SELF_TEST_EN
    - !Field
      name: SYS_ECC_OVERRIDE_EN
      bit_offset: 12
      bit_width: 1
      description: SYS_ECC_OVERRIDE_EN
    - !Field
      name: EFC_FDI
      bit_offset: 11
      bit_width: 1
      description: EFC_FDI
    - !Field
      name: SYS_DIEID_AUTOLOAD_EN
      bit_offset: 10
      bit_width: 1
      description: SYS_DIEID_AUTOLOAD_EN
    - !Field
      name: SYS_REPAIR_EN
      bit_offset: 8
      bit_width: 2
      description: SYS_REPAIR_EN
    - !Field
      name: SYS_WS_READ_STATES
      bit_offset: 4
      bit_width: 4
      description: SYS_WS_READ_STATES
    - !Field
      name: INPUTENABLE
      bit_offset: 0
      bit_width: 4
      description: INPUTENABLE
  - !Register
    name: EFUSEFLAG
    addr: 0x1020
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 1
      description: KEY
  - !Register
    name: EFUSEKEY
    addr: 0x1024
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CODE
      bit_offset: 0
      bit_width: 32
      description: CODE
  - !Register
    name: EFUSERELEASE
    addr: 0x1028
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ODPYEAR
      bit_offset: 25
      bit_width: 7
      description: ODPYEAR
    - !Field
      name: ODPMONTH
      bit_offset: 21
      bit_width: 4
      description: ODPMONTH
    - !Field
      name: ODPDAY
      bit_offset: 16
      bit_width: 5
      description: ODPDAY
    - !Field
      name: EFUSEYEAR
      bit_offset: 9
      bit_width: 7
      description: EFUSEYEAR
    - !Field
      name: EFUSEMONTH
      bit_offset: 5
      bit_width: 4
      description: EFUSEMONTH
    - !Field
      name: EFUSEDAY
      bit_offset: 0
      bit_width: 5
      description: EFUSEDAY
  - !Register
    name: EFUSEPINS
    addr: 0x102c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: EFC_SELF_TEST_DONE
      bit_offset: 15
      bit_width: 1
      description: EFC_SELF_TEST_DONE
    - !Field
      name: EFC_SELF_TEST_ERROR
      bit_offset: 14
      bit_width: 1
      description: EFC_SELF_TEST_ERROR
    - !Field
      name: SYS_ECC_SELF_TEST_EN
      bit_offset: 13
      bit_width: 1
      description: SYS_ECC_SELF_TEST_EN
    - !Field
      name: EFC_INSTRUCTION_INFO
      bit_offset: 12
      bit_width: 1
      description: EFC_INSTRUCTION_INFO
    - !Field
      name: EFC_INSTRUCTION_ERROR
      bit_offset: 11
      bit_width: 1
      description: EFC_INSTRUCTION_ERROR
    - !Field
      name: EFC_AUTOLOAD_ERROR
      bit_offset: 10
      bit_width: 1
      description: EFC_AUTOLOAD_ERROR
    - !Field
      name: SYS_ECC_OVERRIDE_EN
      bit_offset: 9
      bit_width: 1
      description: SYS_ECC_OVERRIDE_EN
    - !Field
      name: EFC_READY
      bit_offset: 8
      bit_width: 1
      description: EFC_READY
    - !Field
      name: EFC_FCLRZ
      bit_offset: 7
      bit_width: 1
      description: EFC_FCLRZ
    - !Field
      name: SYS_DIEID_AUTOLOAD_EN
      bit_offset: 6
      bit_width: 1
      description: SYS_DIEID_AUTOLOAD_EN
    - !Field
      name: SYS_REPAIR_EN
      bit_offset: 4
      bit_width: 2
      description: SYS_REPAIR_EN
    - !Field
      name: SYS_WS_READ_STATES
      bit_offset: 0
      bit_width: 4
      description: SYS_WS_READ_STATES
  - !Register
    name: EFUSECRA
    addr: 0x1030
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 6
      description: DATA
  - !Register
    name: EFUSEREAD
    addr: 0x1034
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DATABIT
      bit_offset: 8
      bit_width: 2
      description: DATABIT
    - !Field
      name: READCLOCK
      bit_offset: 4
      bit_width: 4
      description: READCLOCK
    - !Field
      name: DEBUG
      bit_offset: 3
      bit_width: 1
      description: DEBUG
    - !Field
      name: SPARE
      bit_offset: 2
      bit_width: 1
      description: SPARE
    - !Field
      name: MARGIN
      bit_offset: 0
      bit_width: 2
      description: MARGIN
  - !Register
    name: EFUSEPROGRAM
    addr: 0x1038
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: COMPAREDISABLE
      bit_offset: 30
      bit_width: 1
      description: COMPAREDISABLE
    - !Field
      name: CLOCKSTALL
      bit_offset: 14
      bit_width: 16
      description: CLOCKSTALL
    - !Field
      name: VPPTOVDD
      bit_offset: 13
      bit_width: 1
      description: VPPTOVDD
    - !Field
      name: ITERATIONS
      bit_offset: 9
      bit_width: 4
      description: ITERATIONS
    - !Field
      name: WRITECLOCK
      bit_offset: 0
      bit_width: 9
      description: WRITECLOCK
  - !Register
    name: EFUSEERROR
    addr: 0x103c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DONE
      bit_offset: 5
      bit_width: 1
      description: DONE
    - !Field
      name: CODE
      bit_offset: 0
      bit_width: 5
      description: CODE
  - !Register
    name: SINGLEBIT
    addr: 0x1040
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: FROMN
      bit_offset: 1
      bit_width: 31
      description: FROMN
    - !Field
      name: FROM0
      bit_offset: 0
      bit_width: 1
      description: FROM0
  - !Register
    name: TWOBIT
    addr: 0x1044
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: FROMN
      bit_offset: 1
      bit_width: 31
      description: FROMN
    - !Field
      name: FROM0
      bit_offset: 0
      bit_width: 1
      description: FROM0
  - !Register
    name: SELFTESTCYC
    addr: 0x1048
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CYCLES
      bit_offset: 0
      bit_width: 32
      description: CYCLES
  - !Register
    name: SELFTESTSIGN
    addr: 0x104c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SIGNATURE
      bit_offset: 0
      bit_width: 32
      description: SIGNATURE
  - !Register
    name: FRDCTL
    addr: 0x2000
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: RWAIT
      bit_offset: 8
      bit_width: 4
      description: RWAIT
  - !Register
    name: FSPRD
    addr: 0x2004
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RMBSEM
      bit_offset: 8
      bit_width: 8
      description: RMBSEM
    - !Field
      name: RM1
      bit_offset: 1
      bit_width: 1
      description: RM1
    - !Field
      name: RM0
      bit_offset: 0
      bit_width: 1
      description: RM0
  - !Register
    name: FEDACCTL1
    addr: 0x2008
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SUSP_IGNR
      bit_offset: 24
      bit_width: 1
      description: SUSP_IGNR
  - !Register
    name: FEDACSTAT
    addr: 0x201c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RVF_INT
      bit_offset: 25
      bit_width: 1
      description: RVF_INT
    - !Field
      name: FSM_DONE
      bit_offset: 24
      bit_width: 1
      description: FSM_DONE
  - !Register
    name: FBPROT
    addr: 0x2030
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROTL1DIS
      bit_offset: 0
      bit_width: 1
      description: PROTL1DIS
  - !Register
    name: FBSE
    addr: 0x2034
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BSE
      bit_offset: 0
      bit_width: 16
      description: BSE
  - !Register
    name: FBBUSY
    addr: 0x2038
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xfe
    fields:
    - !Field
      name: BUSY
      bit_offset: 0
      bit_width: 8
      description: BUSY
  - !Register
    name: FBAC
    addr: 0x203c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: OTPPROTDIS
      bit_offset: 16
      bit_width: 1
      description: OTPPROTDIS
    - !Field
      name: BAGP
      bit_offset: 8
      bit_width: 8
      description: BAGP
    - !Field
      name: VREADS
      bit_offset: 0
      bit_width: 8
      description: VREADS
  - !Register
    name: FBFALLBACK
    addr: 0x2040
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x505ffff
    fields:
    - !Field
      name: FSM_PWRSAV
      bit_offset: 24
      bit_width: 4
      description: FSM_PWRSAV
    - !Field
      name: REG_PWRSAV
      bit_offset: 16
      bit_width: 4
      description: REG_PWRSAV
    - !Field
      name: BANKPWR7
      bit_offset: 14
      bit_width: 2
      description: BANKPWR7
    - !Field
      name: BANKPWR6
      bit_offset: 12
      bit_width: 2
      description: BANKPWR6
    - !Field
      name: BANKPWR5
      bit_offset: 10
      bit_width: 2
      description: BANKPWR5
    - !Field
      name: BANKPWR4
      bit_offset: 8
      bit_width: 2
      description: BANKPWR4
    - !Field
      name: BANKPWR3
      bit_offset: 6
      bit_width: 2
      description: BANKPWR3
    - !Field
      name: BANKPWR2
      bit_offset: 4
      bit_width: 2
      description: BANKPWR2
    - !Field
      name: BANKPWR1
      bit_offset: 2
      bit_width: 2
      description: BANKPWR1
    - !Field
      name: BANKPWR0
      bit_offset: 0
      bit_width: 2
      description: BANKPWR0
  - !Register
    name: FBPRDY
    addr: 0x2044
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff00fe
    fields:
    - !Field
      name: BANKBUSY
      bit_offset: 16
      bit_width: 1
      description: BANKBUSY
    - !Field
      name: PUMPRDY
      bit_offset: 15
      bit_width: 1
      description: PUMPRDY
    - !Field
      name: BANKRDY
      bit_offset: 0
      bit_width: 1
      description: BANKRDY
  - !Register
    name: FPAC1
    addr: 0x2048
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x2082081
    fields:
    - !Field
      name: PSLEEPTDIS
      bit_offset: 16
      bit_width: 12
      description: PSLEEPTDIS
    - !Field
      name: PUMPRESET_PW
      bit_offset: 4
      bit_width: 12
      description: PUMPRESET_PW
    - !Field
      name: PUMPPWR
      bit_offset: 0
      bit_width: 2
      description: PUMPPWR
  - !Register
    name: FPAC2
    addr: 0x204c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PAGP
      bit_offset: 0
      bit_width: 16
      description: PAGP
  - !Register
    name: FMAC
    addr: 0x2050
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BANK
      bit_offset: 0
      bit_width: 3
      description: BANK
  - !Register
    name: FMSTAT
    addr: 0x2054
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RVSUSP
      bit_offset: 17
      bit_width: 1
      description: RVSUSP
    - !Field
      name: RDVER
      bit_offset: 16
      bit_width: 1
      description: RDVER
    - !Field
      name: RVF
      bit_offset: 15
      bit_width: 1
      description: RVF
    - !Field
      name: ILA
      bit_offset: 14
      bit_width: 1
      description: ILA
    - !Field
      name: DBF
      bit_offset: 13
      bit_width: 1
      description: DBF
    - !Field
      name: PGV
      bit_offset: 12
      bit_width: 1
      description: PGV
    - !Field
      name: PCV
      bit_offset: 11
      bit_width: 1
      description: PCV
    - !Field
      name: EV
      bit_offset: 10
      bit_width: 1
      description: EV
    - !Field
      name: CV
      bit_offset: 9
      bit_width: 1
      description: CV
    - !Field
      name: BUSY
      bit_offset: 8
      bit_width: 1
      description: BUSY
    - !Field
      name: ERS
      bit_offset: 7
      bit_width: 1
      description: ERS
    - !Field
      name: PGM
      bit_offset: 6
      bit_width: 1
      description: PGM
    - !Field
      name: INVDAT
      bit_offset: 5
      bit_width: 1
      description: INVDAT
    - !Field
      name: CSTAT
      bit_offset: 4
      bit_width: 1
      description: CSTAT
    - !Field
      name: VOLSTAT
      bit_offset: 3
      bit_width: 1
      description: VOLSTAT
    - !Field
      name: ESUSP
      bit_offset: 2
      bit_width: 1
      description: ESUSP
    - !Field
      name: PSUSP
      bit_offset: 1
      bit_width: 1
      description: PSUSP
    - !Field
      name: SLOCK
      bit_offset: 0
      bit_width: 1
      description: SLOCK
  - !Register
    name: FLOCK
    addr: 0x2064
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x55aa
    fields:
    - !Field
      name: ENCOM
      bit_offset: 0
      bit_width: 16
      description: ENCOM
  - !Register
    name: FVREADCT
    addr: 0x2080
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x8
    fields:
    - !Field
      name: VREADCT
      bit_offset: 0
      bit_width: 4
      description: VREADCT
  - !Register
    name: FVHVCT1
    addr: 0x2084
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x840088
    fields:
    - !Field
      name: TRIM13_E
      bit_offset: 20
      bit_width: 4
      description: TRIM13_E
    - !Field
      name: VHVCT_E
      bit_offset: 16
      bit_width: 4
      description: VHVCT_E
    - !Field
      name: TRIM13_PV
      bit_offset: 4
      bit_width: 4
      description: TRIM13_PV
    - !Field
      name: VHVCT_PV
      bit_offset: 0
      bit_width: 4
      description: VHVCT_PV
  - !Register
    name: FVHVCT2
    addr: 0x2088
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xa20000
    fields:
    - !Field
      name: TRIM13_P
      bit_offset: 20
      bit_width: 4
      description: TRIM13_P
    - !Field
      name: VHVCT_P
      bit_offset: 16
      bit_width: 4
      description: VHVCT_P
  - !Register
    name: FVHVCT3
    addr: 0x208c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xf0000
    fields:
    - !Field
      name: WCT
      bit_offset: 16
      bit_width: 4
      description: WCT
    - !Field
      name: VHVCT_READ
      bit_offset: 0
      bit_width: 4
      description: VHVCT_READ
  - !Register
    name: FVNVCT
    addr: 0x2090
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x800
    fields:
    - !Field
      name: VCG2P5CT
      bit_offset: 8
      bit_width: 5
      description: VCG2P5CT
    - !Field
      name: VIN_CT
      bit_offset: 0
      bit_width: 5
      description: VIN_CT
  - !Register
    name: FVSLP
    addr: 0x2094
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x8000
    fields:
    - !Field
      name: VSL_P
      bit_offset: 12
      bit_width: 4
      description: VSL_P
  - !Register
    name: FVWLCT
    addr: 0x2098
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x8
    fields:
    - !Field
      name: VWLCT_P
      bit_offset: 0
      bit_width: 5
      description: VWLCT_P
  - !Register
    name: FEFUSECTL
    addr: 0x209c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x701010a
    fields:
    - !Field
      name: CHAIN_SEL
      bit_offset: 24
      bit_width: 3
      description: CHAIN_SEL
    - !Field
      name: WRITE_EN
      bit_offset: 17
      bit_width: 1
      description: WRITE_EN
    - !Field
      name: BP_SEL
      bit_offset: 16
      bit_width: 1
      description: BP_SEL
    - !Field
      name: EF_CLRZ
      bit_offset: 8
      bit_width: 1
      description: EF_CLRZ
    - !Field
      name: EF_TEST
      bit_offset: 4
      bit_width: 1
      description: EF_TEST
    - !Field
      name: EFUSE_EN
      bit_offset: 0
      bit_width: 4
      description: EFUSE_EN
  - !Register
    name: FEFUSESTAT
    addr: 0x20a0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHIFT_DONE
      bit_offset: 0
      bit_width: 1
      description: SHIFT_DONE
  - !Register
    name: FEFUSEDATA
    addr: 0x20a4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FEFUSEDATA
      bit_offset: 0
      bit_width: 32
      description: FEFUSEDATA
  - !Register
    name: FSEQPMP
    addr: 0x20a8
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x85080000
    fields:
    - !Field
      name: TRIM_3P4
      bit_offset: 24
      bit_width: 4
      description: TRIM_3P4
    - !Field
      name: TRIM_1P7
      bit_offset: 20
      bit_width: 2
      description: TRIM_1P7
    - !Field
      name: TRIM_0P8
      bit_offset: 16
      bit_width: 4
      description: TRIM_0P8
    - !Field
      name: VIN_AT_X
      bit_offset: 12
      bit_width: 3
      description: VIN_AT_X
    - !Field
      name: VIN_BY_PASS
      bit_offset: 8
      bit_width: 1
      description: VIN_BY_PASS
  - !Register
    name: FBSTROBES
    addr: 0x2100
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x104
    fields:
    - !Field
      name: ECBIT
      bit_offset: 24
      bit_width: 1
      description: ECBIT
    - !Field
      name: RWAIT2_FLCLK
      bit_offset: 18
      bit_width: 1
      description: RWAIT2_FLCLK
    - !Field
      name: RWAIT_FLCLK
      bit_offset: 17
      bit_width: 1
      description: RWAIT_FLCLK
    - !Field
      name: FLCLKEN
      bit_offset: 16
      bit_width: 1
      description: FLCLKEN
    - !Field
      name: CTRLENZ
      bit_offset: 8
      bit_width: 1
      description: CTRLENZ
    - !Field
      name: NOCOLRED
      bit_offset: 6
      bit_width: 1
      description: NOCOLRED
    - !Field
      name: PRECOL
      bit_offset: 5
      bit_width: 1
      description: PRECOL
    - !Field
      name: TI_OTP
      bit_offset: 4
      bit_width: 1
      description: TI_OTP
    - !Field
      name: OTP
      bit_offset: 3
      bit_width: 1
      description: OTP
    - !Field
      name: TEZ
      bit_offset: 2
      bit_width: 1
      description: TEZ
  - !Register
    name: FPSTROBES
    addr: 0x2104
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x103
    fields:
    - !Field
      name: EXECUTEZ
      bit_offset: 8
      bit_width: 1
      description: EXECUTEZ
    - !Field
      name: V3PWRDNZ
      bit_offset: 1
      bit_width: 1
      description: V3PWRDNZ
    - !Field
      name: V5PWRDNZ
      bit_offset: 0
      bit_width: 1
      description: V5PWRDNZ
  - !Register
    name: FBMODE
    addr: 0x2108
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 3
      description: MODE
  - !Register
    name: FTCR
    addr: 0x210c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCR
      bit_offset: 0
      bit_width: 7
      description: TCR
  - !Register
    name: FADDR
    addr: 0x2110
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FADDR
      bit_offset: 0
      bit_width: 32
      description: FADDR
  - !Register
    name: FTCTL
    addr: 0x211c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WDATA_BLK_CLR
      bit_offset: 16
      bit_width: 1
      description: WDATA_BLK_CLR
    - !Field
      name: TEST_EN
      bit_offset: 1
      bit_width: 1
      description: TEST_EN
  - !Register
    name: FWPWRITE0
    addr: 0x2120
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: FWPWRITE0
      bit_offset: 0
      bit_width: 32
      description: FWPWRITE0
  - !Register
    name: FWPWRITE1
    addr: 0x2124
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: FWPWRITE1
      bit_offset: 0
      bit_width: 32
      description: FWPWRITE1
  - !Register
    name: FWPWRITE2
    addr: 0x2128
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: FWPWRITE2
      bit_offset: 0
      bit_width: 32
      description: FWPWRITE2
  - !Register
    name: FWPWRITE3
    addr: 0x212c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: FWPWRITE3
      bit_offset: 0
      bit_width: 32
      description: FWPWRITE3
  - !Register
    name: FWPWRITE4
    addr: 0x2130
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: FWPWRITE4
      bit_offset: 0
      bit_width: 32
      description: FWPWRITE4
  - !Register
    name: FWPWRITE5
    addr: 0x2134
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: FWPWRITE5
      bit_offset: 0
      bit_width: 32
      description: FWPWRITE5
  - !Register
    name: FWPWRITE6
    addr: 0x2138
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: FWPWRITE6
      bit_offset: 0
      bit_width: 32
      description: FWPWRITE6
  - !Register
    name: FWPWRITE7
    addr: 0x213c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: FWPWRITE7
      bit_offset: 0
      bit_width: 32
      description: FWPWRITE7
  - !Register
    name: FWPWRITE_ECC
    addr: 0x2140
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ECCBYTES07_00
      bit_offset: 24
      bit_width: 8
      description: ECCBYTES07_00
    - !Field
      name: ECCBYTES15_08
      bit_offset: 16
      bit_width: 8
      description: ECCBYTES15_08
    - !Field
      name: ECCBYTES23_16
      bit_offset: 8
      bit_width: 8
      description: ECCBYTES23_16
    - !Field
      name: ECCBYTES31_24
      bit_offset: 0
      bit_width: 8
      description: ECCBYTES31_24
  - !Register
    name: FSWSTAT
    addr: 0x2144
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: SAFELV
      bit_offset: 0
      bit_width: 1
      description: SAFELV
  - !Register
    name: FSM_GLBCTL
    addr: 0x2200
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: CLKSEL
      bit_offset: 0
      bit_width: 1
      description: CLKSEL
  - !Register
    name: FSM_STATE
    addr: 0x2204
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0xc00
    fields:
    - !Field
      name: CTRLENZ
      bit_offset: 11
      bit_width: 1
      description: CTRLENZ
    - !Field
      name: EXECUTEZ
      bit_offset: 10
      bit_width: 1
      description: EXECUTEZ
    - !Field
      name: FSM_ACT
      bit_offset: 8
      bit_width: 1
      description: FSM_ACT
    - !Field
      name: TIOTP_ACT
      bit_offset: 7
      bit_width: 1
      description: TIOTP_ACT
    - !Field
      name: OTP_ACT
      bit_offset: 6
      bit_width: 1
      description: OTP_ACT
  - !Register
    name: FSM_STAT
    addr: 0x2208
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: NON_OP
      bit_offset: 2
      bit_width: 1
      description: NON_OP
    - !Field
      name: OVR_PUL_CNT
      bit_offset: 1
      bit_width: 1
      description: OVR_PUL_CNT
    - !Field
      name: INV_DAT
      bit_offset: 0
      bit_width: 1
      description: INV_DAT
  - !Register
    name: FSM_CMD
    addr: 0x220c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSMCMD
      bit_offset: 0
      bit_width: 6
      description: FSMCMD
  - !Register
    name: FSM_PE_OSU
    addr: 0x2210
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PGM_OSU
      bit_offset: 8
      bit_width: 8
      description: PGM_OSU
    - !Field
      name: ERA_OSU
      bit_offset: 0
      bit_width: 8
      description: ERA_OSU
  - !Register
    name: FSM_VSTAT
    addr: 0x2214
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x3000
    fields:
    - !Field
      name: VSTAT_CNT
      bit_offset: 12
      bit_width: 4
      description: VSTAT_CNT
  - !Register
    name: FSM_PE_VSU
    addr: 0x2218
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PGM_VSU
      bit_offset: 8
      bit_width: 8
      description: PGM_VSU
    - !Field
      name: ERA_VSU
      bit_offset: 0
      bit_width: 8
      description: ERA_VSU
  - !Register
    name: FSM_CMP_VSU
    addr: 0x221c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADD_EXZ
      bit_offset: 12
      bit_width: 4
      description: ADD_EXZ
  - !Register
    name: FSM_EX_VAL
    addr: 0x2220
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x301
    fields:
    - !Field
      name: REP_VSU
      bit_offset: 8
      bit_width: 8
      description: REP_VSU
    - !Field
      name: EXE_VALD
      bit_offset: 0
      bit_width: 8
      description: EXE_VALD
  - !Register
    name: FSM_RD_H
    addr: 0x2224
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x5a
    fields:
    - !Field
      name: RD_H
      bit_offset: 0
      bit_width: 8
      description: RD_H
  - !Register
    name: FSM_P_OH
    addr: 0x2228
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: PGM_OH
      bit_offset: 8
      bit_width: 8
      description: PGM_OH
  - !Register
    name: FSM_ERA_OH
    addr: 0x222c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: ERA_OH
      bit_offset: 0
      bit_width: 16
      description: ERA_OH
  - !Register
    name: FSM_SAV_PPUL
    addr: 0x2230
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SAV_P_PUL
      bit_offset: 0
      bit_width: 12
      description: SAV_P_PUL
  - !Register
    name: FSM_PE_VH
    addr: 0x2234
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: PGM_VH
      bit_offset: 8
      bit_width: 8
      description: PGM_VH
  - !Register
    name: FSM_PRG_PW
    addr: 0x2240
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROG_PUL_WIDTH
      bit_offset: 0
      bit_width: 16
      description: PROG_PUL_WIDTH
  - !Register
    name: FSM_ERA_PW
    addr: 0x2244
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSM_ERA_PW
      bit_offset: 0
      bit_width: 32
      description: FSM_ERA_PW
  - !Register
    name: FSM_SAV_ERA_PUL
    addr: 0x2254
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SAV_ERA_PUL
      bit_offset: 0
      bit_width: 12
      description: SAV_ERA_PUL
  - !Register
    name: FSM_TIMER
    addr: 0x2258
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FSM_TIMER
      bit_offset: 0
      bit_width: 32
      description: FSM_TIMER
  - !Register
    name: FSM_MODE
    addr: 0x225c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDV_SUBMODE
      bit_offset: 18
      bit_width: 2
      description: RDV_SUBMODE
    - !Field
      name: PGM_SUBMODE
      bit_offset: 16
      bit_width: 2
      description: PGM_SUBMODE
    - !Field
      name: ERA_SUBMODE
      bit_offset: 14
      bit_width: 2
      description: ERA_SUBMODE
    - !Field
      name: SUBMODE
      bit_offset: 12
      bit_width: 2
      description: SUBMODE
    - !Field
      name: SAV_PGM_CMD
      bit_offset: 9
      bit_width: 3
      description: SAV_PGM_CMD
    - !Field
      name: SAV_ERA_MODE
      bit_offset: 6
      bit_width: 3
      description: SAV_ERA_MODE
    - !Field
      name: MODE
      bit_offset: 3
      bit_width: 3
      description: MODE
    - !Field
      name: CMD
      bit_offset: 0
      bit_width: 3
      description: CMD
  - !Register
    name: FSM_PGM
    addr: 0x2260
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PGM_BANK
      bit_offset: 23
      bit_width: 3
      description: PGM_BANK
    - !Field
      name: PGM_ADDR
      bit_offset: 0
      bit_width: 23
      description: PGM_ADDR
  - !Register
    name: FSM_ERA
    addr: 0x2264
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERA_BANK
      bit_offset: 23
      bit_width: 3
      description: ERA_BANK
    - !Field
      name: ERA_ADDR
      bit_offset: 0
      bit_width: 23
      description: ERA_ADDR
  - !Register
    name: FSM_PRG_PUL
    addr: 0x2268
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x40032
    fields:
    - !Field
      name: BEG_EC_LEVEL
      bit_offset: 16
      bit_width: 4
      description: BEG_EC_LEVEL
    - !Field
      name: MAX_PRG_PUL
      bit_offset: 0
      bit_width: 12
      description: MAX_PRG_PUL
  - !Register
    name: FSM_ERA_PUL
    addr: 0x226c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x40bb8
    fields:
    - !Field
      name: MAX_EC_LEVEL
      bit_offset: 16
      bit_width: 4
      description: MAX_EC_LEVEL
    - !Field
      name: MAX_ERA_PUL
      bit_offset: 0
      bit_width: 12
      description: MAX_ERA_PUL
  - !Register
    name: FSM_STEP_SIZE
    addr: 0x2270
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EC_STEP_SIZE
      bit_offset: 16
      bit_width: 9
      description: EC_STEP_SIZE
  - !Register
    name: FSM_PUL_CNTR
    addr: 0x2274
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CUR_EC_LEVEL
      bit_offset: 16
      bit_width: 9
      description: CUR_EC_LEVEL
    - !Field
      name: PUL_CNTR
      bit_offset: 0
      bit_width: 12
      description: PUL_CNTR
  - !Register
    name: FSM_EC_STEP_HEIGHT
    addr: 0x2278
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EC_STEP_HEIGHT
      bit_offset: 0
      bit_width: 4
      description: EC_STEP_HEIGHT
  - !Register
    name: FSM_ST_MACHINE
    addr: 0x227c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x800500
    fields:
    - !Field
      name: DO_PRECOND
      bit_offset: 23
      bit_width: 1
      description: DO_PRECOND
    - !Field
      name: FSM_INT_EN
      bit_offset: 22
      bit_width: 1
      description: FSM_INT_EN
    - !Field
      name: ALL_BANKS
      bit_offset: 21
      bit_width: 1
      description: ALL_BANKS
    - !Field
      name: CMPV_ALLOWED
      bit_offset: 20
      bit_width: 1
      description: CMPV_ALLOWED
    - !Field
      name: RANDOM
      bit_offset: 19
      bit_width: 1
      description: RANDOM
    - !Field
      name: RV_SEC_EN
      bit_offset: 18
      bit_width: 1
      description: RV_SEC_EN
    - !Field
      name: RV_RES
      bit_offset: 17
      bit_width: 1
      description: RV_RES
    - !Field
      name: RV_INT_EN
      bit_offset: 16
      bit_width: 1
      description: RV_INT_EN
    - !Field
      name: ONE_TIME_GOOD
      bit_offset: 14
      bit_width: 1
      description: ONE_TIME_GOOD
    - !Field
      name: DO_REDU_COL
      bit_offset: 11
      bit_width: 1
      description: DO_REDU_COL
    - !Field
      name: DBG_SHORT_ROW
      bit_offset: 7
      bit_width: 4
      description: DBG_SHORT_ROW
    - !Field
      name: PGM_SEC_COF_EN
      bit_offset: 5
      bit_width: 1
      description: PGM_SEC_COF_EN
    - !Field
      name: PREC_STOP_EN
      bit_offset: 4
      bit_width: 1
      description: PREC_STOP_EN
    - !Field
      name: DIS_TST_EN
      bit_offset: 3
      bit_width: 1
      description: DIS_TST_EN
    - !Field
      name: CMD_EN
      bit_offset: 2
      bit_width: 1
      description: CMD_EN
    - !Field
      name: INV_DATA
      bit_offset: 1
      bit_width: 1
      description: INV_DATA
    - !Field
      name: OVERRIDE
      bit_offset: 0
      bit_width: 1
      description: OVERRIDE
  - !Register
    name: FSM_FLES
    addr: 0x2280
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLK_TIOTP
      bit_offset: 8
      bit_width: 4
      description: BLK_TIOTP
    - !Field
      name: BLK_OTP
      bit_offset: 0
      bit_width: 8
      description: BLK_OTP
  - !Register
    name: FSM_WR_ENA
    addr: 0x2288
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: WR_ENA
      bit_offset: 0
      bit_width: 3
      description: WR_ENA
  - !Register
    name: FSM_ACC_PP
    addr: 0x228c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FSM_ACC_PP
      bit_offset: 0
      bit_width: 32
      description: FSM_ACC_PP
  - !Register
    name: FSM_ACC_EP
    addr: 0x2290
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACC_EP
      bit_offset: 0
      bit_width: 16
      description: ACC_EP
  - !Register
    name: FSM_ADDR
    addr: 0x22a0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BANK
      bit_offset: 28
      bit_width: 3
      description: BANK
    - !Field
      name: CUR_ADDR
      bit_offset: 0
      bit_width: 28
      description: CUR_ADDR
  - !Register
    name: FSM_SECTOR
    addr: 0x22a4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff0000
    fields:
    - !Field
      name: SECT_ERASED
      bit_offset: 16
      bit_width: 16
      description: SECT_ERASED
    - !Field
      name: FSM_SECTOR_EXTENSION
      bit_offset: 8
      bit_width: 8
      description: FSM_SECTOR_EXTENSION
    - !Field
      name: SECTOR
      bit_offset: 4
      bit_width: 4
      description: SECTOR
    - !Field
      name: SEC_OUT
      bit_offset: 0
      bit_width: 4
      description: SEC_OUT
  - !Register
    name: FMC_REV_ID
    addr: 0x22a8
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MOD_VERSION
      bit_offset: 12
      bit_width: 20
      description: MOD_VERSION
    - !Field
      name: CONFIG_CRC
      bit_offset: 0
      bit_width: 12
      description: CONFIG_CRC
  - !Register
    name: FSM_ERR_ADDR
    addr: 0x22ac
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FSM_ERR_ADDR
      bit_offset: 8
      bit_width: 24
      description: FSM_ERR_ADDR
    - !Field
      name: FSM_ERR_BANK
      bit_offset: 0
      bit_width: 4
      description: FSM_ERR_BANK
  - !Register
    name: FSM_PGM_MAXPUL
    addr: 0x22b0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FSM_PGM_MAXPUL
      bit_offset: 0
      bit_width: 12
      description: FSM_PGM_MAXPUL
  - !Register
    name: FSM_EXECUTE
    addr: 0x22b4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xa000a
    fields:
    - !Field
      name: SUSPEND_NOW
      bit_offset: 16
      bit_width: 4
      description: SUSPEND_NOW
    - !Field
      name: FSMEXECUTE
      bit_offset: 0
      bit_width: 5
      description: FSMEXECUTE
  - !Register
    name: FSM_SECTOR1
    addr: 0x22c0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: FSM_SECTOR1
      bit_offset: 0
      bit_width: 32
      description: FSM_SECTOR1
  - !Register
    name: FSM_SECTOR2
    addr: 0x22c4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSM_SECTOR2
      bit_offset: 0
      bit_width: 32
      description: FSM_SECTOR2
  - !Register
    name: FSM_BSLE0
    addr: 0x22e0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSM_BSLE0
      bit_offset: 0
      bit_width: 32
      description: FSM_BSLE0
  - !Register
    name: FSM_BSLE1
    addr: 0x22e4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSM_BSL1
      bit_offset: 0
      bit_width: 32
      description: FSM_BSL1
  - !Register
    name: FSM_BSLP0
    addr: 0x22f0
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSM_BSLP0
      bit_offset: 0
      bit_width: 32
      description: FSM_BSLP0
  - !Register
    name: FSM_BSLP1
    addr: 0x22f4
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FSM_BSL1
      bit_offset: 0
      bit_width: 32
      description: FSM_BSL1
  - !Register
    name: FCFG_BANK
    addr: 0x2400
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x401
    fields:
    - !Field
      name: EE_BANK_WIDTH
      bit_offset: 20
      bit_width: 12
      description: EE_BANK_WIDTH
    - !Field
      name: EE_NUM_BANK
      bit_offset: 16
      bit_width: 4
      description: EE_NUM_BANK
    - !Field
      name: MAIN_BANK_WIDTH
      bit_offset: 4
      bit_width: 12
      description: MAIN_BANK_WIDTH
    - !Field
      name: MAIN_NUM_BANK
      bit_offset: 0
      bit_width: 4
      description: MAIN_NUM_BANK
  - !Register
    name: FCFG_WRAPPER
    addr: 0x2404
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x50009007
    fields:
    - !Field
      name: FAMILY_TYPE
      bit_offset: 24
      bit_width: 8
      description: FAMILY_TYPE
    - !Field
      name: MEM_MAP
      bit_offset: 20
      bit_width: 1
      description: MEM_MAP
    - !Field
      name: CPU2
      bit_offset: 16
      bit_width: 4
      description: CPU2
    - !Field
      name: EE_IN_MAIN
      bit_offset: 12
      bit_width: 4
      description: EE_IN_MAIN
    - !Field
      name: ROM
      bit_offset: 11
      bit_width: 1
      description: ROM
    - !Field
      name: IFLUSH
      bit_offset: 10
      bit_width: 1
      description: IFLUSH
    - !Field
      name: SIL3
      bit_offset: 9
      bit_width: 1
      description: SIL3
    - !Field
      name: ECCA
      bit_offset: 8
      bit_width: 1
      description: ECCA
    - !Field
      name: AUTO_SUSP
      bit_offset: 6
      bit_width: 2
      description: AUTO_SUSP
    - !Field
      name: UERR
      bit_offset: 4
      bit_width: 2
      description: UERR
    - !Field
      name: CPU_TYPE1
      bit_offset: 0
      bit_width: 4
      description: CPU_TYPE1
  - !Register
    name: FCFG_BNK_TYPE
    addr: 0x2408
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x3
    fields:
    - !Field
      name: B7_TYPE
      bit_offset: 28
      bit_width: 4
      description: B7_TYPE
    - !Field
      name: B6_TYPE
      bit_offset: 24
      bit_width: 4
      description: B6_TYPE
    - !Field
      name: B5_TYPE
      bit_offset: 20
      bit_width: 4
      description: B5_TYPE
    - !Field
      name: B4_TYPE
      bit_offset: 16
      bit_width: 4
      description: B4_TYPE
    - !Field
      name: B3_TYPE
      bit_offset: 12
      bit_width: 4
      description: B3_TYPE
    - !Field
      name: B2_TYPE
      bit_offset: 8
      bit_width: 4
      description: B2_TYPE
    - !Field
      name: B1_TYPE
      bit_offset: 4
      bit_width: 4
      description: B1_TYPE
    - !Field
      name: B0_TYPE
      bit_offset: 0
      bit_width: 4
      description: B0_TYPE
  - !Register
    name: FCFG_B0_START
    addr: 0x2410
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x2000000
    fields:
    - !Field
      name: B0_MAX_SECTOR
      bit_offset: 28
      bit_width: 4
      description: B0_MAX_SECTOR
    - !Field
      name: B0_MUX_FACTOR
      bit_offset: 24
      bit_width: 4
      description: B0_MUX_FACTOR
    - !Field
      name: B0_START_ADDR
      bit_offset: 0
      bit_width: 24
      description: B0_START_ADDR
  - !Register
    name: FCFG_B1_START
    addr: 0x2414
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: B1_MAX_SECTOR
      bit_offset: 28
      bit_width: 4
      description: B1_MAX_SECTOR
    - !Field
      name: B1_MUX_FACTOR
      bit_offset: 24
      bit_width: 4
      description: B1_MUX_FACTOR
    - !Field
      name: B1_START_ADDR
      bit_offset: 0
      bit_width: 24
      description: B1_START_ADDR
  - !Register
    name: FCFG_B2_START
    addr: 0x2418
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: B2_MAX_SECTOR
      bit_offset: 28
      bit_width: 4
      description: B2_MAX_SECTOR
    - !Field
      name: B2_MUX_FACTOR
      bit_offset: 24
      bit_width: 4
      description: B2_MUX_FACTOR
    - !Field
      name: B2_START_ADDR
      bit_offset: 0
      bit_width: 24
      description: B2_START_ADDR
  - !Register
    name: FCFG_B3_START
    addr: 0x241c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: B3_MAX_SECTOR
      bit_offset: 28
      bit_width: 4
      description: B3_MAX_SECTOR
    - !Field
      name: B3_MUX_FACTOR
      bit_offset: 24
      bit_width: 4
      description: B3_MUX_FACTOR
    - !Field
      name: B3_START_ADDR
      bit_offset: 0
      bit_width: 24
      description: B3_START_ADDR
  - !Register
    name: FCFG_B4_START
    addr: 0x2420
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: B4_MAX_SECTOR
      bit_offset: 28
      bit_width: 4
      description: B4_MAX_SECTOR
    - !Field
      name: B4_MUX_FACTOR
      bit_offset: 24
      bit_width: 4
      description: B4_MUX_FACTOR
    - !Field
      name: B4_START_ADDR
      bit_offset: 0
      bit_width: 24
      description: B4_START_ADDR
  - !Register
    name: FCFG_B5_START
    addr: 0x2424
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: B5_MAX_SECTOR
      bit_offset: 28
      bit_width: 4
      description: B5_MAX_SECTOR
    - !Field
      name: B5_MUX_FACTOR
      bit_offset: 24
      bit_width: 4
      description: B5_MUX_FACTOR
    - !Field
      name: B5_START_ADDR
      bit_offset: 0
      bit_width: 24
      description: B5_START_ADDR
  - !Register
    name: FCFG_B6_START
    addr: 0x2428
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: B6_MAX_SECTOR
      bit_offset: 28
      bit_width: 4
      description: B6_MAX_SECTOR
    - !Field
      name: B6_MUX_FACTOR
      bit_offset: 24
      bit_width: 4
      description: B6_MUX_FACTOR
    - !Field
      name: B6_START_ADDR
      bit_offset: 0
      bit_width: 24
      description: B6_START_ADDR
  - !Register
    name: FCFG_B7_START
    addr: 0x242c
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: B7_MAX_SECTOR
      bit_offset: 28
      bit_width: 4
      description: B7_MAX_SECTOR
    - !Field
      name: B7_MUX_FACTOR
      bit_offset: 24
      bit_width: 4
      description: B7_MUX_FACTOR
    - !Field
      name: B7_START_ADDR
      bit_offset: 0
      bit_width: 24
      description: B7_START_ADDR
  - !Register
    name: FCFG_B0_SSIZE0
    addr: 0x2430
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: false
    reset_value: 0x200004
    fields:
    - !Field
      name: B0_NUM_SECTORS
      bit_offset: 16
      bit_width: 12
      description: B0_NUM_SECTORS
    - !Field
      name: B0_SECT_SIZE
      bit_offset: 0
      bit_width: 4
      description: B0_SECT_SIZE
- !Module
  name: GPIO
  description: 'MCU GPIO - I/F for controlling and reading IO status and IO event
    status


    '
  base_addr: 0x40022000
  size: 0x400
  registers:
  - !Register
    name: DOUT3_0
    addr: 0x0
    size_bits: 32
    description: 'Data Out 0 to 3


      Alias register for byte access to each bit in DOUT31_0'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIO3
      bit_offset: 24
      bit_width: 1
      description: DIO3
    - !Field
      name: DIO2
      bit_offset: 16
      bit_width: 1
      description: DIO2
    - !Field
      name: DIO1
      bit_offset: 8
      bit_width: 1
      description: DIO1
    - !Field
      name: DIO0
      bit_offset: 0
      bit_width: 1
      description: DIO0
  - !Register
    name: DOUT7_4
    addr: 0x4
    size_bits: 32
    description: 'Data Out 4 to 7


      Alias register for byte access to each bit in DOUT31_0'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIO7
      bit_offset: 24
      bit_width: 1
      description: DIO7
    - !Field
      name: DIO6
      bit_offset: 16
      bit_width: 1
      description: DIO6
    - !Field
      name: DIO5
      bit_offset: 8
      bit_width: 1
      description: DIO5
    - !Field
      name: DIO4
      bit_offset: 0
      bit_width: 1
      description: DIO4
  - !Register
    name: DOUT11_8
    addr: 0x8
    size_bits: 32
    description: 'Data Out 8 to 11


      Alias register for byte access to each bit in DOUT31_0'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIO11
      bit_offset: 24
      bit_width: 1
      description: DIO11
    - !Field
      name: DIO10
      bit_offset: 16
      bit_width: 1
      description: DIO10
    - !Field
      name: DIO9
      bit_offset: 8
      bit_width: 1
      description: DIO9
    - !Field
      name: DIO8
      bit_offset: 0
      bit_width: 1
      description: DIO8
  - !Register
    name: DOUT15_12
    addr: 0xc
    size_bits: 32
    description: 'Data Out 12 to 15


      Alias register for byte access to each bit in DOUT31_0'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIO15
      bit_offset: 24
      bit_width: 1
      description: DIO15
    - !Field
      name: DIO14
      bit_offset: 16
      bit_width: 1
      description: DIO14
    - !Field
      name: DIO13
      bit_offset: 8
      bit_width: 1
      description: DIO13
    - !Field
      name: DIO12
      bit_offset: 0
      bit_width: 1
      description: DIO12
  - !Register
    name: DOUT19_16
    addr: 0x10
    size_bits: 32
    description: 'Data Out 16 to 19


      Alias register for byte access to each bit in DOUT31_0'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIO19
      bit_offset: 24
      bit_width: 1
      description: DIO19
    - !Field
      name: DIO18
      bit_offset: 16
      bit_width: 1
      description: DIO18
    - !Field
      name: DIO17
      bit_offset: 8
      bit_width: 1
      description: DIO17
    - !Field
      name: DIO16
      bit_offset: 0
      bit_width: 1
      description: DIO16
  - !Register
    name: DOUT23_20
    addr: 0x14
    size_bits: 32
    description: 'Data Out 20 to 23


      Alias register for byte access to each bit in DOUT31_0'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIO23
      bit_offset: 24
      bit_width: 1
      description: DIO23
    - !Field
      name: DIO22
      bit_offset: 16
      bit_width: 1
      description: DIO22
    - !Field
      name: DIO21
      bit_offset: 8
      bit_width: 1
      description: DIO21
    - !Field
      name: DIO20
      bit_offset: 0
      bit_width: 1
      description: DIO20
  - !Register
    name: DOUT27_24
    addr: 0x18
    size_bits: 32
    description: 'Data Out 24 to 27


      Alias register for byte access to each bit in DOUT31_0'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIO27
      bit_offset: 24
      bit_width: 1
      description: DIO27
    - !Field
      name: DIO26
      bit_offset: 16
      bit_width: 1
      description: DIO26
    - !Field
      name: DIO25
      bit_offset: 8
      bit_width: 1
      description: DIO25
    - !Field
      name: DIO24
      bit_offset: 0
      bit_width: 1
      description: DIO24
  - !Register
    name: DOUT31_28
    addr: 0x1c
    size_bits: 32
    description: 'Data Out 28 to 31


      Alias register for byte access to each bit in DOUT31_0'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIO31
      bit_offset: 24
      bit_width: 1
      description: DIO31
    - !Field
      name: DIO30
      bit_offset: 16
      bit_width: 1
      description: DIO30
    - !Field
      name: DIO29
      bit_offset: 8
      bit_width: 1
      description: DIO29
    - !Field
      name: DIO28
      bit_offset: 0
      bit_width: 1
      description: DIO28
  - !Register
    name: DOUT31_0
    addr: 0x80
    size_bits: 32
    description: Data Output for DIO 0 to 31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIO31
      bit_offset: 31
      bit_width: 1
      description: DIO31
    - !Field
      name: DIO30
      bit_offset: 30
      bit_width: 1
      description: DIO30
    - !Field
      name: DIO29
      bit_offset: 29
      bit_width: 1
      description: DIO29
    - !Field
      name: DIO28
      bit_offset: 28
      bit_width: 1
      description: DIO28
    - !Field
      name: DIO27
      bit_offset: 27
      bit_width: 1
      description: DIO27
    - !Field
      name: DIO26
      bit_offset: 26
      bit_width: 1
      description: DIO26
    - !Field
      name: DIO25
      bit_offset: 25
      bit_width: 1
      description: DIO25
    - !Field
      name: DIO24
      bit_offset: 24
      bit_width: 1
      description: DIO24
    - !Field
      name: DIO23
      bit_offset: 23
      bit_width: 1
      description: DIO23
    - !Field
      name: DIO22
      bit_offset: 22
      bit_width: 1
      description: DIO22
    - !Field
      name: DIO21
      bit_offset: 21
      bit_width: 1
      description: DIO21
    - !Field
      name: DIO20
      bit_offset: 20
      bit_width: 1
      description: DIO20
    - !Field
      name: DIO19
      bit_offset: 19
      bit_width: 1
      description: DIO19
    - !Field
      name: DIO18
      bit_offset: 18
      bit_width: 1
      description: DIO18
    - !Field
      name: DIO17
      bit_offset: 17
      bit_width: 1
      description: DIO17
    - !Field
      name: DIO16
      bit_offset: 16
      bit_width: 1
      description: DIO16
    - !Field
      name: DIO15
      bit_offset: 15
      bit_width: 1
      description: DIO15
    - !Field
      name: DIO14
      bit_offset: 14
      bit_width: 1
      description: DIO14
    - !Field
      name: DIO13
      bit_offset: 13
      bit_width: 1
      description: DIO13
    - !Field
      name: DIO12
      bit_offset: 12
      bit_width: 1
      description: DIO12
    - !Field
      name: DIO11
      bit_offset: 11
      bit_width: 1
      description: DIO11
    - !Field
      name: DIO10
      bit_offset: 10
      bit_width: 1
      description: DIO10
    - !Field
      name: DIO9
      bit_offset: 9
      bit_width: 1
      description: DIO9
    - !Field
      name: DIO8
      bit_offset: 8
      bit_width: 1
      description: DIO8
    - !Field
      name: DIO7
      bit_offset: 7
      bit_width: 1
      description: DIO7
    - !Field
      name: DIO6
      bit_offset: 6
      bit_width: 1
      description: DIO6
    - !Field
      name: DIO5
      bit_offset: 5
      bit_width: 1
      description: DIO5
    - !Field
      name: DIO4
      bit_offset: 4
      bit_width: 1
      description: DIO4
    - !Field
      name: DIO3
      bit_offset: 3
      bit_width: 1
      description: DIO3
    - !Field
      name: DIO2
      bit_offset: 2
      bit_width: 1
      description: DIO2
    - !Field
      name: DIO1
      bit_offset: 1
      bit_width: 1
      description: DIO1
    - !Field
      name: DIO0
      bit_offset: 0
      bit_width: 1
      description: DIO0
  - !Register
    name: DOUTSET31_0
    addr: 0x90
    size_bits: 32
    description: 'Data Out Set


      Writing 1 to a bit position sets the corresponding bit in the DOUT31_0 register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DIO31
      bit_offset: 31
      bit_width: 1
      description: DIO31
    - !Field
      name: DIO30
      bit_offset: 30
      bit_width: 1
      description: DIO30
    - !Field
      name: DIO29
      bit_offset: 29
      bit_width: 1
      description: DIO29
    - !Field
      name: DIO28
      bit_offset: 28
      bit_width: 1
      description: DIO28
    - !Field
      name: DIO27
      bit_offset: 27
      bit_width: 1
      description: DIO27
    - !Field
      name: DIO26
      bit_offset: 26
      bit_width: 1
      description: DIO26
    - !Field
      name: DIO25
      bit_offset: 25
      bit_width: 1
      description: DIO25
    - !Field
      name: DIO24
      bit_offset: 24
      bit_width: 1
      description: DIO24
    - !Field
      name: DIO23
      bit_offset: 23
      bit_width: 1
      description: DIO23
    - !Field
      name: DIO22
      bit_offset: 22
      bit_width: 1
      description: DIO22
    - !Field
      name: DIO21
      bit_offset: 21
      bit_width: 1
      description: DIO21
    - !Field
      name: DIO20
      bit_offset: 20
      bit_width: 1
      description: DIO20
    - !Field
      name: DIO19
      bit_offset: 19
      bit_width: 1
      description: DIO19
    - !Field
      name: DIO18
      bit_offset: 18
      bit_width: 1
      description: DIO18
    - !Field
      name: DIO17
      bit_offset: 17
      bit_width: 1
      description: DIO17
    - !Field
      name: DIO16
      bit_offset: 16
      bit_width: 1
      description: DIO16
    - !Field
      name: DIO15
      bit_offset: 15
      bit_width: 1
      description: DIO15
    - !Field
      name: DIO14
      bit_offset: 14
      bit_width: 1
      description: DIO14
    - !Field
      name: DIO13
      bit_offset: 13
      bit_width: 1
      description: DIO13
    - !Field
      name: DIO12
      bit_offset: 12
      bit_width: 1
      description: DIO12
    - !Field
      name: DIO11
      bit_offset: 11
      bit_width: 1
      description: DIO11
    - !Field
      name: DIO10
      bit_offset: 10
      bit_width: 1
      description: DIO10
    - !Field
      name: DIO9
      bit_offset: 9
      bit_width: 1
      description: DIO9
    - !Field
      name: DIO8
      bit_offset: 8
      bit_width: 1
      description: DIO8
    - !Field
      name: DIO7
      bit_offset: 7
      bit_width: 1
      description: DIO7
    - !Field
      name: DIO6
      bit_offset: 6
      bit_width: 1
      description: DIO6
    - !Field
      name: DIO5
      bit_offset: 5
      bit_width: 1
      description: DIO5
    - !Field
      name: DIO4
      bit_offset: 4
      bit_width: 1
      description: DIO4
    - !Field
      name: DIO3
      bit_offset: 3
      bit_width: 1
      description: DIO3
    - !Field
      name: DIO2
      bit_offset: 2
      bit_width: 1
      description: DIO2
    - !Field
      name: DIO1
      bit_offset: 1
      bit_width: 1
      description: DIO1
    - !Field
      name: DIO0
      bit_offset: 0
      bit_width: 1
      description: DIO0
  - !Register
    name: DOUTCLR31_0
    addr: 0xa0
    size_bits: 32
    description: 'Data Out Clear


      Writing 1 to a bit position clears the corresponding bit in the DOUT31_0 register'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DIO31
      bit_offset: 31
      bit_width: 1
      description: DIO31
    - !Field
      name: DIO30
      bit_offset: 30
      bit_width: 1
      description: DIO30
    - !Field
      name: DIO29
      bit_offset: 29
      bit_width: 1
      description: DIO29
    - !Field
      name: DIO28
      bit_offset: 28
      bit_width: 1
      description: DIO28
    - !Field
      name: DIO27
      bit_offset: 27
      bit_width: 1
      description: DIO27
    - !Field
      name: DIO26
      bit_offset: 26
      bit_width: 1
      description: DIO26
    - !Field
      name: DIO25
      bit_offset: 25
      bit_width: 1
      description: DIO25
    - !Field
      name: DIO24
      bit_offset: 24
      bit_width: 1
      description: DIO24
    - !Field
      name: DIO23
      bit_offset: 23
      bit_width: 1
      description: DIO23
    - !Field
      name: DIO22
      bit_offset: 22
      bit_width: 1
      description: DIO22
    - !Field
      name: DIO21
      bit_offset: 21
      bit_width: 1
      description: DIO21
    - !Field
      name: DIO20
      bit_offset: 20
      bit_width: 1
      description: DIO20
    - !Field
      name: DIO19
      bit_offset: 19
      bit_width: 1
      description: DIO19
    - !Field
      name: DIO18
      bit_offset: 18
      bit_width: 1
      description: DIO18
    - !Field
      name: DIO17
      bit_offset: 17
      bit_width: 1
      description: DIO17
    - !Field
      name: DIO16
      bit_offset: 16
      bit_width: 1
      description: DIO16
    - !Field
      name: DIO15
      bit_offset: 15
      bit_width: 1
      description: DIO15
    - !Field
      name: DIO14
      bit_offset: 14
      bit_width: 1
      description: DIO14
    - !Field
      name: DIO13
      bit_offset: 13
      bit_width: 1
      description: DIO13
    - !Field
      name: DIO12
      bit_offset: 12
      bit_width: 1
      description: DIO12
    - !Field
      name: DIO11
      bit_offset: 11
      bit_width: 1
      description: DIO11
    - !Field
      name: DIO10
      bit_offset: 10
      bit_width: 1
      description: DIO10
    - !Field
      name: DIO9
      bit_offset: 9
      bit_width: 1
      description: DIO9
    - !Field
      name: DIO8
      bit_offset: 8
      bit_width: 1
      description: DIO8
    - !Field
      name: DIO7
      bit_offset: 7
      bit_width: 1
      description: DIO7
    - !Field
      name: DIO6
      bit_offset: 6
      bit_width: 1
      description: DIO6
    - !Field
      name: DIO5
      bit_offset: 5
      bit_width: 1
      description: DIO5
    - !Field
      name: DIO4
      bit_offset: 4
      bit_width: 1
      description: DIO4
    - !Field
      name: DIO3
      bit_offset: 3
      bit_width: 1
      description: DIO3
    - !Field
      name: DIO2
      bit_offset: 2
      bit_width: 1
      description: DIO2
    - !Field
      name: DIO1
      bit_offset: 1
      bit_width: 1
      description: DIO1
    - !Field
      name: DIO0
      bit_offset: 0
      bit_width: 1
      description: DIO0
  - !Register
    name: DOUTTGL31_0
    addr: 0xb0
    size_bits: 32
    description: 'Data Out Toggle


      Writing 1 to a bit position will invert the corresponding DIO output.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIO31
      bit_offset: 31
      bit_width: 1
      description: DIO31
    - !Field
      name: DIO30
      bit_offset: 30
      bit_width: 1
      description: DIO30
    - !Field
      name: DIO29
      bit_offset: 29
      bit_width: 1
      description: DIO29
    - !Field
      name: DIO28
      bit_offset: 28
      bit_width: 1
      description: DIO28
    - !Field
      name: DIO27
      bit_offset: 27
      bit_width: 1
      description: DIO27
    - !Field
      name: DIO26
      bit_offset: 26
      bit_width: 1
      description: DIO26
    - !Field
      name: DIO25
      bit_offset: 25
      bit_width: 1
      description: DIO25
    - !Field
      name: DIO24
      bit_offset: 24
      bit_width: 1
      description: DIO24
    - !Field
      name: DIO23
      bit_offset: 23
      bit_width: 1
      description: DIO23
    - !Field
      name: DIO22
      bit_offset: 22
      bit_width: 1
      description: DIO22
    - !Field
      name: DIO21
      bit_offset: 21
      bit_width: 1
      description: DIO21
    - !Field
      name: DIO20
      bit_offset: 20
      bit_width: 1
      description: DIO20
    - !Field
      name: DIO19
      bit_offset: 19
      bit_width: 1
      description: DIO19
    - !Field
      name: DIO18
      bit_offset: 18
      bit_width: 1
      description: DIO18
    - !Field
      name: DIO17
      bit_offset: 17
      bit_width: 1
      description: DIO17
    - !Field
      name: DIO16
      bit_offset: 16
      bit_width: 1
      description: DIO16
    - !Field
      name: DIO15
      bit_offset: 15
      bit_width: 1
      description: DIO15
    - !Field
      name: DIO14
      bit_offset: 14
      bit_width: 1
      description: DIO14
    - !Field
      name: DIO13
      bit_offset: 13
      bit_width: 1
      description: DIO13
    - !Field
      name: DIO12
      bit_offset: 12
      bit_width: 1
      description: DIO12
    - !Field
      name: DIO11
      bit_offset: 11
      bit_width: 1
      description: DIO11
    - !Field
      name: DIO10
      bit_offset: 10
      bit_width: 1
      description: DIO10
    - !Field
      name: DIO9
      bit_offset: 9
      bit_width: 1
      description: DIO9
    - !Field
      name: DIO8
      bit_offset: 8
      bit_width: 1
      description: DIO8
    - !Field
      name: DIO7
      bit_offset: 7
      bit_width: 1
      description: DIO7
    - !Field
      name: DIO6
      bit_offset: 6
      bit_width: 1
      description: DIO6
    - !Field
      name: DIO5
      bit_offset: 5
      bit_width: 1
      description: DIO5
    - !Field
      name: DIO4
      bit_offset: 4
      bit_width: 1
      description: DIO4
    - !Field
      name: DIO3
      bit_offset: 3
      bit_width: 1
      description: DIO3
    - !Field
      name: DIO2
      bit_offset: 2
      bit_width: 1
      description: DIO2
    - !Field
      name: DIO1
      bit_offset: 1
      bit_width: 1
      description: DIO1
    - !Field
      name: DIO0
      bit_offset: 0
      bit_width: 1
      description: DIO0
  - !Register
    name: DIN31_0
    addr: 0xc0
    size_bits: 32
    description: Data Input from DIO 0 to 31
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DIO31
      bit_offset: 31
      bit_width: 1
      description: DIO31
    - !Field
      name: DIO30
      bit_offset: 30
      bit_width: 1
      description: DIO30
    - !Field
      name: DIO29
      bit_offset: 29
      bit_width: 1
      description: DIO29
    - !Field
      name: DIO28
      bit_offset: 28
      bit_width: 1
      description: DIO28
    - !Field
      name: DIO27
      bit_offset: 27
      bit_width: 1
      description: DIO27
    - !Field
      name: DIO26
      bit_offset: 26
      bit_width: 1
      description: DIO26
    - !Field
      name: DIO25
      bit_offset: 25
      bit_width: 1
      description: DIO25
    - !Field
      name: DIO24
      bit_offset: 24
      bit_width: 1
      description: DIO24
    - !Field
      name: DIO23
      bit_offset: 23
      bit_width: 1
      description: DIO23
    - !Field
      name: DIO22
      bit_offset: 22
      bit_width: 1
      description: DIO22
    - !Field
      name: DIO21
      bit_offset: 21
      bit_width: 1
      description: DIO21
    - !Field
      name: DIO20
      bit_offset: 20
      bit_width: 1
      description: DIO20
    - !Field
      name: DIO19
      bit_offset: 19
      bit_width: 1
      description: DIO19
    - !Field
      name: DIO18
      bit_offset: 18
      bit_width: 1
      description: DIO18
    - !Field
      name: DIO17
      bit_offset: 17
      bit_width: 1
      description: DIO17
    - !Field
      name: DIO16
      bit_offset: 16
      bit_width: 1
      description: DIO16
    - !Field
      name: DIO15
      bit_offset: 15
      bit_width: 1
      description: DIO15
    - !Field
      name: DIO14
      bit_offset: 14
      bit_width: 1
      description: DIO14
    - !Field
      name: DIO13
      bit_offset: 13
      bit_width: 1
      description: DIO13
    - !Field
      name: DIO12
      bit_offset: 12
      bit_width: 1
      description: DIO12
    - !Field
      name: DIO11
      bit_offset: 11
      bit_width: 1
      description: DIO11
    - !Field
      name: DIO10
      bit_offset: 10
      bit_width: 1
      description: DIO10
    - !Field
      name: DIO9
      bit_offset: 9
      bit_width: 1
      description: DIO9
    - !Field
      name: DIO8
      bit_offset: 8
      bit_width: 1
      description: DIO8
    - !Field
      name: DIO7
      bit_offset: 7
      bit_width: 1
      description: DIO7
    - !Field
      name: DIO6
      bit_offset: 6
      bit_width: 1
      description: DIO6
    - !Field
      name: DIO5
      bit_offset: 5
      bit_width: 1
      description: DIO5
    - !Field
      name: DIO4
      bit_offset: 4
      bit_width: 1
      description: DIO4
    - !Field
      name: DIO3
      bit_offset: 3
      bit_width: 1
      description: DIO3
    - !Field
      name: DIO2
      bit_offset: 2
      bit_width: 1
      description: DIO2
    - !Field
      name: DIO1
      bit_offset: 1
      bit_width: 1
      description: DIO1
    - !Field
      name: DIO0
      bit_offset: 0
      bit_width: 1
      description: DIO0
  - !Register
    name: DOE31_0
    addr: 0xd0
    size_bits: 32
    description: Data Output Enable for DIO 0 to 31
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIO31
      bit_offset: 31
      bit_width: 1
      description: DIO31
    - !Field
      name: DIO30
      bit_offset: 30
      bit_width: 1
      description: DIO30
    - !Field
      name: DIO29
      bit_offset: 29
      bit_width: 1
      description: DIO29
    - !Field
      name: DIO28
      bit_offset: 28
      bit_width: 1
      description: DIO28
    - !Field
      name: DIO27
      bit_offset: 27
      bit_width: 1
      description: DIO27
    - !Field
      name: DIO26
      bit_offset: 26
      bit_width: 1
      description: DIO26
    - !Field
      name: DIO25
      bit_offset: 25
      bit_width: 1
      description: DIO25
    - !Field
      name: DIO24
      bit_offset: 24
      bit_width: 1
      description: DIO24
    - !Field
      name: DIO23
      bit_offset: 23
      bit_width: 1
      description: DIO23
    - !Field
      name: DIO22
      bit_offset: 22
      bit_width: 1
      description: DIO22
    - !Field
      name: DIO21
      bit_offset: 21
      bit_width: 1
      description: DIO21
    - !Field
      name: DIO20
      bit_offset: 20
      bit_width: 1
      description: DIO20
    - !Field
      name: DIO19
      bit_offset: 19
      bit_width: 1
      description: DIO19
    - !Field
      name: DIO18
      bit_offset: 18
      bit_width: 1
      description: DIO18
    - !Field
      name: DIO17
      bit_offset: 17
      bit_width: 1
      description: DIO17
    - !Field
      name: DIO16
      bit_offset: 16
      bit_width: 1
      description: DIO16
    - !Field
      name: DIO15
      bit_offset: 15
      bit_width: 1
      description: DIO15
    - !Field
      name: DIO14
      bit_offset: 14
      bit_width: 1
      description: DIO14
    - !Field
      name: DIO13
      bit_offset: 13
      bit_width: 1
      description: DIO13
    - !Field
      name: DIO12
      bit_offset: 12
      bit_width: 1
      description: DIO12
    - !Field
      name: DIO11
      bit_offset: 11
      bit_width: 1
      description: DIO11
    - !Field
      name: DIO10
      bit_offset: 10
      bit_width: 1
      description: DIO10
    - !Field
      name: DIO9
      bit_offset: 9
      bit_width: 1
      description: DIO9
    - !Field
      name: DIO8
      bit_offset: 8
      bit_width: 1
      description: DIO8
    - !Field
      name: DIO7
      bit_offset: 7
      bit_width: 1
      description: DIO7
    - !Field
      name: DIO6
      bit_offset: 6
      bit_width: 1
      description: DIO6
    - !Field
      name: DIO5
      bit_offset: 5
      bit_width: 1
      description: DIO5
    - !Field
      name: DIO4
      bit_offset: 4
      bit_width: 1
      description: DIO4
    - !Field
      name: DIO3
      bit_offset: 3
      bit_width: 1
      description: DIO3
    - !Field
      name: DIO2
      bit_offset: 2
      bit_width: 1
      description: DIO2
    - !Field
      name: DIO1
      bit_offset: 1
      bit_width: 1
      description: DIO1
    - !Field
      name: DIO0
      bit_offset: 0
      bit_width: 1
      description: DIO0
  - !Register
    name: EVFLAGS31_0
    addr: 0xe0
    size_bits: 32
    description: "Event Register for DIO 0 to 31\n\nReading  this registers will return\
      \ 1 for triggered event and 0 for non-triggered events. \nWriting a 1 to a bit\
      \ field will clear the event. \n\nThe configuration of events is done inside\
      \ MCU IOC, e.g. events for DIO #0 is configured in IOC:IOCFG0.EDGE_DET and IOC:IOCFG0.EDGE_IRQ_EN.\n\
      \n"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIO31
      bit_offset: 31
      bit_width: 1
      description: DIO31
    - !Field
      name: DIO30
      bit_offset: 30
      bit_width: 1
      description: DIO30
    - !Field
      name: DIO29
      bit_offset: 29
      bit_width: 1
      description: DIO29
    - !Field
      name: DIO28
      bit_offset: 28
      bit_width: 1
      description: DIO28
    - !Field
      name: DIO27
      bit_offset: 27
      bit_width: 1
      description: DIO27
    - !Field
      name: DIO26
      bit_offset: 26
      bit_width: 1
      description: DIO26
    - !Field
      name: DIO25
      bit_offset: 25
      bit_width: 1
      description: DIO25
    - !Field
      name: DIO24
      bit_offset: 24
      bit_width: 1
      description: DIO24
    - !Field
      name: DIO23
      bit_offset: 23
      bit_width: 1
      description: DIO23
    - !Field
      name: DIO22
      bit_offset: 22
      bit_width: 1
      description: DIO22
    - !Field
      name: DIO21
      bit_offset: 21
      bit_width: 1
      description: DIO21
    - !Field
      name: DIO20
      bit_offset: 20
      bit_width: 1
      description: DIO20
    - !Field
      name: DIO19
      bit_offset: 19
      bit_width: 1
      description: DIO19
    - !Field
      name: DIO18
      bit_offset: 18
      bit_width: 1
      description: DIO18
    - !Field
      name: DIO17
      bit_offset: 17
      bit_width: 1
      description: DIO17
    - !Field
      name: DIO16
      bit_offset: 16
      bit_width: 1
      description: DIO16
    - !Field
      name: DIO15
      bit_offset: 15
      bit_width: 1
      description: DIO15
    - !Field
      name: DIO14
      bit_offset: 14
      bit_width: 1
      description: DIO14
    - !Field
      name: DIO13
      bit_offset: 13
      bit_width: 1
      description: DIO13
    - !Field
      name: DIO12
      bit_offset: 12
      bit_width: 1
      description: DIO12
    - !Field
      name: DIO11
      bit_offset: 11
      bit_width: 1
      description: DIO11
    - !Field
      name: DIO10
      bit_offset: 10
      bit_width: 1
      description: DIO10
    - !Field
      name: DIO9
      bit_offset: 9
      bit_width: 1
      description: DIO9
    - !Field
      name: DIO8
      bit_offset: 8
      bit_width: 1
      description: DIO8
    - !Field
      name: DIO7
      bit_offset: 7
      bit_width: 1
      description: DIO7
    - !Field
      name: DIO6
      bit_offset: 6
      bit_width: 1
      description: DIO6
    - !Field
      name: DIO5
      bit_offset: 5
      bit_width: 1
      description: DIO5
    - !Field
      name: DIO4
      bit_offset: 4
      bit_width: 1
      description: DIO4
    - !Field
      name: DIO3
      bit_offset: 3
      bit_width: 1
      description: DIO3
    - !Field
      name: DIO2
      bit_offset: 2
      bit_width: 1
      description: DIO2
    - !Field
      name: DIO1
      bit_offset: 1
      bit_width: 1
      description: DIO1
    - !Field
      name: DIO0
      bit_offset: 0
      bit_width: 1
      description: DIO0
- !Module
  name: GPT0
  description: 'General Purpose Timer.


    '
  base_addr: 0x40010000
  size: 0x1000
  registers:
  - !Register
    name: CFG
    addr: 0x0
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFG
      bit_offset: 0
      bit_width: 3
      description: CFG
  - !Register
    name: TAMR
    addr: 0x4
    size_bits: 32
    description: 'Timer A Mode


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCACT
      bit_offset: 13
      bit_width: 3
      description: TCACT
    - !Field
      name: TACINTD
      bit_offset: 12
      bit_width: 1
      description: TACINTD
    - !Field
      name: TAPLO
      bit_offset: 11
      bit_width: 1
      description: TAPLO
    - !Field
      name: TAMRSU
      bit_offset: 10
      bit_width: 1
      description: TAMRSU
    - !Field
      name: TAPWMIE
      bit_offset: 9
      bit_width: 1
      description: TAPWMIE
    - !Field
      name: TAILD
      bit_offset: 8
      bit_width: 1
      description: TAILD
    - !Field
      name: TASNAPS
      bit_offset: 7
      bit_width: 1
      description: TASNAPS
    - !Field
      name: TAWOT
      bit_offset: 6
      bit_width: 1
      description: TAWOT
    - !Field
      name: TAMIE
      bit_offset: 5
      bit_width: 1
      description: TAMIE
    - !Field
      name: TACDIR
      bit_offset: 4
      bit_width: 1
      description: TACDIR
    - !Field
      name: TAAMS
      bit_offset: 3
      bit_width: 1
      description: TAAMS
    - !Field
      name: TACM
      bit_offset: 2
      bit_width: 1
      description: TACM
    - !Field
      name: TAMR
      bit_offset: 0
      bit_width: 2
      description: TAMR
  - !Register
    name: TBMR
    addr: 0x8
    size_bits: 32
    description: 'Timer B Mode


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCACT
      bit_offset: 13
      bit_width: 3
      description: TCACT
    - !Field
      name: TBCINTD
      bit_offset: 12
      bit_width: 1
      description: TBCINTD
    - !Field
      name: TBPLO
      bit_offset: 11
      bit_width: 1
      description: TBPLO
    - !Field
      name: TBMRSU
      bit_offset: 10
      bit_width: 1
      description: TBMRSU
    - !Field
      name: TBPWMIE
      bit_offset: 9
      bit_width: 1
      description: TBPWMIE
    - !Field
      name: TBILD
      bit_offset: 8
      bit_width: 1
      description: TBILD
    - !Field
      name: TBSNAPS
      bit_offset: 7
      bit_width: 1
      description: TBSNAPS
    - !Field
      name: TBWOT
      bit_offset: 6
      bit_width: 1
      description: TBWOT
    - !Field
      name: TBMIE
      bit_offset: 5
      bit_width: 1
      description: TBMIE
    - !Field
      name: TBCDIR
      bit_offset: 4
      bit_width: 1
      description: TBCDIR
    - !Field
      name: TBAMS
      bit_offset: 3
      bit_width: 1
      description: TBAMS
    - !Field
      name: TBCM
      bit_offset: 2
      bit_width: 1
      description: TBCM
    - !Field
      name: TBMR
      bit_offset: 0
      bit_width: 2
      description: TBMR
  - !Register
    name: CTL
    addr: 0xc
    size_bits: 32
    description: Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBPWML
      bit_offset: 14
      bit_width: 1
      description: TBPWML
    - !Field
      name: TBEVENT
      bit_offset: 10
      bit_width: 2
      description: TBEVENT
    - !Field
      name: TBSTALL
      bit_offset: 9
      bit_width: 1
      description: TBSTALL
    - !Field
      name: TBEN
      bit_offset: 8
      bit_width: 1
      description: TBEN
    - !Field
      name: TAPWML
      bit_offset: 6
      bit_width: 1
      description: TAPWML
    - !Field
      name: RTCEN
      bit_offset: 4
      bit_width: 1
      description: RTCEN
    - !Field
      name: TAEVENT
      bit_offset: 2
      bit_width: 2
      description: TAEVENT
    - !Field
      name: TASTALL
      bit_offset: 1
      bit_width: 1
      description: TASTALL
    - !Field
      name: TAEN
      bit_offset: 0
      bit_width: 1
      description: TAEN
  - !Register
    name: SYNC
    addr: 0x10
    size_bits: 32
    description: 'Synch Register


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYNC3
      bit_offset: 6
      bit_width: 2
      description: SYNC3
    - !Field
      name: SYNC2
      bit_offset: 4
      bit_width: 2
      description: SYNC2
    - !Field
      name: SYNC1
      bit_offset: 2
      bit_width: 2
      description: SYNC1
    - !Field
      name: SYNC0
      bit_offset: 0
      bit_width: 2
      description: SYNC0
  - !Register
    name: IMR
    addr: 0x18
    size_bits: 32
    description: 'Interrupt Mask

      This register is used to enable the interrupts.

      Associated registers:

      RIS, MIS, ICLR


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUMIS
      bit_offset: 16
      bit_width: 1
      description: WUMIS
    - !Field
      name: DMABIM
      bit_offset: 13
      bit_width: 1
      description: DMABIM
    - !Field
      name: TBMIM
      bit_offset: 11
      bit_width: 1
      description: TBMIM
    - !Field
      name: CBEIM
      bit_offset: 10
      bit_width: 1
      description: CBEIM
    - !Field
      name: CBMIM
      bit_offset: 9
      bit_width: 1
      description: CBMIM
    - !Field
      name: TBTOIM
      bit_offset: 8
      bit_width: 1
      description: TBTOIM
    - !Field
      name: DMAAIM
      bit_offset: 5
      bit_width: 1
      description: DMAAIM
    - !Field
      name: TAMIM
      bit_offset: 4
      bit_width: 1
      description: TAMIM
    - !Field
      name: RTCIM
      bit_offset: 3
      bit_width: 1
      description: RTCIM
    - !Field
      name: CAEIM
      bit_offset: 2
      bit_width: 1
      description: CAEIM
    - !Field
      name: CAMIM
      bit_offset: 1
      bit_width: 1
      description: CAMIM
    - !Field
      name: TATOIM
      bit_offset: 0
      bit_width: 1
      description: TATOIM
  - !Register
    name: RIS
    addr: 0x1c
    size_bits: 32
    description: 'Raw Interrupt Status

      Associated registers:

      IMR, MIS, ICLR


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WURIS
      bit_offset: 16
      bit_width: 1
      description: WURIS
    - !Field
      name: DMABRIS
      bit_offset: 13
      bit_width: 1
      description: DMABRIS
    - !Field
      name: TBMRIS
      bit_offset: 11
      bit_width: 1
      description: TBMRIS
    - !Field
      name: CBERIS
      bit_offset: 10
      bit_width: 1
      description: CBERIS
    - !Field
      name: CBMRIS
      bit_offset: 9
      bit_width: 1
      description: CBMRIS
    - !Field
      name: TBTORIS
      bit_offset: 8
      bit_width: 1
      description: TBTORIS
    - !Field
      name: DMAARIS
      bit_offset: 5
      bit_width: 1
      description: DMAARIS
    - !Field
      name: TAMRIS
      bit_offset: 4
      bit_width: 1
      description: TAMRIS
    - !Field
      name: RTCRIS
      bit_offset: 3
      bit_width: 1
      description: RTCRIS
    - !Field
      name: CAERIS
      bit_offset: 2
      bit_width: 1
      description: CAERIS
    - !Field
      name: CAMRIS
      bit_offset: 1
      bit_width: 1
      description: CAMRIS
    - !Field
      name: TATORIS
      bit_offset: 0
      bit_width: 1
      description: TATORIS
  - !Register
    name: MIS
    addr: 0x20
    size_bits: 32
    description: 'Masked Interrupt Status

      Values are result of bitwise AND operation between RIS and IMR

      Assosciated clear register: ICLR


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WUMIS
      bit_offset: 16
      bit_width: 1
      description: WUMIS
    - !Field
      name: DMABMIS
      bit_offset: 13
      bit_width: 1
      description: DMABMIS
    - !Field
      name: TBMMIS
      bit_offset: 11
      bit_width: 1
      description: TBMMIS
    - !Field
      name: CBEMIS
      bit_offset: 10
      bit_width: 1
      description: CBEMIS
    - !Field
      name: CBMMIS
      bit_offset: 9
      bit_width: 1
      description: CBMMIS
    - !Field
      name: TBTOMIS
      bit_offset: 8
      bit_width: 1
      description: TBTOMIS
    - !Field
      name: DMAAMIS
      bit_offset: 5
      bit_width: 1
      description: DMAAMIS
    - !Field
      name: TAMMIS
      bit_offset: 4
      bit_width: 1
      description: TAMMIS
    - !Field
      name: RTCMIS
      bit_offset: 3
      bit_width: 1
      description: RTCMIS
    - !Field
      name: CAEMIS
      bit_offset: 2
      bit_width: 1
      description: CAEMIS
    - !Field
      name: CAMMIS
      bit_offset: 1
      bit_width: 1
      description: CAMMIS
    - !Field
      name: TATOMIS
      bit_offset: 0
      bit_width: 1
      description: TATOMIS
  - !Register
    name: ICLR
    addr: 0x24
    size_bits: 32
    description: 'Interrupt Clear

      This register is used to clear status bits in the RIS and MIS registers'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUECINT
      bit_offset: 16
      bit_width: 1
      description: WUECINT
    - !Field
      name: DMABINT
      bit_offset: 13
      bit_width: 1
      description: DMABINT
    - !Field
      name: TBMCINT
      bit_offset: 11
      bit_width: 1
      description: TBMCINT
    - !Field
      name: CBECINT
      bit_offset: 10
      bit_width: 1
      description: CBECINT
    - !Field
      name: CBMCINT
      bit_offset: 9
      bit_width: 1
      description: CBMCINT
    - !Field
      name: TBTOCINT
      bit_offset: 8
      bit_width: 1
      description: TBTOCINT
    - !Field
      name: DMAAINT
      bit_offset: 5
      bit_width: 1
      description: DMAAINT
    - !Field
      name: TAMCINT
      bit_offset: 4
      bit_width: 1
      description: TAMCINT
    - !Field
      name: RTCCINT
      bit_offset: 3
      bit_width: 1
      description: RTCCINT
    - !Field
      name: CAECINT
      bit_offset: 2
      bit_width: 1
      description: CAECINT
    - !Field
      name: CAMCINT
      bit_offset: 1
      bit_width: 1
      description: CAMCINT
    - !Field
      name: TATOCINT
      bit_offset: 0
      bit_width: 1
      description: TATOCINT
  - !Register
    name: TAILR
    addr: 0x28
    size_bits: 32
    description: Timer A Interval Load  Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAILR
      bit_offset: 0
      bit_width: 32
      description: TAILR
  - !Register
    name: TBILR
    addr: 0x2c
    size_bits: 32
    description: Timer B Interval Load  Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TBILR
      bit_offset: 0
      bit_width: 32
      description: TBILR
  - !Register
    name: TAMATCHR
    addr: 0x30
    size_bits: 32
    description: 'Timer A Match Register


      Interrupts can be generated when the timer value is equal to the value in this
      register in one-shot or periodic mode.


      In Edge-Count mode, this register along with TAILR, determines how many edge
      events are counted.

      The total number of edge events counted is equal to the value in TAILR minus
      this value.


      Note that in edge-count mode, when executing an up-count, the value of TAPR
      and TAILR must be greater than the value of TAPMR and TAMATCHR.


      In PWM mode, this value along with TAILR, determines the duty cycle of the output
      PWM signal.


      When a 16/32-bit GPT is configured to one of the 32-bit modes, TAMATCHR appears
      as a 32-bit register. (The upper 16-bits correspond to the contents TBMATCHR).


      In a 16-bit mode, the upper 16 bits of this register read as 0s and have no
      effect on the state of TBMATCHR.


      Note : This register is updated internally (takes effect) based on TAMR.TAMRSU

      '
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAMATCHR
      bit_offset: 0
      bit_width: 32
      description: TAMATCHR
  - !Register
    name: TBMATCHR
    addr: 0x34
    size_bits: 32
    description: "Timer B Match Register\n\n When a GPT is configured to one of the\
      \ 32-bit modes, the contents of bits 15:0 in this register are loaded into the\
      \ upper 16 bits of  TAMATCHR.\nReads from this register return the current match\
      \ value of Timer B and writes are ignored.\nIn a 16-bit mode, bits 15:0 are\
      \ used for the match value. Bits 31:16 are reserved in both cases.\n\nNote :\
      \ This register is updated internally (takes effect) based on TBMR.TBMRSU"
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TBMATCHR
      bit_offset: 0
      bit_width: 16
      description: TBMATCHR
  - !Register
    name: TAPR
    addr: 0x38
    size_bits: 32
    description: 'Timer A Pre-scale

      This register allows software to extend the range of the timers when they are
      used individually.

      When in one-shot or periodic down count modes, this register acts as a true
      prescaler for the timer counter.

      When acting as a true prescaler, the prescaler counts down to 0 before the value
      in TAR and TAV registers are incremented.

      In all other individual/split modes, this register is a linear extension of
      the upper range of the timer counter, holding bits 23:16 in the 16-bit modes
      of the 16/32-bit GPT.


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAPSR
      bit_offset: 0
      bit_width: 8
      description: TAPSR
  - !Register
    name: TBPR
    addr: 0x3c
    size_bits: 32
    description: 'Timer B Pre-scale

      This register allows software to extend the range of the timers when they are
      used individually.

      When in one-shot or periodic down count modes, this register acts as a true
      prescaler for the timer counter.

      When acting as a true prescaler, the prescaler counts down to 0 before the value
      in TBR and TBV registers are incremented.

      In all other individual/split modes, this register is a linear extension of
      the upper range of the timer counter, holding bits 23:16 in the 16-bit modes
      of the 16/32-bit GPT.


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBPSR
      bit_offset: 0
      bit_width: 8
      description: TBPSR
  - !Register
    name: TAPMR
    addr: 0x40
    size_bits: 32
    description: "Timer A Pre-scale Match\nThis register allows software to extend\
      \ the range of the TAMATCHR when used individually.  \n\n"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAPSMR
      bit_offset: 0
      bit_width: 8
      description: TAPSMR
  - !Register
    name: TBPMR
    addr: 0x44
    size_bits: 32
    description: "Timer B Pre-scale Match\nThis register allows software to extend\
      \ the range of the TBMATCHR when used individually.  \n\n"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBPSMR
      bit_offset: 0
      bit_width: 8
      description: TBPSMR
  - !Register
    name: TAR
    addr: 0x48
    size_bits: 32
    description: 'Timer A Register


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAR
      bit_offset: 0
      bit_width: 32
      description: TAR
  - !Register
    name: TBR
    addr: 0x4c
    size_bits: 32
    description: Timer B Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xffff
    fields:
    - !Field
      name: TBR
      bit_offset: 0
      bit_width: 32
      description: TBR
  - !Register
    name: TAV
    addr: 0x50
    size_bits: 32
    description: "Timer A Value \nThis register shows the current value of the free\
      \ running 16-bit Timer A. In the 32-bit mode"
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAV
      bit_offset: 0
      bit_width: 32
      description: TAV
  - !Register
    name: TBV
    addr: 0x54
    size_bits: 32
    description: "Timer B Value \nThis register shows the current value of the free\
      \ running 16-bit Timer B. Note: When the alternate timer clock (TIMCLK) is enabled,\
      \ a read of a timer value will return the current count  1. "
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TBV
      bit_offset: 0
      bit_width: 32
      description: TBV
  - !Register
    name: RTCPD
    addr: 0x58
    size_bits: 32
    description: "RTC Pre-divide Value \nThis register shows the current value of\
      \ the RTC pre-divider in RTC mode. Note: When the alternate timer clock (TIMCLK)\
      \ is enabled, a read of a timer value will return the current count  -1. "
    read_allowed: true
    write_allowed: false
    reset_value: 0x7fff
    fields:
    - !Field
      name: RTCPD
      bit_offset: 0
      bit_width: 16
      description: RTCPD
  - !Register
    name: TAPS
    addr: 0x5c
    size_bits: 32
    description: "Timer A Pre-scale Snap-shot \n\nBased on the value in the register\
      \ field TAMR.TAILD, this register is updated with the value from TAPR register\
      \ either on the next cycle or on the next timeout.\n\n\nThis register shows\
      \ the current value of the Timer A pre-scaler in the 16-bit mode. Note: When\
      \ the alternate timer clock (TIMCLK) is enabled a read of a timer value will\
      \ return the current count -1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSS
      bit_offset: 0
      bit_width: 8
      description: PSS
  - !Register
    name: TBPS
    addr: 0x60
    size_bits: 32
    description: "Timer B Pre-scale Snap-shot \n\nBased on the value in the register\
      \ field TBMR.TBILD, this register is updated with the value from TBPR register\
      \ either on the next cycle or on the next timeout.\n\nThis register shows the\
      \ current value of the Timer B pre-scaler in the 16-bit mode. Note: When the\
      \ alternate timer clock (TIMCLK) is enabled  a read of a timer value will return\
      \ the current count -1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSS
      bit_offset: 0
      bit_width: 8
      description: PSS
  - !Register
    name: TAPV
    addr: 0x64
    size_bits: 32
    description: "Timer A Pre-scale Value \nThis register shows the current value\
      \ of the Timer A free running pre-scaler in the 16-bit mode. Note: When the\
      \ alternate timer clock (TIMCLK) is enabled,  a read of a timer value will return\
      \ the current count  1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSV
      bit_offset: 0
      bit_width: 8
      description: PSV
  - !Register
    name: TBPV
    addr: 0x68
    size_bits: 32
    description: "Timer B Pre-scale Value \nThis register shows the current value\
      \ of the Timer B free running pre-scaler in the 16-bit mode. Note: When the\
      \ alternate timer clock (TIMCLK) is enabled, a read of a timer value will return\
      \ the current count-1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSV
      bit_offset: 0
      bit_width: 8
      description: PSV
  - !Register
    name: DMAEV
    addr: 0x6c
    size_bits: 32
    description: "DMA Event \nThis register allows software to enable/disable GPT\
      \ DMA trigger events. "
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBMDMAEN
      bit_offset: 11
      bit_width: 1
      description: TBMDMAEN
    - !Field
      name: CBEDMAEN
      bit_offset: 10
      bit_width: 1
      description: CBEDMAEN
    - !Field
      name: CBMDMAEN
      bit_offset: 9
      bit_width: 1
      description: CBMDMAEN
    - !Field
      name: TBTODMAEN
      bit_offset: 8
      bit_width: 1
      description: TBTODMAEN
    - !Field
      name: TAMDMAEN
      bit_offset: 4
      bit_width: 1
      description: TAMDMAEN
    - !Field
      name: RTCDMAEN
      bit_offset: 3
      bit_width: 1
      description: RTCDMAEN
    - !Field
      name: CAEDMAEN
      bit_offset: 2
      bit_width: 1
      description: CAEDMAEN
    - !Field
      name: CAMDMAEN
      bit_offset: 1
      bit_width: 1
      description: CAMDMAEN
    - !Field
      name: TATODMAEN
      bit_offset: 0
      bit_width: 1
      description: TATODMAEN
  - !Register
    name: VERSION
    addr: 0xfb0
    size_bits: 32
    description: 'Peripheral Version

      This register provides information regarding the GPT version'
    read_allowed: true
    write_allowed: false
    reset_value: 0x400
    fields:
    - !Field
      name: VERSION
      bit_offset: 0
      bit_width: 32
      description: VERSION
  - !Register
    name: ANDCCP
    addr: 0xfb4
    size_bits: 32
    description: 'Combined CCP Output

      This register is used to logically AND CCP output pairs for each timer'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCP_AND_EN
      bit_offset: 0
      bit_width: 1
      description: CCP_AND_EN
- !Module
  name: GPT1
  description: 'General Purpose Timer.


    '
  base_addr: 0x40011000
  size: 0x1000
  registers:
  - !Register
    name: CFG
    addr: 0x0
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFG
      bit_offset: 0
      bit_width: 3
      description: CFG
  - !Register
    name: TAMR
    addr: 0x4
    size_bits: 32
    description: 'Timer A Mode


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCACT
      bit_offset: 13
      bit_width: 3
      description: TCACT
    - !Field
      name: TACINTD
      bit_offset: 12
      bit_width: 1
      description: TACINTD
    - !Field
      name: TAPLO
      bit_offset: 11
      bit_width: 1
      description: TAPLO
    - !Field
      name: TAMRSU
      bit_offset: 10
      bit_width: 1
      description: TAMRSU
    - !Field
      name: TAPWMIE
      bit_offset: 9
      bit_width: 1
      description: TAPWMIE
    - !Field
      name: TAILD
      bit_offset: 8
      bit_width: 1
      description: TAILD
    - !Field
      name: TASNAPS
      bit_offset: 7
      bit_width: 1
      description: TASNAPS
    - !Field
      name: TAWOT
      bit_offset: 6
      bit_width: 1
      description: TAWOT
    - !Field
      name: TAMIE
      bit_offset: 5
      bit_width: 1
      description: TAMIE
    - !Field
      name: TACDIR
      bit_offset: 4
      bit_width: 1
      description: TACDIR
    - !Field
      name: TAAMS
      bit_offset: 3
      bit_width: 1
      description: TAAMS
    - !Field
      name: TACM
      bit_offset: 2
      bit_width: 1
      description: TACM
    - !Field
      name: TAMR
      bit_offset: 0
      bit_width: 2
      description: TAMR
  - !Register
    name: TBMR
    addr: 0x8
    size_bits: 32
    description: 'Timer B Mode


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCACT
      bit_offset: 13
      bit_width: 3
      description: TCACT
    - !Field
      name: TBCINTD
      bit_offset: 12
      bit_width: 1
      description: TBCINTD
    - !Field
      name: TBPLO
      bit_offset: 11
      bit_width: 1
      description: TBPLO
    - !Field
      name: TBMRSU
      bit_offset: 10
      bit_width: 1
      description: TBMRSU
    - !Field
      name: TBPWMIE
      bit_offset: 9
      bit_width: 1
      description: TBPWMIE
    - !Field
      name: TBILD
      bit_offset: 8
      bit_width: 1
      description: TBILD
    - !Field
      name: TBSNAPS
      bit_offset: 7
      bit_width: 1
      description: TBSNAPS
    - !Field
      name: TBWOT
      bit_offset: 6
      bit_width: 1
      description: TBWOT
    - !Field
      name: TBMIE
      bit_offset: 5
      bit_width: 1
      description: TBMIE
    - !Field
      name: TBCDIR
      bit_offset: 4
      bit_width: 1
      description: TBCDIR
    - !Field
      name: TBAMS
      bit_offset: 3
      bit_width: 1
      description: TBAMS
    - !Field
      name: TBCM
      bit_offset: 2
      bit_width: 1
      description: TBCM
    - !Field
      name: TBMR
      bit_offset: 0
      bit_width: 2
      description: TBMR
  - !Register
    name: CTL
    addr: 0xc
    size_bits: 32
    description: Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBPWML
      bit_offset: 14
      bit_width: 1
      description: TBPWML
    - !Field
      name: TBEVENT
      bit_offset: 10
      bit_width: 2
      description: TBEVENT
    - !Field
      name: TBSTALL
      bit_offset: 9
      bit_width: 1
      description: TBSTALL
    - !Field
      name: TBEN
      bit_offset: 8
      bit_width: 1
      description: TBEN
    - !Field
      name: TAPWML
      bit_offset: 6
      bit_width: 1
      description: TAPWML
    - !Field
      name: RTCEN
      bit_offset: 4
      bit_width: 1
      description: RTCEN
    - !Field
      name: TAEVENT
      bit_offset: 2
      bit_width: 2
      description: TAEVENT
    - !Field
      name: TASTALL
      bit_offset: 1
      bit_width: 1
      description: TASTALL
    - !Field
      name: TAEN
      bit_offset: 0
      bit_width: 1
      description: TAEN
  - !Register
    name: SYNC
    addr: 0x10
    size_bits: 32
    description: 'Synch Register


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYNC3
      bit_offset: 6
      bit_width: 2
      description: SYNC3
    - !Field
      name: SYNC2
      bit_offset: 4
      bit_width: 2
      description: SYNC2
    - !Field
      name: SYNC1
      bit_offset: 2
      bit_width: 2
      description: SYNC1
    - !Field
      name: SYNC0
      bit_offset: 0
      bit_width: 2
      description: SYNC0
  - !Register
    name: IMR
    addr: 0x18
    size_bits: 32
    description: 'Interrupt Mask

      This register is used to enable the interrupts.

      Associated registers:

      RIS, MIS, ICLR


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUMIS
      bit_offset: 16
      bit_width: 1
      description: WUMIS
    - !Field
      name: DMABIM
      bit_offset: 13
      bit_width: 1
      description: DMABIM
    - !Field
      name: TBMIM
      bit_offset: 11
      bit_width: 1
      description: TBMIM
    - !Field
      name: CBEIM
      bit_offset: 10
      bit_width: 1
      description: CBEIM
    - !Field
      name: CBMIM
      bit_offset: 9
      bit_width: 1
      description: CBMIM
    - !Field
      name: TBTOIM
      bit_offset: 8
      bit_width: 1
      description: TBTOIM
    - !Field
      name: DMAAIM
      bit_offset: 5
      bit_width: 1
      description: DMAAIM
    - !Field
      name: TAMIM
      bit_offset: 4
      bit_width: 1
      description: TAMIM
    - !Field
      name: RTCIM
      bit_offset: 3
      bit_width: 1
      description: RTCIM
    - !Field
      name: CAEIM
      bit_offset: 2
      bit_width: 1
      description: CAEIM
    - !Field
      name: CAMIM
      bit_offset: 1
      bit_width: 1
      description: CAMIM
    - !Field
      name: TATOIM
      bit_offset: 0
      bit_width: 1
      description: TATOIM
  - !Register
    name: RIS
    addr: 0x1c
    size_bits: 32
    description: 'Raw Interrupt Status

      Associated registers:

      IMR, MIS, ICLR


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WURIS
      bit_offset: 16
      bit_width: 1
      description: WURIS
    - !Field
      name: DMABRIS
      bit_offset: 13
      bit_width: 1
      description: DMABRIS
    - !Field
      name: TBMRIS
      bit_offset: 11
      bit_width: 1
      description: TBMRIS
    - !Field
      name: CBERIS
      bit_offset: 10
      bit_width: 1
      description: CBERIS
    - !Field
      name: CBMRIS
      bit_offset: 9
      bit_width: 1
      description: CBMRIS
    - !Field
      name: TBTORIS
      bit_offset: 8
      bit_width: 1
      description: TBTORIS
    - !Field
      name: DMAARIS
      bit_offset: 5
      bit_width: 1
      description: DMAARIS
    - !Field
      name: TAMRIS
      bit_offset: 4
      bit_width: 1
      description: TAMRIS
    - !Field
      name: RTCRIS
      bit_offset: 3
      bit_width: 1
      description: RTCRIS
    - !Field
      name: CAERIS
      bit_offset: 2
      bit_width: 1
      description: CAERIS
    - !Field
      name: CAMRIS
      bit_offset: 1
      bit_width: 1
      description: CAMRIS
    - !Field
      name: TATORIS
      bit_offset: 0
      bit_width: 1
      description: TATORIS
  - !Register
    name: MIS
    addr: 0x20
    size_bits: 32
    description: 'Masked Interrupt Status

      Values are result of bitwise AND operation between RIS and IMR

      Assosciated clear register: ICLR


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WUMIS
      bit_offset: 16
      bit_width: 1
      description: WUMIS
    - !Field
      name: DMABMIS
      bit_offset: 13
      bit_width: 1
      description: DMABMIS
    - !Field
      name: TBMMIS
      bit_offset: 11
      bit_width: 1
      description: TBMMIS
    - !Field
      name: CBEMIS
      bit_offset: 10
      bit_width: 1
      description: CBEMIS
    - !Field
      name: CBMMIS
      bit_offset: 9
      bit_width: 1
      description: CBMMIS
    - !Field
      name: TBTOMIS
      bit_offset: 8
      bit_width: 1
      description: TBTOMIS
    - !Field
      name: DMAAMIS
      bit_offset: 5
      bit_width: 1
      description: DMAAMIS
    - !Field
      name: TAMMIS
      bit_offset: 4
      bit_width: 1
      description: TAMMIS
    - !Field
      name: RTCMIS
      bit_offset: 3
      bit_width: 1
      description: RTCMIS
    - !Field
      name: CAEMIS
      bit_offset: 2
      bit_width: 1
      description: CAEMIS
    - !Field
      name: CAMMIS
      bit_offset: 1
      bit_width: 1
      description: CAMMIS
    - !Field
      name: TATOMIS
      bit_offset: 0
      bit_width: 1
      description: TATOMIS
  - !Register
    name: ICLR
    addr: 0x24
    size_bits: 32
    description: 'Interrupt Clear

      This register is used to clear status bits in the RIS and MIS registers'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUECINT
      bit_offset: 16
      bit_width: 1
      description: WUECINT
    - !Field
      name: DMABINT
      bit_offset: 13
      bit_width: 1
      description: DMABINT
    - !Field
      name: TBMCINT
      bit_offset: 11
      bit_width: 1
      description: TBMCINT
    - !Field
      name: CBECINT
      bit_offset: 10
      bit_width: 1
      description: CBECINT
    - !Field
      name: CBMCINT
      bit_offset: 9
      bit_width: 1
      description: CBMCINT
    - !Field
      name: TBTOCINT
      bit_offset: 8
      bit_width: 1
      description: TBTOCINT
    - !Field
      name: DMAAINT
      bit_offset: 5
      bit_width: 1
      description: DMAAINT
    - !Field
      name: TAMCINT
      bit_offset: 4
      bit_width: 1
      description: TAMCINT
    - !Field
      name: RTCCINT
      bit_offset: 3
      bit_width: 1
      description: RTCCINT
    - !Field
      name: CAECINT
      bit_offset: 2
      bit_width: 1
      description: CAECINT
    - !Field
      name: CAMCINT
      bit_offset: 1
      bit_width: 1
      description: CAMCINT
    - !Field
      name: TATOCINT
      bit_offset: 0
      bit_width: 1
      description: TATOCINT
  - !Register
    name: TAILR
    addr: 0x28
    size_bits: 32
    description: Timer A Interval Load  Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAILR
      bit_offset: 0
      bit_width: 32
      description: TAILR
  - !Register
    name: TBILR
    addr: 0x2c
    size_bits: 32
    description: Timer B Interval Load  Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TBILR
      bit_offset: 0
      bit_width: 32
      description: TBILR
  - !Register
    name: TAMATCHR
    addr: 0x30
    size_bits: 32
    description: 'Timer A Match Register


      Interrupts can be generated when the timer value is equal to the value in this
      register in one-shot or periodic mode.


      In Edge-Count mode, this register along with TAILR, determines how many edge
      events are counted.

      The total number of edge events counted is equal to the value in TAILR minus
      this value.


      Note that in edge-count mode, when executing an up-count, the value of TAPR
      and TAILR must be greater than the value of TAPMR and TAMATCHR.


      In PWM mode, this value along with TAILR, determines the duty cycle of the output
      PWM signal.


      When a 16/32-bit GPT is configured to one of the 32-bit modes, TAMATCHR appears
      as a 32-bit register. (The upper 16-bits correspond to the contents TBMATCHR).


      In a 16-bit mode, the upper 16 bits of this register read as 0s and have no
      effect on the state of TBMATCHR.


      Note : This register is updated internally (takes effect) based on TAMR.TAMRSU

      '
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAMATCHR
      bit_offset: 0
      bit_width: 32
      description: TAMATCHR
  - !Register
    name: TBMATCHR
    addr: 0x34
    size_bits: 32
    description: "Timer B Match Register\n\n When a GPT is configured to one of the\
      \ 32-bit modes, the contents of bits 15:0 in this register are loaded into the\
      \ upper 16 bits of  TAMATCHR.\nReads from this register return the current match\
      \ value of Timer B and writes are ignored.\nIn a 16-bit mode, bits 15:0 are\
      \ used for the match value. Bits 31:16 are reserved in both cases.\n\nNote :\
      \ This register is updated internally (takes effect) based on TBMR.TBMRSU"
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TBMATCHR
      bit_offset: 0
      bit_width: 16
      description: TBMATCHR
  - !Register
    name: TAPR
    addr: 0x38
    size_bits: 32
    description: 'Timer A Pre-scale

      This register allows software to extend the range of the timers when they are
      used individually.

      When in one-shot or periodic down count modes, this register acts as a true
      prescaler for the timer counter.

      When acting as a true prescaler, the prescaler counts down to 0 before the value
      in TAR and TAV registers are incremented.

      In all other individual/split modes, this register is a linear extension of
      the upper range of the timer counter, holding bits 23:16 in the 16-bit modes
      of the 16/32-bit GPT.


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAPSR
      bit_offset: 0
      bit_width: 8
      description: TAPSR
  - !Register
    name: TBPR
    addr: 0x3c
    size_bits: 32
    description: 'Timer B Pre-scale

      This register allows software to extend the range of the timers when they are
      used individually.

      When in one-shot or periodic down count modes, this register acts as a true
      prescaler for the timer counter.

      When acting as a true prescaler, the prescaler counts down to 0 before the value
      in TBR and TBV registers are incremented.

      In all other individual/split modes, this register is a linear extension of
      the upper range of the timer counter, holding bits 23:16 in the 16-bit modes
      of the 16/32-bit GPT.


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBPSR
      bit_offset: 0
      bit_width: 8
      description: TBPSR
  - !Register
    name: TAPMR
    addr: 0x40
    size_bits: 32
    description: "Timer A Pre-scale Match\nThis register allows software to extend\
      \ the range of the TAMATCHR when used individually.  \n\n"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAPSMR
      bit_offset: 0
      bit_width: 8
      description: TAPSMR
  - !Register
    name: TBPMR
    addr: 0x44
    size_bits: 32
    description: "Timer B Pre-scale Match\nThis register allows software to extend\
      \ the range of the TBMATCHR when used individually.  \n\n"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBPSMR
      bit_offset: 0
      bit_width: 8
      description: TBPSMR
  - !Register
    name: TAR
    addr: 0x48
    size_bits: 32
    description: 'Timer A Register


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAR
      bit_offset: 0
      bit_width: 32
      description: TAR
  - !Register
    name: TBR
    addr: 0x4c
    size_bits: 32
    description: Timer B Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xffff
    fields:
    - !Field
      name: TBR
      bit_offset: 0
      bit_width: 32
      description: TBR
  - !Register
    name: TAV
    addr: 0x50
    size_bits: 32
    description: "Timer A Value \nThis register shows the current value of the free\
      \ running 16-bit Timer A. In the 32-bit mode"
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAV
      bit_offset: 0
      bit_width: 32
      description: TAV
  - !Register
    name: TBV
    addr: 0x54
    size_bits: 32
    description: "Timer B Value \nThis register shows the current value of the free\
      \ running 16-bit Timer B. Note: When the alternate timer clock (TIMCLK) is enabled,\
      \ a read of a timer value will return the current count  1. "
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TBV
      bit_offset: 0
      bit_width: 32
      description: TBV
  - !Register
    name: RTCPD
    addr: 0x58
    size_bits: 32
    description: "RTC Pre-divide Value \nThis register shows the current value of\
      \ the RTC pre-divider in RTC mode. Note: When the alternate timer clock (TIMCLK)\
      \ is enabled, a read of a timer value will return the current count  -1. "
    read_allowed: true
    write_allowed: false
    reset_value: 0x7fff
    fields:
    - !Field
      name: RTCPD
      bit_offset: 0
      bit_width: 16
      description: RTCPD
  - !Register
    name: TAPS
    addr: 0x5c
    size_bits: 32
    description: "Timer A Pre-scale Snap-shot \n\nBased on the value in the register\
      \ field TAMR.TAILD, this register is updated with the value from TAPR register\
      \ either on the next cycle or on the next timeout.\n\n\nThis register shows\
      \ the current value of the Timer A pre-scaler in the 16-bit mode. Note: When\
      \ the alternate timer clock (TIMCLK) is enabled a read of a timer value will\
      \ return the current count -1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSS
      bit_offset: 0
      bit_width: 8
      description: PSS
  - !Register
    name: TBPS
    addr: 0x60
    size_bits: 32
    description: "Timer B Pre-scale Snap-shot \n\nBased on the value in the register\
      \ field TBMR.TBILD, this register is updated with the value from TBPR register\
      \ either on the next cycle or on the next timeout.\n\nThis register shows the\
      \ current value of the Timer B pre-scaler in the 16-bit mode. Note: When the\
      \ alternate timer clock (TIMCLK) is enabled  a read of a timer value will return\
      \ the current count -1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSS
      bit_offset: 0
      bit_width: 8
      description: PSS
  - !Register
    name: TAPV
    addr: 0x64
    size_bits: 32
    description: "Timer A Pre-scale Value \nThis register shows the current value\
      \ of the Timer A free running pre-scaler in the 16-bit mode. Note: When the\
      \ alternate timer clock (TIMCLK) is enabled,  a read of a timer value will return\
      \ the current count  1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSV
      bit_offset: 0
      bit_width: 8
      description: PSV
  - !Register
    name: TBPV
    addr: 0x68
    size_bits: 32
    description: "Timer B Pre-scale Value \nThis register shows the current value\
      \ of the Timer B free running pre-scaler in the 16-bit mode. Note: When the\
      \ alternate timer clock (TIMCLK) is enabled, a read of a timer value will return\
      \ the current count-1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSV
      bit_offset: 0
      bit_width: 8
      description: PSV
  - !Register
    name: DMAEV
    addr: 0x6c
    size_bits: 32
    description: "DMA Event \nThis register allows software to enable/disable GPT\
      \ DMA trigger events. "
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBMDMAEN
      bit_offset: 11
      bit_width: 1
      description: TBMDMAEN
    - !Field
      name: CBEDMAEN
      bit_offset: 10
      bit_width: 1
      description: CBEDMAEN
    - !Field
      name: CBMDMAEN
      bit_offset: 9
      bit_width: 1
      description: CBMDMAEN
    - !Field
      name: TBTODMAEN
      bit_offset: 8
      bit_width: 1
      description: TBTODMAEN
    - !Field
      name: TAMDMAEN
      bit_offset: 4
      bit_width: 1
      description: TAMDMAEN
    - !Field
      name: RTCDMAEN
      bit_offset: 3
      bit_width: 1
      description: RTCDMAEN
    - !Field
      name: CAEDMAEN
      bit_offset: 2
      bit_width: 1
      description: CAEDMAEN
    - !Field
      name: CAMDMAEN
      bit_offset: 1
      bit_width: 1
      description: CAMDMAEN
    - !Field
      name: TATODMAEN
      bit_offset: 0
      bit_width: 1
      description: TATODMAEN
  - !Register
    name: VERSION
    addr: 0xfb0
    size_bits: 32
    description: 'Peripheral Version

      This register provides information regarding the GPT version'
    read_allowed: true
    write_allowed: false
    reset_value: 0x400
    fields:
    - !Field
      name: VERSION
      bit_offset: 0
      bit_width: 32
      description: VERSION
  - !Register
    name: ANDCCP
    addr: 0xfb4
    size_bits: 32
    description: 'Combined CCP Output

      This register is used to logically AND CCP output pairs for each timer'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCP_AND_EN
      bit_offset: 0
      bit_width: 1
      description: CCP_AND_EN
- !Module
  name: GPT2
  description: 'General Purpose Timer.


    '
  base_addr: 0x40012000
  size: 0x1000
  registers:
  - !Register
    name: CFG
    addr: 0x0
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFG
      bit_offset: 0
      bit_width: 3
      description: CFG
  - !Register
    name: TAMR
    addr: 0x4
    size_bits: 32
    description: 'Timer A Mode


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCACT
      bit_offset: 13
      bit_width: 3
      description: TCACT
    - !Field
      name: TACINTD
      bit_offset: 12
      bit_width: 1
      description: TACINTD
    - !Field
      name: TAPLO
      bit_offset: 11
      bit_width: 1
      description: TAPLO
    - !Field
      name: TAMRSU
      bit_offset: 10
      bit_width: 1
      description: TAMRSU
    - !Field
      name: TAPWMIE
      bit_offset: 9
      bit_width: 1
      description: TAPWMIE
    - !Field
      name: TAILD
      bit_offset: 8
      bit_width: 1
      description: TAILD
    - !Field
      name: TASNAPS
      bit_offset: 7
      bit_width: 1
      description: TASNAPS
    - !Field
      name: TAWOT
      bit_offset: 6
      bit_width: 1
      description: TAWOT
    - !Field
      name: TAMIE
      bit_offset: 5
      bit_width: 1
      description: TAMIE
    - !Field
      name: TACDIR
      bit_offset: 4
      bit_width: 1
      description: TACDIR
    - !Field
      name: TAAMS
      bit_offset: 3
      bit_width: 1
      description: TAAMS
    - !Field
      name: TACM
      bit_offset: 2
      bit_width: 1
      description: TACM
    - !Field
      name: TAMR
      bit_offset: 0
      bit_width: 2
      description: TAMR
  - !Register
    name: TBMR
    addr: 0x8
    size_bits: 32
    description: 'Timer B Mode


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCACT
      bit_offset: 13
      bit_width: 3
      description: TCACT
    - !Field
      name: TBCINTD
      bit_offset: 12
      bit_width: 1
      description: TBCINTD
    - !Field
      name: TBPLO
      bit_offset: 11
      bit_width: 1
      description: TBPLO
    - !Field
      name: TBMRSU
      bit_offset: 10
      bit_width: 1
      description: TBMRSU
    - !Field
      name: TBPWMIE
      bit_offset: 9
      bit_width: 1
      description: TBPWMIE
    - !Field
      name: TBILD
      bit_offset: 8
      bit_width: 1
      description: TBILD
    - !Field
      name: TBSNAPS
      bit_offset: 7
      bit_width: 1
      description: TBSNAPS
    - !Field
      name: TBWOT
      bit_offset: 6
      bit_width: 1
      description: TBWOT
    - !Field
      name: TBMIE
      bit_offset: 5
      bit_width: 1
      description: TBMIE
    - !Field
      name: TBCDIR
      bit_offset: 4
      bit_width: 1
      description: TBCDIR
    - !Field
      name: TBAMS
      bit_offset: 3
      bit_width: 1
      description: TBAMS
    - !Field
      name: TBCM
      bit_offset: 2
      bit_width: 1
      description: TBCM
    - !Field
      name: TBMR
      bit_offset: 0
      bit_width: 2
      description: TBMR
  - !Register
    name: CTL
    addr: 0xc
    size_bits: 32
    description: Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBPWML
      bit_offset: 14
      bit_width: 1
      description: TBPWML
    - !Field
      name: TBEVENT
      bit_offset: 10
      bit_width: 2
      description: TBEVENT
    - !Field
      name: TBSTALL
      bit_offset: 9
      bit_width: 1
      description: TBSTALL
    - !Field
      name: TBEN
      bit_offset: 8
      bit_width: 1
      description: TBEN
    - !Field
      name: TAPWML
      bit_offset: 6
      bit_width: 1
      description: TAPWML
    - !Field
      name: RTCEN
      bit_offset: 4
      bit_width: 1
      description: RTCEN
    - !Field
      name: TAEVENT
      bit_offset: 2
      bit_width: 2
      description: TAEVENT
    - !Field
      name: TASTALL
      bit_offset: 1
      bit_width: 1
      description: TASTALL
    - !Field
      name: TAEN
      bit_offset: 0
      bit_width: 1
      description: TAEN
  - !Register
    name: SYNC
    addr: 0x10
    size_bits: 32
    description: 'Synch Register


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYNC3
      bit_offset: 6
      bit_width: 2
      description: SYNC3
    - !Field
      name: SYNC2
      bit_offset: 4
      bit_width: 2
      description: SYNC2
    - !Field
      name: SYNC1
      bit_offset: 2
      bit_width: 2
      description: SYNC1
    - !Field
      name: SYNC0
      bit_offset: 0
      bit_width: 2
      description: SYNC0
  - !Register
    name: IMR
    addr: 0x18
    size_bits: 32
    description: 'Interrupt Mask

      This register is used to enable the interrupts.

      Associated registers:

      RIS, MIS, ICLR


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUMIS
      bit_offset: 16
      bit_width: 1
      description: WUMIS
    - !Field
      name: DMABIM
      bit_offset: 13
      bit_width: 1
      description: DMABIM
    - !Field
      name: TBMIM
      bit_offset: 11
      bit_width: 1
      description: TBMIM
    - !Field
      name: CBEIM
      bit_offset: 10
      bit_width: 1
      description: CBEIM
    - !Field
      name: CBMIM
      bit_offset: 9
      bit_width: 1
      description: CBMIM
    - !Field
      name: TBTOIM
      bit_offset: 8
      bit_width: 1
      description: TBTOIM
    - !Field
      name: DMAAIM
      bit_offset: 5
      bit_width: 1
      description: DMAAIM
    - !Field
      name: TAMIM
      bit_offset: 4
      bit_width: 1
      description: TAMIM
    - !Field
      name: RTCIM
      bit_offset: 3
      bit_width: 1
      description: RTCIM
    - !Field
      name: CAEIM
      bit_offset: 2
      bit_width: 1
      description: CAEIM
    - !Field
      name: CAMIM
      bit_offset: 1
      bit_width: 1
      description: CAMIM
    - !Field
      name: TATOIM
      bit_offset: 0
      bit_width: 1
      description: TATOIM
  - !Register
    name: RIS
    addr: 0x1c
    size_bits: 32
    description: 'Raw Interrupt Status

      Associated registers:

      IMR, MIS, ICLR


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WURIS
      bit_offset: 16
      bit_width: 1
      description: WURIS
    - !Field
      name: DMABRIS
      bit_offset: 13
      bit_width: 1
      description: DMABRIS
    - !Field
      name: TBMRIS
      bit_offset: 11
      bit_width: 1
      description: TBMRIS
    - !Field
      name: CBERIS
      bit_offset: 10
      bit_width: 1
      description: CBERIS
    - !Field
      name: CBMRIS
      bit_offset: 9
      bit_width: 1
      description: CBMRIS
    - !Field
      name: TBTORIS
      bit_offset: 8
      bit_width: 1
      description: TBTORIS
    - !Field
      name: DMAARIS
      bit_offset: 5
      bit_width: 1
      description: DMAARIS
    - !Field
      name: TAMRIS
      bit_offset: 4
      bit_width: 1
      description: TAMRIS
    - !Field
      name: RTCRIS
      bit_offset: 3
      bit_width: 1
      description: RTCRIS
    - !Field
      name: CAERIS
      bit_offset: 2
      bit_width: 1
      description: CAERIS
    - !Field
      name: CAMRIS
      bit_offset: 1
      bit_width: 1
      description: CAMRIS
    - !Field
      name: TATORIS
      bit_offset: 0
      bit_width: 1
      description: TATORIS
  - !Register
    name: MIS
    addr: 0x20
    size_bits: 32
    description: 'Masked Interrupt Status

      Values are result of bitwise AND operation between RIS and IMR

      Assosciated clear register: ICLR


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WUMIS
      bit_offset: 16
      bit_width: 1
      description: WUMIS
    - !Field
      name: DMABMIS
      bit_offset: 13
      bit_width: 1
      description: DMABMIS
    - !Field
      name: TBMMIS
      bit_offset: 11
      bit_width: 1
      description: TBMMIS
    - !Field
      name: CBEMIS
      bit_offset: 10
      bit_width: 1
      description: CBEMIS
    - !Field
      name: CBMMIS
      bit_offset: 9
      bit_width: 1
      description: CBMMIS
    - !Field
      name: TBTOMIS
      bit_offset: 8
      bit_width: 1
      description: TBTOMIS
    - !Field
      name: DMAAMIS
      bit_offset: 5
      bit_width: 1
      description: DMAAMIS
    - !Field
      name: TAMMIS
      bit_offset: 4
      bit_width: 1
      description: TAMMIS
    - !Field
      name: RTCMIS
      bit_offset: 3
      bit_width: 1
      description: RTCMIS
    - !Field
      name: CAEMIS
      bit_offset: 2
      bit_width: 1
      description: CAEMIS
    - !Field
      name: CAMMIS
      bit_offset: 1
      bit_width: 1
      description: CAMMIS
    - !Field
      name: TATOMIS
      bit_offset: 0
      bit_width: 1
      description: TATOMIS
  - !Register
    name: ICLR
    addr: 0x24
    size_bits: 32
    description: 'Interrupt Clear

      This register is used to clear status bits in the RIS and MIS registers'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUECINT
      bit_offset: 16
      bit_width: 1
      description: WUECINT
    - !Field
      name: DMABINT
      bit_offset: 13
      bit_width: 1
      description: DMABINT
    - !Field
      name: TBMCINT
      bit_offset: 11
      bit_width: 1
      description: TBMCINT
    - !Field
      name: CBECINT
      bit_offset: 10
      bit_width: 1
      description: CBECINT
    - !Field
      name: CBMCINT
      bit_offset: 9
      bit_width: 1
      description: CBMCINT
    - !Field
      name: TBTOCINT
      bit_offset: 8
      bit_width: 1
      description: TBTOCINT
    - !Field
      name: DMAAINT
      bit_offset: 5
      bit_width: 1
      description: DMAAINT
    - !Field
      name: TAMCINT
      bit_offset: 4
      bit_width: 1
      description: TAMCINT
    - !Field
      name: RTCCINT
      bit_offset: 3
      bit_width: 1
      description: RTCCINT
    - !Field
      name: CAECINT
      bit_offset: 2
      bit_width: 1
      description: CAECINT
    - !Field
      name: CAMCINT
      bit_offset: 1
      bit_width: 1
      description: CAMCINT
    - !Field
      name: TATOCINT
      bit_offset: 0
      bit_width: 1
      description: TATOCINT
  - !Register
    name: TAILR
    addr: 0x28
    size_bits: 32
    description: Timer A Interval Load  Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAILR
      bit_offset: 0
      bit_width: 32
      description: TAILR
  - !Register
    name: TBILR
    addr: 0x2c
    size_bits: 32
    description: Timer B Interval Load  Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TBILR
      bit_offset: 0
      bit_width: 32
      description: TBILR
  - !Register
    name: TAMATCHR
    addr: 0x30
    size_bits: 32
    description: 'Timer A Match Register


      Interrupts can be generated when the timer value is equal to the value in this
      register in one-shot or periodic mode.


      In Edge-Count mode, this register along with TAILR, determines how many edge
      events are counted.

      The total number of edge events counted is equal to the value in TAILR minus
      this value.


      Note that in edge-count mode, when executing an up-count, the value of TAPR
      and TAILR must be greater than the value of TAPMR and TAMATCHR.


      In PWM mode, this value along with TAILR, determines the duty cycle of the output
      PWM signal.


      When a 16/32-bit GPT is configured to one of the 32-bit modes, TAMATCHR appears
      as a 32-bit register. (The upper 16-bits correspond to the contents TBMATCHR).


      In a 16-bit mode, the upper 16 bits of this register read as 0s and have no
      effect on the state of TBMATCHR.


      Note : This register is updated internally (takes effect) based on TAMR.TAMRSU

      '
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAMATCHR
      bit_offset: 0
      bit_width: 32
      description: TAMATCHR
  - !Register
    name: TBMATCHR
    addr: 0x34
    size_bits: 32
    description: "Timer B Match Register\n\n When a GPT is configured to one of the\
      \ 32-bit modes, the contents of bits 15:0 in this register are loaded into the\
      \ upper 16 bits of  TAMATCHR.\nReads from this register return the current match\
      \ value of Timer B and writes are ignored.\nIn a 16-bit mode, bits 15:0 are\
      \ used for the match value. Bits 31:16 are reserved in both cases.\n\nNote :\
      \ This register is updated internally (takes effect) based on TBMR.TBMRSU"
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TBMATCHR
      bit_offset: 0
      bit_width: 16
      description: TBMATCHR
  - !Register
    name: TAPR
    addr: 0x38
    size_bits: 32
    description: 'Timer A Pre-scale

      This register allows software to extend the range of the timers when they are
      used individually.

      When in one-shot or periodic down count modes, this register acts as a true
      prescaler for the timer counter.

      When acting as a true prescaler, the prescaler counts down to 0 before the value
      in TAR and TAV registers are incremented.

      In all other individual/split modes, this register is a linear extension of
      the upper range of the timer counter, holding bits 23:16 in the 16-bit modes
      of the 16/32-bit GPT.


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAPSR
      bit_offset: 0
      bit_width: 8
      description: TAPSR
  - !Register
    name: TBPR
    addr: 0x3c
    size_bits: 32
    description: 'Timer B Pre-scale

      This register allows software to extend the range of the timers when they are
      used individually.

      When in one-shot or periodic down count modes, this register acts as a true
      prescaler for the timer counter.

      When acting as a true prescaler, the prescaler counts down to 0 before the value
      in TBR and TBV registers are incremented.

      In all other individual/split modes, this register is a linear extension of
      the upper range of the timer counter, holding bits 23:16 in the 16-bit modes
      of the 16/32-bit GPT.


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBPSR
      bit_offset: 0
      bit_width: 8
      description: TBPSR
  - !Register
    name: TAPMR
    addr: 0x40
    size_bits: 32
    description: "Timer A Pre-scale Match\nThis register allows software to extend\
      \ the range of the TAMATCHR when used individually.  \n\n"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAPSMR
      bit_offset: 0
      bit_width: 8
      description: TAPSMR
  - !Register
    name: TBPMR
    addr: 0x44
    size_bits: 32
    description: "Timer B Pre-scale Match\nThis register allows software to extend\
      \ the range of the TBMATCHR when used individually.  \n\n"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBPSMR
      bit_offset: 0
      bit_width: 8
      description: TBPSMR
  - !Register
    name: TAR
    addr: 0x48
    size_bits: 32
    description: 'Timer A Register


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAR
      bit_offset: 0
      bit_width: 32
      description: TAR
  - !Register
    name: TBR
    addr: 0x4c
    size_bits: 32
    description: Timer B Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xffff
    fields:
    - !Field
      name: TBR
      bit_offset: 0
      bit_width: 32
      description: TBR
  - !Register
    name: TAV
    addr: 0x50
    size_bits: 32
    description: "Timer A Value \nThis register shows the current value of the free\
      \ running 16-bit Timer A. In the 32-bit mode"
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAV
      bit_offset: 0
      bit_width: 32
      description: TAV
  - !Register
    name: TBV
    addr: 0x54
    size_bits: 32
    description: "Timer B Value \nThis register shows the current value of the free\
      \ running 16-bit Timer B. Note: When the alternate timer clock (TIMCLK) is enabled,\
      \ a read of a timer value will return the current count  1. "
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TBV
      bit_offset: 0
      bit_width: 32
      description: TBV
  - !Register
    name: RTCPD
    addr: 0x58
    size_bits: 32
    description: "RTC Pre-divide Value \nThis register shows the current value of\
      \ the RTC pre-divider in RTC mode. Note: When the alternate timer clock (TIMCLK)\
      \ is enabled, a read of a timer value will return the current count  -1. "
    read_allowed: true
    write_allowed: false
    reset_value: 0x7fff
    fields:
    - !Field
      name: RTCPD
      bit_offset: 0
      bit_width: 16
      description: RTCPD
  - !Register
    name: TAPS
    addr: 0x5c
    size_bits: 32
    description: "Timer A Pre-scale Snap-shot \n\nBased on the value in the register\
      \ field TAMR.TAILD, this register is updated with the value from TAPR register\
      \ either on the next cycle or on the next timeout.\n\n\nThis register shows\
      \ the current value of the Timer A pre-scaler in the 16-bit mode. Note: When\
      \ the alternate timer clock (TIMCLK) is enabled a read of a timer value will\
      \ return the current count -1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSS
      bit_offset: 0
      bit_width: 8
      description: PSS
  - !Register
    name: TBPS
    addr: 0x60
    size_bits: 32
    description: "Timer B Pre-scale Snap-shot \n\nBased on the value in the register\
      \ field TBMR.TBILD, this register is updated with the value from TBPR register\
      \ either on the next cycle or on the next timeout.\n\nThis register shows the\
      \ current value of the Timer B pre-scaler in the 16-bit mode. Note: When the\
      \ alternate timer clock (TIMCLK) is enabled  a read of a timer value will return\
      \ the current count -1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSS
      bit_offset: 0
      bit_width: 8
      description: PSS
  - !Register
    name: TAPV
    addr: 0x64
    size_bits: 32
    description: "Timer A Pre-scale Value \nThis register shows the current value\
      \ of the Timer A free running pre-scaler in the 16-bit mode. Note: When the\
      \ alternate timer clock (TIMCLK) is enabled,  a read of a timer value will return\
      \ the current count  1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSV
      bit_offset: 0
      bit_width: 8
      description: PSV
  - !Register
    name: TBPV
    addr: 0x68
    size_bits: 32
    description: "Timer B Pre-scale Value \nThis register shows the current value\
      \ of the Timer B free running pre-scaler in the 16-bit mode. Note: When the\
      \ alternate timer clock (TIMCLK) is enabled, a read of a timer value will return\
      \ the current count-1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSV
      bit_offset: 0
      bit_width: 8
      description: PSV
  - !Register
    name: DMAEV
    addr: 0x6c
    size_bits: 32
    description: "DMA Event \nThis register allows software to enable/disable GPT\
      \ DMA trigger events. "
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBMDMAEN
      bit_offset: 11
      bit_width: 1
      description: TBMDMAEN
    - !Field
      name: CBEDMAEN
      bit_offset: 10
      bit_width: 1
      description: CBEDMAEN
    - !Field
      name: CBMDMAEN
      bit_offset: 9
      bit_width: 1
      description: CBMDMAEN
    - !Field
      name: TBTODMAEN
      bit_offset: 8
      bit_width: 1
      description: TBTODMAEN
    - !Field
      name: TAMDMAEN
      bit_offset: 4
      bit_width: 1
      description: TAMDMAEN
    - !Field
      name: RTCDMAEN
      bit_offset: 3
      bit_width: 1
      description: RTCDMAEN
    - !Field
      name: CAEDMAEN
      bit_offset: 2
      bit_width: 1
      description: CAEDMAEN
    - !Field
      name: CAMDMAEN
      bit_offset: 1
      bit_width: 1
      description: CAMDMAEN
    - !Field
      name: TATODMAEN
      bit_offset: 0
      bit_width: 1
      description: TATODMAEN
  - !Register
    name: VERSION
    addr: 0xfb0
    size_bits: 32
    description: 'Peripheral Version

      This register provides information regarding the GPT version'
    read_allowed: true
    write_allowed: false
    reset_value: 0x400
    fields:
    - !Field
      name: VERSION
      bit_offset: 0
      bit_width: 32
      description: VERSION
  - !Register
    name: ANDCCP
    addr: 0xfb4
    size_bits: 32
    description: 'Combined CCP Output

      This register is used to logically AND CCP output pairs for each timer'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCP_AND_EN
      bit_offset: 0
      bit_width: 1
      description: CCP_AND_EN
- !Module
  name: GPT3
  description: 'General Purpose Timer.


    '
  base_addr: 0x40013000
  size: 0x1000
  registers:
  - !Register
    name: CFG
    addr: 0x0
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CFG
      bit_offset: 0
      bit_width: 3
      description: CFG
  - !Register
    name: TAMR
    addr: 0x4
    size_bits: 32
    description: 'Timer A Mode


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCACT
      bit_offset: 13
      bit_width: 3
      description: TCACT
    - !Field
      name: TACINTD
      bit_offset: 12
      bit_width: 1
      description: TACINTD
    - !Field
      name: TAPLO
      bit_offset: 11
      bit_width: 1
      description: TAPLO
    - !Field
      name: TAMRSU
      bit_offset: 10
      bit_width: 1
      description: TAMRSU
    - !Field
      name: TAPWMIE
      bit_offset: 9
      bit_width: 1
      description: TAPWMIE
    - !Field
      name: TAILD
      bit_offset: 8
      bit_width: 1
      description: TAILD
    - !Field
      name: TASNAPS
      bit_offset: 7
      bit_width: 1
      description: TASNAPS
    - !Field
      name: TAWOT
      bit_offset: 6
      bit_width: 1
      description: TAWOT
    - !Field
      name: TAMIE
      bit_offset: 5
      bit_width: 1
      description: TAMIE
    - !Field
      name: TACDIR
      bit_offset: 4
      bit_width: 1
      description: TACDIR
    - !Field
      name: TAAMS
      bit_offset: 3
      bit_width: 1
      description: TAAMS
    - !Field
      name: TACM
      bit_offset: 2
      bit_width: 1
      description: TACM
    - !Field
      name: TAMR
      bit_offset: 0
      bit_width: 2
      description: TAMR
  - !Register
    name: TBMR
    addr: 0x8
    size_bits: 32
    description: 'Timer B Mode


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCACT
      bit_offset: 13
      bit_width: 3
      description: TCACT
    - !Field
      name: TBCINTD
      bit_offset: 12
      bit_width: 1
      description: TBCINTD
    - !Field
      name: TBPLO
      bit_offset: 11
      bit_width: 1
      description: TBPLO
    - !Field
      name: TBMRSU
      bit_offset: 10
      bit_width: 1
      description: TBMRSU
    - !Field
      name: TBPWMIE
      bit_offset: 9
      bit_width: 1
      description: TBPWMIE
    - !Field
      name: TBILD
      bit_offset: 8
      bit_width: 1
      description: TBILD
    - !Field
      name: TBSNAPS
      bit_offset: 7
      bit_width: 1
      description: TBSNAPS
    - !Field
      name: TBWOT
      bit_offset: 6
      bit_width: 1
      description: TBWOT
    - !Field
      name: TBMIE
      bit_offset: 5
      bit_width: 1
      description: TBMIE
    - !Field
      name: TBCDIR
      bit_offset: 4
      bit_width: 1
      description: TBCDIR
    - !Field
      name: TBAMS
      bit_offset: 3
      bit_width: 1
      description: TBAMS
    - !Field
      name: TBCM
      bit_offset: 2
      bit_width: 1
      description: TBCM
    - !Field
      name: TBMR
      bit_offset: 0
      bit_width: 2
      description: TBMR
  - !Register
    name: CTL
    addr: 0xc
    size_bits: 32
    description: Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBPWML
      bit_offset: 14
      bit_width: 1
      description: TBPWML
    - !Field
      name: TBEVENT
      bit_offset: 10
      bit_width: 2
      description: TBEVENT
    - !Field
      name: TBSTALL
      bit_offset: 9
      bit_width: 1
      description: TBSTALL
    - !Field
      name: TBEN
      bit_offset: 8
      bit_width: 1
      description: TBEN
    - !Field
      name: TAPWML
      bit_offset: 6
      bit_width: 1
      description: TAPWML
    - !Field
      name: RTCEN
      bit_offset: 4
      bit_width: 1
      description: RTCEN
    - !Field
      name: TAEVENT
      bit_offset: 2
      bit_width: 2
      description: TAEVENT
    - !Field
      name: TASTALL
      bit_offset: 1
      bit_width: 1
      description: TASTALL
    - !Field
      name: TAEN
      bit_offset: 0
      bit_width: 1
      description: TAEN
  - !Register
    name: SYNC
    addr: 0x10
    size_bits: 32
    description: 'Synch Register


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYNC3
      bit_offset: 6
      bit_width: 2
      description: SYNC3
    - !Field
      name: SYNC2
      bit_offset: 4
      bit_width: 2
      description: SYNC2
    - !Field
      name: SYNC1
      bit_offset: 2
      bit_width: 2
      description: SYNC1
    - !Field
      name: SYNC0
      bit_offset: 0
      bit_width: 2
      description: SYNC0
  - !Register
    name: IMR
    addr: 0x18
    size_bits: 32
    description: 'Interrupt Mask

      This register is used to enable the interrupts.

      Associated registers:

      RIS, MIS, ICLR


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUMIS
      bit_offset: 16
      bit_width: 1
      description: WUMIS
    - !Field
      name: DMABIM
      bit_offset: 13
      bit_width: 1
      description: DMABIM
    - !Field
      name: TBMIM
      bit_offset: 11
      bit_width: 1
      description: TBMIM
    - !Field
      name: CBEIM
      bit_offset: 10
      bit_width: 1
      description: CBEIM
    - !Field
      name: CBMIM
      bit_offset: 9
      bit_width: 1
      description: CBMIM
    - !Field
      name: TBTOIM
      bit_offset: 8
      bit_width: 1
      description: TBTOIM
    - !Field
      name: DMAAIM
      bit_offset: 5
      bit_width: 1
      description: DMAAIM
    - !Field
      name: TAMIM
      bit_offset: 4
      bit_width: 1
      description: TAMIM
    - !Field
      name: RTCIM
      bit_offset: 3
      bit_width: 1
      description: RTCIM
    - !Field
      name: CAEIM
      bit_offset: 2
      bit_width: 1
      description: CAEIM
    - !Field
      name: CAMIM
      bit_offset: 1
      bit_width: 1
      description: CAMIM
    - !Field
      name: TATOIM
      bit_offset: 0
      bit_width: 1
      description: TATOIM
  - !Register
    name: RIS
    addr: 0x1c
    size_bits: 32
    description: 'Raw Interrupt Status

      Associated registers:

      IMR, MIS, ICLR


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WURIS
      bit_offset: 16
      bit_width: 1
      description: WURIS
    - !Field
      name: DMABRIS
      bit_offset: 13
      bit_width: 1
      description: DMABRIS
    - !Field
      name: TBMRIS
      bit_offset: 11
      bit_width: 1
      description: TBMRIS
    - !Field
      name: CBERIS
      bit_offset: 10
      bit_width: 1
      description: CBERIS
    - !Field
      name: CBMRIS
      bit_offset: 9
      bit_width: 1
      description: CBMRIS
    - !Field
      name: TBTORIS
      bit_offset: 8
      bit_width: 1
      description: TBTORIS
    - !Field
      name: DMAARIS
      bit_offset: 5
      bit_width: 1
      description: DMAARIS
    - !Field
      name: TAMRIS
      bit_offset: 4
      bit_width: 1
      description: TAMRIS
    - !Field
      name: RTCRIS
      bit_offset: 3
      bit_width: 1
      description: RTCRIS
    - !Field
      name: CAERIS
      bit_offset: 2
      bit_width: 1
      description: CAERIS
    - !Field
      name: CAMRIS
      bit_offset: 1
      bit_width: 1
      description: CAMRIS
    - !Field
      name: TATORIS
      bit_offset: 0
      bit_width: 1
      description: TATORIS
  - !Register
    name: MIS
    addr: 0x20
    size_bits: 32
    description: 'Masked Interrupt Status

      Values are result of bitwise AND operation between RIS and IMR

      Assosciated clear register: ICLR


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WUMIS
      bit_offset: 16
      bit_width: 1
      description: WUMIS
    - !Field
      name: DMABMIS
      bit_offset: 13
      bit_width: 1
      description: DMABMIS
    - !Field
      name: TBMMIS
      bit_offset: 11
      bit_width: 1
      description: TBMMIS
    - !Field
      name: CBEMIS
      bit_offset: 10
      bit_width: 1
      description: CBEMIS
    - !Field
      name: CBMMIS
      bit_offset: 9
      bit_width: 1
      description: CBMMIS
    - !Field
      name: TBTOMIS
      bit_offset: 8
      bit_width: 1
      description: TBTOMIS
    - !Field
      name: DMAAMIS
      bit_offset: 5
      bit_width: 1
      description: DMAAMIS
    - !Field
      name: TAMMIS
      bit_offset: 4
      bit_width: 1
      description: TAMMIS
    - !Field
      name: RTCMIS
      bit_offset: 3
      bit_width: 1
      description: RTCMIS
    - !Field
      name: CAEMIS
      bit_offset: 2
      bit_width: 1
      description: CAEMIS
    - !Field
      name: CAMMIS
      bit_offset: 1
      bit_width: 1
      description: CAMMIS
    - !Field
      name: TATOMIS
      bit_offset: 0
      bit_width: 1
      description: TATOMIS
  - !Register
    name: ICLR
    addr: 0x24
    size_bits: 32
    description: 'Interrupt Clear

      This register is used to clear status bits in the RIS and MIS registers'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUECINT
      bit_offset: 16
      bit_width: 1
      description: WUECINT
    - !Field
      name: DMABINT
      bit_offset: 13
      bit_width: 1
      description: DMABINT
    - !Field
      name: TBMCINT
      bit_offset: 11
      bit_width: 1
      description: TBMCINT
    - !Field
      name: CBECINT
      bit_offset: 10
      bit_width: 1
      description: CBECINT
    - !Field
      name: CBMCINT
      bit_offset: 9
      bit_width: 1
      description: CBMCINT
    - !Field
      name: TBTOCINT
      bit_offset: 8
      bit_width: 1
      description: TBTOCINT
    - !Field
      name: DMAAINT
      bit_offset: 5
      bit_width: 1
      description: DMAAINT
    - !Field
      name: TAMCINT
      bit_offset: 4
      bit_width: 1
      description: TAMCINT
    - !Field
      name: RTCCINT
      bit_offset: 3
      bit_width: 1
      description: RTCCINT
    - !Field
      name: CAECINT
      bit_offset: 2
      bit_width: 1
      description: CAECINT
    - !Field
      name: CAMCINT
      bit_offset: 1
      bit_width: 1
      description: CAMCINT
    - !Field
      name: TATOCINT
      bit_offset: 0
      bit_width: 1
      description: TATOCINT
  - !Register
    name: TAILR
    addr: 0x28
    size_bits: 32
    description: Timer A Interval Load  Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAILR
      bit_offset: 0
      bit_width: 32
      description: TAILR
  - !Register
    name: TBILR
    addr: 0x2c
    size_bits: 32
    description: Timer B Interval Load  Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TBILR
      bit_offset: 0
      bit_width: 32
      description: TBILR
  - !Register
    name: TAMATCHR
    addr: 0x30
    size_bits: 32
    description: 'Timer A Match Register


      Interrupts can be generated when the timer value is equal to the value in this
      register in one-shot or periodic mode.


      In Edge-Count mode, this register along with TAILR, determines how many edge
      events are counted.

      The total number of edge events counted is equal to the value in TAILR minus
      this value.


      Note that in edge-count mode, when executing an up-count, the value of TAPR
      and TAILR must be greater than the value of TAPMR and TAMATCHR.


      In PWM mode, this value along with TAILR, determines the duty cycle of the output
      PWM signal.


      When a 16/32-bit GPT is configured to one of the 32-bit modes, TAMATCHR appears
      as a 32-bit register. (The upper 16-bits correspond to the contents TBMATCHR).


      In a 16-bit mode, the upper 16 bits of this register read as 0s and have no
      effect on the state of TBMATCHR.


      Note : This register is updated internally (takes effect) based on TAMR.TAMRSU

      '
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAMATCHR
      bit_offset: 0
      bit_width: 32
      description: TAMATCHR
  - !Register
    name: TBMATCHR
    addr: 0x34
    size_bits: 32
    description: "Timer B Match Register\n\n When a GPT is configured to one of the\
      \ 32-bit modes, the contents of bits 15:0 in this register are loaded into the\
      \ upper 16 bits of  TAMATCHR.\nReads from this register return the current match\
      \ value of Timer B and writes are ignored.\nIn a 16-bit mode, bits 15:0 are\
      \ used for the match value. Bits 31:16 are reserved in both cases.\n\nNote :\
      \ This register is updated internally (takes effect) based on TBMR.TBMRSU"
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TBMATCHR
      bit_offset: 0
      bit_width: 16
      description: TBMATCHR
  - !Register
    name: TAPR
    addr: 0x38
    size_bits: 32
    description: 'Timer A Pre-scale

      This register allows software to extend the range of the timers when they are
      used individually.

      When in one-shot or periodic down count modes, this register acts as a true
      prescaler for the timer counter.

      When acting as a true prescaler, the prescaler counts down to 0 before the value
      in TAR and TAV registers are incremented.

      In all other individual/split modes, this register is a linear extension of
      the upper range of the timer counter, holding bits 23:16 in the 16-bit modes
      of the 16/32-bit GPT.


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAPSR
      bit_offset: 0
      bit_width: 8
      description: TAPSR
  - !Register
    name: TBPR
    addr: 0x3c
    size_bits: 32
    description: 'Timer B Pre-scale

      This register allows software to extend the range of the timers when they are
      used individually.

      When in one-shot or periodic down count modes, this register acts as a true
      prescaler for the timer counter.

      When acting as a true prescaler, the prescaler counts down to 0 before the value
      in TBR and TBV registers are incremented.

      In all other individual/split modes, this register is a linear extension of
      the upper range of the timer counter, holding bits 23:16 in the 16-bit modes
      of the 16/32-bit GPT.


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBPSR
      bit_offset: 0
      bit_width: 8
      description: TBPSR
  - !Register
    name: TAPMR
    addr: 0x40
    size_bits: 32
    description: "Timer A Pre-scale Match\nThis register allows software to extend\
      \ the range of the TAMATCHR when used individually.  \n\n"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAPSMR
      bit_offset: 0
      bit_width: 8
      description: TAPSMR
  - !Register
    name: TBPMR
    addr: 0x44
    size_bits: 32
    description: "Timer B Pre-scale Match\nThis register allows software to extend\
      \ the range of the TBMATCHR when used individually.  \n\n"
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBPSMR
      bit_offset: 0
      bit_width: 8
      description: TBPSMR
  - !Register
    name: TAR
    addr: 0x48
    size_bits: 32
    description: 'Timer A Register


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAR
      bit_offset: 0
      bit_width: 32
      description: TAR
  - !Register
    name: TBR
    addr: 0x4c
    size_bits: 32
    description: Timer B Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xffff
    fields:
    - !Field
      name: TBR
      bit_offset: 0
      bit_width: 32
      description: TBR
  - !Register
    name: TAV
    addr: 0x50
    size_bits: 32
    description: "Timer A Value \nThis register shows the current value of the free\
      \ running 16-bit Timer A. In the 32-bit mode"
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TAV
      bit_offset: 0
      bit_width: 32
      description: TAV
  - !Register
    name: TBV
    addr: 0x54
    size_bits: 32
    description: "Timer B Value \nThis register shows the current value of the free\
      \ running 16-bit Timer B. Note: When the alternate timer clock (TIMCLK) is enabled,\
      \ a read of a timer value will return the current count  1. "
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: TBV
      bit_offset: 0
      bit_width: 32
      description: TBV
  - !Register
    name: RTCPD
    addr: 0x58
    size_bits: 32
    description: "RTC Pre-divide Value \nThis register shows the current value of\
      \ the RTC pre-divider in RTC mode. Note: When the alternate timer clock (TIMCLK)\
      \ is enabled, a read of a timer value will return the current count  -1. "
    read_allowed: true
    write_allowed: false
    reset_value: 0x7fff
    fields:
    - !Field
      name: RTCPD
      bit_offset: 0
      bit_width: 16
      description: RTCPD
  - !Register
    name: TAPS
    addr: 0x5c
    size_bits: 32
    description: "Timer A Pre-scale Snap-shot \n\nBased on the value in the register\
      \ field TAMR.TAILD, this register is updated with the value from TAPR register\
      \ either on the next cycle or on the next timeout.\n\n\nThis register shows\
      \ the current value of the Timer A pre-scaler in the 16-bit mode. Note: When\
      \ the alternate timer clock (TIMCLK) is enabled a read of a timer value will\
      \ return the current count -1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSS
      bit_offset: 0
      bit_width: 8
      description: PSS
  - !Register
    name: TBPS
    addr: 0x60
    size_bits: 32
    description: "Timer B Pre-scale Snap-shot \n\nBased on the value in the register\
      \ field TBMR.TBILD, this register is updated with the value from TBPR register\
      \ either on the next cycle or on the next timeout.\n\nThis register shows the\
      \ current value of the Timer B pre-scaler in the 16-bit mode. Note: When the\
      \ alternate timer clock (TIMCLK) is enabled  a read of a timer value will return\
      \ the current count -1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSS
      bit_offset: 0
      bit_width: 8
      description: PSS
  - !Register
    name: TAPV
    addr: 0x64
    size_bits: 32
    description: "Timer A Pre-scale Value \nThis register shows the current value\
      \ of the Timer A free running pre-scaler in the 16-bit mode. Note: When the\
      \ alternate timer clock (TIMCLK) is enabled,  a read of a timer value will return\
      \ the current count  1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSV
      bit_offset: 0
      bit_width: 8
      description: PSV
  - !Register
    name: TBPV
    addr: 0x68
    size_bits: 32
    description: "Timer B Pre-scale Value \nThis register shows the current value\
      \ of the Timer B free running pre-scaler in the 16-bit mode. Note: When the\
      \ alternate timer clock (TIMCLK) is enabled, a read of a timer value will return\
      \ the current count-1. "
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PSV
      bit_offset: 0
      bit_width: 8
      description: PSV
  - !Register
    name: DMAEV
    addr: 0x6c
    size_bits: 32
    description: "DMA Event \nThis register allows software to enable/disable GPT\
      \ DMA trigger events. "
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBMDMAEN
      bit_offset: 11
      bit_width: 1
      description: TBMDMAEN
    - !Field
      name: CBEDMAEN
      bit_offset: 10
      bit_width: 1
      description: CBEDMAEN
    - !Field
      name: CBMDMAEN
      bit_offset: 9
      bit_width: 1
      description: CBMDMAEN
    - !Field
      name: TBTODMAEN
      bit_offset: 8
      bit_width: 1
      description: TBTODMAEN
    - !Field
      name: TAMDMAEN
      bit_offset: 4
      bit_width: 1
      description: TAMDMAEN
    - !Field
      name: RTCDMAEN
      bit_offset: 3
      bit_width: 1
      description: RTCDMAEN
    - !Field
      name: CAEDMAEN
      bit_offset: 2
      bit_width: 1
      description: CAEDMAEN
    - !Field
      name: CAMDMAEN
      bit_offset: 1
      bit_width: 1
      description: CAMDMAEN
    - !Field
      name: TATODMAEN
      bit_offset: 0
      bit_width: 1
      description: TATODMAEN
  - !Register
    name: VERSION
    addr: 0xfb0
    size_bits: 32
    description: 'Peripheral Version

      This register provides information regarding the GPT version'
    read_allowed: true
    write_allowed: false
    reset_value: 0x400
    fields:
    - !Field
      name: VERSION
      bit_offset: 0
      bit_width: 32
      description: VERSION
  - !Register
    name: ANDCCP
    addr: 0xfb4
    size_bits: 32
    description: 'Combined CCP Output

      This register is used to logically AND CCP output pairs for each timer'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCP_AND_EN
      bit_offset: 0
      bit_width: 1
      description: CCP_AND_EN
- !Module
  name: I2C0
  description: 'I2CMaster/Slave Serial Controler


    '
  base_addr: 0x40002000
  size: 0x1000
  registers:
  - !Register
    name: SOAR
    addr: 0x0
    size_bits: 32
    description: 'Slave Own Address

      This register consists of seven address bits that identify this I2C device on
      the I2C bus.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OAR
      bit_offset: 0
      bit_width: 7
      description: OAR
  - !Register
    name: SSTAT
    addr: 0x4
    size_bits: 32
    description: "Slave Status \nNote: This register shares address with SCTL, meaning\
      \ that this register functions as a control register when written, and a status\
      \ register when read."
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FBR
      bit_offset: 2
      bit_width: 1
      description: FBR
    - !Field
      name: TREQ
      bit_offset: 1
      bit_width: 1
      description: TREQ
    - !Field
      name: RREQ
      bit_offset: 0
      bit_width: 1
      description: RREQ
  - !Register
    name: SCTL
    addr: 0x4
    size_bits: 32
    description: 'Slave Control

      Note: This register shares address with SSTAT, meaning that this register functions
      as a control register when written, and a status register when read.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: DA
      bit_offset: 0
      bit_width: 1
      description: DA
  - !Register
    name: SDR
    addr: 0x8
    size_bits: 32
    description: 'Slave Data

      This register contains the data to be transmitted when in the Slave Transmit
      state, and the data received when in the Slave Receive state.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: DATA
  - !Register
    name: SIMR
    addr: 0xc
    size_bits: 32
    description: 'Slave Interrupt Mask

      This register controls whether a raw interrupt is promoted to a controller interrupt.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPIM
      bit_offset: 2
      bit_width: 1
      description: STOPIM
    - !Field
      name: STARTIM
      bit_offset: 1
      bit_width: 1
      description: STARTIM
    - !Field
      name: DATAIM
      bit_offset: 0
      bit_width: 1
      description: DATAIM
  - !Register
    name: SRIS
    addr: 0x10
    size_bits: 32
    description: 'Slave Raw Interrupt Status

      This register shows the unmasked interrupt status.'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: STOPRIS
      bit_offset: 2
      bit_width: 1
      description: STOPRIS
    - !Field
      name: STARTRIS
      bit_offset: 1
      bit_width: 1
      description: STARTRIS
    - !Field
      name: DATARIS
      bit_offset: 0
      bit_width: 1
      description: DATARIS
  - !Register
    name: SMIS
    addr: 0x14
    size_bits: 32
    description: 'Slave Masked Interrupt Status

      This register show which interrupt is active (based on result from SRIS and
      SIMR).'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: STOPMIS
      bit_offset: 2
      bit_width: 1
      description: STOPMIS
    - !Field
      name: STARTMIS
      bit_offset: 1
      bit_width: 1
      description: STARTMIS
    - !Field
      name: DATAMIS
      bit_offset: 0
      bit_width: 1
      description: DATAMIS
  - !Register
    name: SICR
    addr: 0x18
    size_bits: 32
    description: 'Slave Interrupt Clear

      This register clears the raw interrupt SRIS.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: STOPIC
      bit_offset: 2
      bit_width: 1
      description: STOPIC
    - !Field
      name: STARTIC
      bit_offset: 1
      bit_width: 1
      description: STARTIC
    - !Field
      name: DATAIC
      bit_offset: 0
      bit_width: 1
      description: DATAIC
  - !Register
    name: MSA
    addr: 0x800
    size_bits: 32
    description: 'Master Salve Address

      This register contains seven address bits of the slave to be accessed by the
      master (a6-a0), and an RS bit determining if the next operation is a receive
      or transmit.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SA
      bit_offset: 1
      bit_width: 7
      description: SA
    - !Field
      name: RS
      bit_offset: 0
      bit_width: 1
      description: RS
  - !Register
    name: MSTAT
    addr: 0x804
    size_bits: 32
    description: 'Master Status


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0x20
    fields:
    - !Field
      name: BUSBSY
      bit_offset: 6
      bit_width: 1
      description: BUSBSY
    - !Field
      name: IDLE
      bit_offset: 5
      bit_width: 1
      description: IDLE
    - !Field
      name: ARBLST
      bit_offset: 4
      bit_width: 1
      description: ARBLST
    - !Field
      name: DATACK_N
      bit_offset: 3
      bit_width: 1
      description: DATACK_N
    - !Field
      name: ADRACK_N
      bit_offset: 2
      bit_width: 1
      description: ADRACK_N
    - !Field
      name: ERR
      bit_offset: 1
      bit_width: 1
      description: ERR
    - !Field
      name: BUSY
      bit_offset: 0
      bit_width: 1
      description: BUSY
  - !Register
    name: MCTRL
    addr: 0x804
    size_bits: 32
    description: "Master Control\n\nThis register accesses status bits when read and\
      \ control bits when written. When read, the status register indicates the state\
      \ of the I2C bus controller as stated in MSTAT. When written, the control register\
      \ configures the I2C controller operation.\n\nTo generate a single transmit\
      \ cycle, the I2C Master Slave Address (MSA) register is written with the desired\
      \ address, the MSA.RS bit is cleared, and this register is written with \n*\
      \ ACK=X (0 or 1), \n* STOP=1, \n* START=1, \n* RUN=1 \nto perform the operation\
      \ and stop. \nWhen the operation is completed (or aborted due an error), an\
      \ interrupt becomes active and the data may be read from the MDR register. "
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACK
      bit_offset: 3
      bit_width: 1
      description: ACK
    - !Field
      name: STOP
      bit_offset: 2
      bit_width: 1
      description: STOP
    - !Field
      name: START
      bit_offset: 1
      bit_width: 1
      description: START
    - !Field
      name: RUN
      bit_offset: 0
      bit_width: 1
      description: RUN
  - !Register
    name: MDR
    addr: 0x808
    size_bits: 32
    description: 'Master Data

      This register contains the data to be transmitted when in the Master Transmit
      state and the data received when in the Master Receive state.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: DATA
  - !Register
    name: MTPR
    addr: 0x80c
    size_bits: 32
    description: 'I2C Master Timer Period

      This register specifies the period of the SCL clock.'
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: TPR_7
      bit_offset: 7
      bit_width: 1
      description: TPR_7
    - !Field
      name: TPR
      bit_offset: 0
      bit_width: 7
      description: TPR
  - !Register
    name: MIMR
    addr: 0x810
    size_bits: 32
    description: 'Master Interrupt Mask

      This register controls whether a raw interrupt is promoted to a controller interrupt.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IM
      bit_offset: 0
      bit_width: 1
      description: IM
  - !Register
    name: MRIS
    addr: 0x814
    size_bits: 32
    description: 'Master Raw Interrupt Status

      This register show the unmasked interrupt status.'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RIS
      bit_offset: 0
      bit_width: 1
      description: RIS
  - !Register
    name: MMIS
    addr: 0x818
    size_bits: 32
    description: 'Master Masked Interrupt Status

      This register show which interrupt is active (based on result from MRIS and
      MIMR).'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MIS
      bit_offset: 0
      bit_width: 1
      description: MIS
  - !Register
    name: MICR
    addr: 0x81c
    size_bits: 32
    description: 'Master Interrupt Clear

      This register clears the raw and masked interrupt.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: IC
  - !Register
    name: MCR
    addr: 0x820
    size_bits: 32
    description: 'Master Configuration

      This register configures the mode (Master or Slave) and sets the interface for
      test mode loopback.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SFE
      bit_offset: 5
      bit_width: 1
      description: SFE
    - !Field
      name: MFE
      bit_offset: 4
      bit_width: 1
      description: MFE
    - !Field
      name: LPBK
      bit_offset: 0
      bit_width: 1
      description: LPBK
- !Module
  name: I2S0
  description: 'I2S Audio DMA module supporting formats I2S, LJF, RJF and DSP


    '
  base_addr: 0x40021000
  size: 0x1000
  registers:
  - !Register
    name: AIFWCLKSRC
    addr: 0x0
    size_bits: 32
    description: WCLK Source Selection
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WCLK_INV
      bit_offset: 2
      bit_width: 1
      description: WCLK_INV
    - !Field
      name: WCLK_SRC
      bit_offset: 0
      bit_width: 2
      description: WCLK_SRC
  - !Register
    name: AIFDMACFG
    addr: 0x4
    size_bits: 32
    description: DMA Buffer Size Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: END_FRAME_IDX
      bit_offset: 0
      bit_width: 8
      description: END_FRAME_IDX
  - !Register
    name: AIFDIRCFG
    addr: 0x8
    size_bits: 32
    description: Pin Direction
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD2
      bit_offset: 8
      bit_width: 2
      description: AD2
    - !Field
      name: AD1
      bit_offset: 4
      bit_width: 2
      description: AD1
    - !Field
      name: AD0
      bit_offset: 0
      bit_width: 2
      description: AD0
  - !Register
    name: AIFFMTCFG
    addr: 0xc
    size_bits: 32
    description: Serial Interface Format Configuration
    read_allowed: true
    write_allowed: true
    reset_value: 0x170
    fields:
    - !Field
      name: DATA_DELAY
      bit_offset: 8
      bit_width: 8
      description: DATA_DELAY
    - !Field
      name: MEM_LEN_24
      bit_offset: 7
      bit_width: 1
      description: MEM_LEN_24
    - !Field
      name: SMPL_EDGE
      bit_offset: 6
      bit_width: 1
      description: SMPL_EDGE
    - !Field
      name: DUAL_PHASE
      bit_offset: 5
      bit_width: 1
      description: DUAL_PHASE
    - !Field
      name: WORD_LEN
      bit_offset: 0
      bit_width: 5
      description: WORD_LEN
  - !Register
    name: AIFWMASK0
    addr: 0x10
    size_bits: 32
    description: Word Selection Bit Mask for Pin 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: MASK
      bit_offset: 0
      bit_width: 8
      description: MASK
  - !Register
    name: AIFWMASK1
    addr: 0x14
    size_bits: 32
    description: Word Selection Bit Mask for Pin 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: MASK
      bit_offset: 0
      bit_width: 8
      description: MASK
  - !Register
    name: AIFWMASK2
    addr: 0x18
    size_bits: 32
    description: 'Word Selection Bit Mask for Pin 2


      '
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: MASK
      bit_offset: 0
      bit_width: 8
      description: MASK
  - !Register
    name: AIFPWMVALUE
    addr: 0x1c
    size_bits: 32
    description: Audio Interface PWM Debug Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PULSE_WIDTH
      bit_offset: 0
      bit_width: 16
      description: PULSE_WIDTH
  - !Register
    name: AIFINPTRNEXT
    addr: 0x20
    size_bits: 32
    description: DMA Input Buffer Next Pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: PTR
  - !Register
    name: AIFINPTR
    addr: 0x24
    size_bits: 32
    description: DMA Input Buffer Current Pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: PTR
  - !Register
    name: AIFOUTPTRNEXT
    addr: 0x28
    size_bits: 32
    description: DMA Output Buffer Next Pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: PTR
  - !Register
    name: AIFOUTPTR
    addr: 0x2c
    size_bits: 32
    description: DMA Output Buffer Current Pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PTR
      bit_offset: 0
      bit_width: 32
      description: PTR
  - !Register
    name: STMPCTL
    addr: 0x34
    size_bits: 32
    description: SampleStaMP Generator Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT_RDY
      bit_offset: 2
      bit_width: 1
      description: OUT_RDY
    - !Field
      name: IN_RDY
      bit_offset: 1
      bit_width: 1
      description: IN_RDY
    - !Field
      name: STMP_EN
      bit_offset: 0
      bit_width: 1
      description: STMP_EN
  - !Register
    name: STMPXCNTCAPT0
    addr: 0x38
    size_bits: 32
    description: Captured XOSC Counter Value, Capture Channel 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPT_VALUE
      bit_offset: 0
      bit_width: 16
      description: CAPT_VALUE
  - !Register
    name: STMPXPER
    addr: 0x3c
    size_bits: 32
    description: XOSC Period Value
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 16
      description: VALUE
  - !Register
    name: STMPWCNTCAPT0
    addr: 0x40
    size_bits: 32
    description: Captured WCLK Counter Value, Capture Channel 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPT_VALUE
      bit_offset: 0
      bit_width: 16
      description: CAPT_VALUE
  - !Register
    name: STMPWPER
    addr: 0x44
    size_bits: 32
    description: WCLK Counter Period Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 16
      description: VALUE
  - !Register
    name: STMPINTRIG
    addr: 0x48
    size_bits: 32
    description: WCLK Counter Trigger Value for Input Pins
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IN_START_WCNT
      bit_offset: 0
      bit_width: 16
      description: IN_START_WCNT
  - !Register
    name: STMPOUTTRIG
    addr: 0x4c
    size_bits: 32
    description: WCLK Counter Trigger Value for Output Pins
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUT_START_WCNT
      bit_offset: 0
      bit_width: 16
      description: OUT_START_WCNT
  - !Register
    name: STMPWSET
    addr: 0x50
    size_bits: 32
    description: WCLK Counter Set Operation
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 16
      description: VALUE
  - !Register
    name: STMPWADD
    addr: 0x54
    size_bits: 32
    description: WCLK Counter Add Operation
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VALUE_INC
      bit_offset: 0
      bit_width: 16
      description: VALUE_INC
  - !Register
    name: STMPXPERMIN
    addr: 0x58
    size_bits: 32
    description: 'XOSC Minimum Period Value

      Minimum Value of STMPXPER'
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: VALUE
      bit_offset: 0
      bit_width: 16
      description: VALUE
  - !Register
    name: STMPWCNT
    addr: 0x5c
    size_bits: 32
    description: Current Value of WCNT
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CURR_VALUE
      bit_offset: 0
      bit_width: 16
      description: CURR_VALUE
  - !Register
    name: STMPXCNT
    addr: 0x60
    size_bits: 32
    description: Current Value of XCNT
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CURR_VALUE
      bit_offset: 0
      bit_width: 16
      description: CURR_VALUE
  - !Register
    name: STMPXCNTCAPT1
    addr: 0x64
    size_bits: 32
    description: Captured XOSC Counter Value, Capture Channel 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPT_VALUE
      bit_offset: 0
      bit_width: 16
      description: CAPT_VALUE
  - !Register
    name: STMPWCNTCAPT1
    addr: 0x68
    size_bits: 32
    description: Captured WCLK Counter Value, Capture Channel 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAPT_VALUE
      bit_offset: 0
      bit_width: 16
      description: CAPT_VALUE
  - !Register
    name: IRQMASK
    addr: 0x70
    size_bits: 32
    description: Masked Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AIF_DMA_IN
      bit_offset: 5
      bit_width: 1
      description: AIF_DMA_IN
    - !Field
      name: AIF_DMA_OUT
      bit_offset: 4
      bit_width: 1
      description: AIF_DMA_OUT
    - !Field
      name: WCLK_TIMEOUT
      bit_offset: 3
      bit_width: 1
      description: WCLK_TIMEOUT
    - !Field
      name: BUS_ERR
      bit_offset: 2
      bit_width: 1
      description: BUS_ERR
    - !Field
      name: WCLK_ERR
      bit_offset: 1
      bit_width: 1
      description: WCLK_ERR
    - !Field
      name: PTR_ERR
      bit_offset: 0
      bit_width: 1
      description: PTR_ERR
  - !Register
    name: IRQFLAGS
    addr: 0x74
    size_bits: 32
    description: Raw Interrupt Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: AIF_DMA_IN
      bit_offset: 5
      bit_width: 1
      description: AIF_DMA_IN
    - !Field
      name: AIF_DMA_OUT
      bit_offset: 4
      bit_width: 1
      description: AIF_DMA_OUT
    - !Field
      name: WCLK_TIMEOUT
      bit_offset: 3
      bit_width: 1
      description: WCLK_TIMEOUT
    - !Field
      name: BUS_ERR
      bit_offset: 2
      bit_width: 1
      description: BUS_ERR
    - !Field
      name: WCLK_ERR
      bit_offset: 1
      bit_width: 1
      description: WCLK_ERR
    - !Field
      name: PTR_ERR
      bit_offset: 0
      bit_width: 1
      description: PTR_ERR
  - !Register
    name: IRQSET
    addr: 0x78
    size_bits: 32
    description: Interrupt Set Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: AIF_DMA_IN
      bit_offset: 5
      bit_width: 1
      description: AIF_DMA_IN
    - !Field
      name: AIF_DMA_OUT
      bit_offset: 4
      bit_width: 1
      description: AIF_DMA_OUT
    - !Field
      name: WCLK_TIMEOUT
      bit_offset: 3
      bit_width: 1
      description: WCLK_TIMEOUT
    - !Field
      name: BUS_ERR
      bit_offset: 2
      bit_width: 1
      description: BUS_ERR
    - !Field
      name: WCLK_ERR
      bit_offset: 1
      bit_width: 1
      description: WCLK_ERR
    - !Field
      name: PTR_ERR
      bit_offset: 0
      bit_width: 1
      description: PTR_ERR
  - !Register
    name: IRQCLR
    addr: 0x7c
    size_bits: 32
    description: Interrupt Clear Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: AIF_DMA_IN
      bit_offset: 5
      bit_width: 1
      description: AIF_DMA_IN
    - !Field
      name: AIF_DMA_OUT
      bit_offset: 4
      bit_width: 1
      description: AIF_DMA_OUT
    - !Field
      name: WCLK_TIMEOUT
      bit_offset: 3
      bit_width: 1
      description: WCLK_TIMEOUT
    - !Field
      name: BUS_ERR
      bit_offset: 2
      bit_width: 1
      description: BUS_ERR
    - !Field
      name: WCLK_ERR
      bit_offset: 1
      bit_width: 1
      description: WCLK_ERR
    - !Field
      name: PTR_ERR
      bit_offset: 0
      bit_width: 1
      description: PTR_ERR
- !Module
  name: IOC
  description: 'IO Controller (IOC) - configures all the DIOs and resides in the MCU
    domain.


    '
  base_addr: 0x40081000
  size: 0x1000
  registers:
  - !Register
    name: IOCFG0
    addr: 0x0
    size_bits: 32
    description: Configuration of DIO0
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG1
    addr: 0x4
    size_bits: 32
    description: Configuration of DIO1
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG2
    addr: 0x8
    size_bits: 32
    description: Configuration of DIO2
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG3
    addr: 0xc
    size_bits: 32
    description: Configuration of DIO3
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG4
    addr: 0x10
    size_bits: 32
    description: Configuration of DIO4
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG5
    addr: 0x14
    size_bits: 32
    description: Configuration of DIO5
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG6
    addr: 0x18
    size_bits: 32
    description: Configuration of DIO6
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG7
    addr: 0x1c
    size_bits: 32
    description: Configuration of DIO7
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG8
    addr: 0x20
    size_bits: 32
    description: Configuration of DIO8
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG9
    addr: 0x24
    size_bits: 32
    description: Configuration of DIO9
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG10
    addr: 0x28
    size_bits: 32
    description: Configuration of DIO10
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG11
    addr: 0x2c
    size_bits: 32
    description: Configuration of DIO11
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG12
    addr: 0x30
    size_bits: 32
    description: Configuration of DIO12
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG13
    addr: 0x34
    size_bits: 32
    description: Configuration of DIO13
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG14
    addr: 0x38
    size_bits: 32
    description: Configuration of DIO14
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG15
    addr: 0x3c
    size_bits: 32
    description: Configuration of DIO15
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG16
    addr: 0x40
    size_bits: 32
    description: Configuration of DIO16
    read_allowed: true
    write_allowed: true
    reset_value: 0x86000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG17
    addr: 0x44
    size_bits: 32
    description: Configuration of DIO17
    read_allowed: true
    write_allowed: true
    reset_value: 0x8000006000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG18
    addr: 0x48
    size_bits: 32
    description: Configuration of DIO18
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG19
    addr: 0x4c
    size_bits: 32
    description: Configuration of DIO19
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG20
    addr: 0x50
    size_bits: 32
    description: Configuration of DIO20
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG21
    addr: 0x54
    size_bits: 32
    description: Configuration of DIO21
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG22
    addr: 0x58
    size_bits: 32
    description: Configuration of DIO22
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG23
    addr: 0x5c
    size_bits: 32
    description: Configuration of DIO23
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG24
    addr: 0x60
    size_bits: 32
    description: Configuration of DIO24
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG25
    addr: 0x64
    size_bits: 32
    description: Configuration of DIO25
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG26
    addr: 0x68
    size_bits: 32
    description: Configuration of DIO26
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG27
    addr: 0x6c
    size_bits: 32
    description: Configuration of DIO27
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG28
    addr: 0x70
    size_bits: 32
    description: Configuration of DIO28
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG29
    addr: 0x74
    size_bits: 32
    description: Configuration of DIO29
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG30
    addr: 0x78
    size_bits: 32
    description: Configuration of DIO30
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
  - !Register
    name: IOCFG31
    addr: 0x7c
    size_bits: 32
    description: Configuration of DIO31
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: HYST_EN
      bit_offset: 30
      bit_width: 1
      description: HYST_EN
    - !Field
      name: IE
      bit_offset: 29
      bit_width: 1
      description: IE
    - !Field
      name: WU_CFG
      bit_offset: 27
      bit_width: 2
      description: WU_CFG
    - !Field
      name: IOMODE
      bit_offset: 24
      bit_width: 3
      description: IOMODE
    - !Field
      name: EDGE_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: EDGE_IRQ_EN
    - !Field
      name: EDGE_DET
      bit_offset: 16
      bit_width: 2
      description: EDGE_DET
    - !Field
      name: PULL_CTL
      bit_offset: 13
      bit_width: 2
      description: PULL_CTL
    - !Field
      name: SLEW_RED
      bit_offset: 12
      bit_width: 1
      description: SLEW_RED
    - !Field
      name: IOCURR
      bit_offset: 10
      bit_width: 2
      description: IOCURR
    - !Field
      name: IOSTR
      bit_offset: 8
      bit_width: 2
      description: IOSTR
    - !Field
      name: PORT_ID
      bit_offset: 0
      bit_width: 6
      description: PORT_ID
- !Module
  name: PRCM
  description: 'Power, Reset and Clock Management


    '
  base_addr: 0x40082000
  size: 0x1000
  registers:
  - !Register
    name: INFRCLKDIVR
    addr: 0x0
    size_bits: 32
    description: Infrastructure Clock Division Factor For Run Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RATIO
      bit_offset: 0
      bit_width: 2
      description: RATIO
  - !Register
    name: INFRCLKDIVS
    addr: 0x4
    size_bits: 32
    description: Infrastructure Clock Division Factor For Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RATIO
      bit_offset: 0
      bit_width: 2
      description: RATIO
  - !Register
    name: INFRCLKDIVDS
    addr: 0x8
    size_bits: 32
    description: Infrastructure Clock Division Factor For DeepSleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RATIO
      bit_offset: 0
      bit_width: 2
      description: RATIO
  - !Register
    name: VDCTL
    addr: 0xc
    size_bits: 32
    description: MCU Voltage Domain Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCU_VD
      bit_offset: 2
      bit_width: 1
      description: MCU_VD
    - !Field
      name: ULDO
      bit_offset: 0
      bit_width: 1
      description: ULDO
  - !Register
    name: CLKLOADCTL
    addr: 0x28
    size_bits: 32
    description: Clock Load Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: LOAD_DONE
      bit_offset: 1
      bit_width: 1
      description: LOAD_DONE
    - !Field
      name: LOAD
      bit_offset: 0
      bit_width: 1
      description: LOAD
  - !Register
    name: RFCCLKG
    addr: 0x2c
    size_bits: 32
    description: RFC Clock Gate
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CLK_EN
  - !Register
    name: VIMSCLKG
    addr: 0x30
    size_bits: 32
    description: VIMS Clock Gate
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 2
      description: CLK_EN
  - !Register
    name: SECDMACLKGR
    addr: 0x3c
    size_bits: 32
    description: TRNG, CRYPTO And UDMA Clock Gate For Run Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA_CLK_EN
      bit_offset: 8
      bit_width: 1
      description: DMA_CLK_EN
    - !Field
      name: TRNG_CLK_EN
      bit_offset: 1
      bit_width: 1
      description: TRNG_CLK_EN
    - !Field
      name: CRYPTO_CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CRYPTO_CLK_EN
  - !Register
    name: SECDMACLKGS
    addr: 0x40
    size_bits: 32
    description: TRNG, CRYPTO And UDMA Clock Gate For Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA_CLK_EN
      bit_offset: 8
      bit_width: 1
      description: DMA_CLK_EN
    - !Field
      name: TRNG_CLK_EN
      bit_offset: 1
      bit_width: 1
      description: TRNG_CLK_EN
    - !Field
      name: CRYPTO_CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CRYPTO_CLK_EN
  - !Register
    name: SECDMACLKGDS
    addr: 0x44
    size_bits: 32
    description: TRNG, CRYPTO And UDMA Clock Gate For Deep Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA_CLK_EN
      bit_offset: 8
      bit_width: 1
      description: DMA_CLK_EN
    - !Field
      name: TRNG_CLK_EN
      bit_offset: 1
      bit_width: 1
      description: TRNG_CLK_EN
    - !Field
      name: CRYPTO_CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CRYPTO_CLK_EN
  - !Register
    name: GPIOCLKGR
    addr: 0x48
    size_bits: 32
    description: GPIO Clock Gate For Run Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CLK_EN
  - !Register
    name: GPIOCLKGS
    addr: 0x4c
    size_bits: 32
    description: GPIO Clock Gate For Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CLK_EN
  - !Register
    name: GPIOCLKGDS
    addr: 0x50
    size_bits: 32
    description: GPIO Clock Gate For Deep Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CLK_EN
  - !Register
    name: GPTCLKGR
    addr: 0x54
    size_bits: 32
    description: GPT Clock Gate For Run Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 4
      description: CLK_EN
  - !Register
    name: GPTCLKGS
    addr: 0x58
    size_bits: 32
    description: GPT Clock Gate For Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 4
      description: CLK_EN
  - !Register
    name: GPTCLKGDS
    addr: 0x5c
    size_bits: 32
    description: GPT Clock Gate For Deep Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 4
      description: CLK_EN
  - !Register
    name: I2CCLKGR
    addr: 0x60
    size_bits: 32
    description: I2C Clock Gate For Run Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CLK_EN
  - !Register
    name: I2CCLKGS
    addr: 0x64
    size_bits: 32
    description: I2C Clock Gate For Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CLK_EN
  - !Register
    name: I2CCLKGDS
    addr: 0x68
    size_bits: 32
    description: I2C Clock Gate For Deep Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CLK_EN
  - !Register
    name: UARTCLKGR
    addr: 0x6c
    size_bits: 32
    description: UART Clock Gate For Run Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CLK_EN
  - !Register
    name: UARTCLKGS
    addr: 0x70
    size_bits: 32
    description: UART Clock Gate For Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CLK_EN
  - !Register
    name: UARTCLKGDS
    addr: 0x74
    size_bits: 32
    description: UART Clock Gate For Deep Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CLK_EN
  - !Register
    name: SSICLKGR
    addr: 0x78
    size_bits: 32
    description: SSI Clock Gate For Run Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 2
      description: CLK_EN
  - !Register
    name: SSICLKGS
    addr: 0x7c
    size_bits: 32
    description: SSI Clock Gate For Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 2
      description: CLK_EN
  - !Register
    name: SSICLKGDS
    addr: 0x80
    size_bits: 32
    description: SSI Clock Gate For Deep Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 2
      description: CLK_EN
  - !Register
    name: I2SCLKGR
    addr: 0x84
    size_bits: 32
    description: I2S Clock Gate For Run Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CLK_EN
  - !Register
    name: I2SCLKGS
    addr: 0x88
    size_bits: 32
    description: I2S Clock Gate For Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CLK_EN
  - !Register
    name: I2SCLKGDS
    addr: 0x8c
    size_bits: 32
    description: I2S Clock Gate For Deep Sleep Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_EN
      bit_offset: 0
      bit_width: 1
      description: CLK_EN
  - !Register
    name: CPUCLKDIV
    addr: 0xb8
    size_bits: 32
    description: Internal. Only to be used through TI provided API.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RATIO
      bit_offset: 0
      bit_width: 1
      description: RATIO
  - !Register
    name: I2SBCLKSEL
    addr: 0xc8
    size_bits: 32
    description: I2S Clock Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRC
      bit_offset: 0
      bit_width: 1
      description: SRC
  - !Register
    name: GPTCLKDIV
    addr: 0xcc
    size_bits: 32
    description: GPT Scalar
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RATIO
      bit_offset: 0
      bit_width: 4
      description: RATIO
  - !Register
    name: I2SCLKCTL
    addr: 0xd0
    size_bits: 32
    description: I2S Clock Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SMPL_ON_POSEDGE
      bit_offset: 3
      bit_width: 1
      description: SMPL_ON_POSEDGE
    - !Field
      name: WCLK_PHASE
      bit_offset: 1
      bit_width: 2
      description: WCLK_PHASE
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: EN
  - !Register
    name: I2SMCLKDIV
    addr: 0xd4
    size_bits: 32
    description: MCLK Division Ratio
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MDIV
      bit_offset: 0
      bit_width: 10
      description: MDIV
  - !Register
    name: I2SBCLKDIV
    addr: 0xd8
    size_bits: 32
    description: BCLK Division Ratio
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BDIV
      bit_offset: 0
      bit_width: 10
      description: BDIV
  - !Register
    name: I2SWCLKDIV
    addr: 0xdc
    size_bits: 32
    description: WCLK Division Ratio
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WDIV
      bit_offset: 0
      bit_width: 16
      description: WDIV
  - !Register
    name: SWRESET
    addr: 0x10c
    size_bits: 32
    description: SW Initiated Resets
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCU
      bit_offset: 2
      bit_width: 1
      description: MCU
  - !Register
    name: WARMRESET
    addr: 0x110
    size_bits: 32
    description: WARM Reset Control And Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WR_TO_PINRESET
      bit_offset: 2
      bit_width: 1
      description: WR_TO_PINRESET
    - !Field
      name: LOCKUP_STAT
      bit_offset: 1
      bit_width: 1
      description: LOCKUP_STAT
    - !Field
      name: WDT_STAT
      bit_offset: 0
      bit_width: 1
      description: WDT_STAT
  - !Register
    name: PDCTL0
    addr: 0x12c
    size_bits: 32
    description: Power Domain Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PERIPH_ON
      bit_offset: 2
      bit_width: 1
      description: PERIPH_ON
    - !Field
      name: SERIAL_ON
      bit_offset: 1
      bit_width: 1
      description: SERIAL_ON
    - !Field
      name: RFC_ON
      bit_offset: 0
      bit_width: 1
      description: RFC_ON
  - !Register
    name: PDCTL0RFC
    addr: 0x130
    size_bits: 32
    description: RFC Power Domain Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: 'ON'
      bit_offset: 0
      bit_width: 1
      description: 'ON'
  - !Register
    name: PDCTL0SERIAL
    addr: 0x134
    size_bits: 32
    description: SERIAL Power Domain Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: 'ON'
      bit_offset: 0
      bit_width: 1
      description: 'ON'
  - !Register
    name: PDCTL0PERIPH
    addr: 0x138
    size_bits: 32
    description: PERIPH Power Domain Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: 'ON'
      bit_offset: 0
      bit_width: 1
      description: 'ON'
  - !Register
    name: PDSTAT0
    addr: 0x140
    size_bits: 32
    description: Power Domain Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPH_ON
      bit_offset: 2
      bit_width: 1
      description: PERIPH_ON
    - !Field
      name: SERIAL_ON
      bit_offset: 1
      bit_width: 1
      description: SERIAL_ON
    - !Field
      name: RFC_ON
      bit_offset: 0
      bit_width: 1
      description: RFC_ON
  - !Register
    name: PDSTAT0RFC
    addr: 0x144
    size_bits: 32
    description: RFC Power Domain Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: 'ON'
      bit_offset: 0
      bit_width: 1
      description: 'ON'
  - !Register
    name: PDSTAT0SERIAL
    addr: 0x148
    size_bits: 32
    description: SERIAL Power Domain Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: 'ON'
      bit_offset: 0
      bit_width: 1
      description: 'ON'
  - !Register
    name: PDSTAT0PERIPH
    addr: 0x14c
    size_bits: 32
    description: PERIPH Power Domain Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: 'ON'
      bit_offset: 0
      bit_width: 1
      description: 'ON'
  - !Register
    name: PDCTL1
    addr: 0x17c
    size_bits: 32
    description: Power Domain Control
    read_allowed: true
    write_allowed: true
    reset_value: 0xa
    fields:
    - !Field
      name: VIMS_MODE
      bit_offset: 3
      bit_width: 1
      description: VIMS_MODE
    - !Field
      name: RFC_ON
      bit_offset: 2
      bit_width: 1
      description: RFC_ON
    - !Field
      name: CPU_ON
      bit_offset: 1
      bit_width: 1
      description: CPU_ON
  - !Register
    name: PDCTL1CPU
    addr: 0x184
    size_bits: 32
    description: CPU Power Domain Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: 'ON'
      bit_offset: 0
      bit_width: 1
      description: 'ON'
  - !Register
    name: PDCTL1RFC
    addr: 0x188
    size_bits: 32
    description: RFC Power Domain Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: 'ON'
      bit_offset: 0
      bit_width: 1
      description: 'ON'
  - !Register
    name: PDCTL1VIMS
    addr: 0x18c
    size_bits: 32
    description: VIMS Power Domain Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: 'ON'
      bit_offset: 0
      bit_width: 1
      description: 'ON'
  - !Register
    name: PDSTAT1
    addr: 0x194
    size_bits: 32
    description: Power Domain Status
    read_allowed: true
    write_allowed: false
    reset_value: 0x1a
    fields:
    - !Field
      name: BUS_ON
      bit_offset: 4
      bit_width: 1
      description: BUS_ON
    - !Field
      name: VIMS_MODE
      bit_offset: 3
      bit_width: 1
      description: VIMS_MODE
    - !Field
      name: RFC_ON
      bit_offset: 2
      bit_width: 1
      description: RFC_ON
    - !Field
      name: CPU_ON
      bit_offset: 1
      bit_width: 1
      description: CPU_ON
  - !Register
    name: PDSTAT1BUS
    addr: 0x198
    size_bits: 32
    description: BUS Power Domain Status
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: 'ON'
      bit_offset: 0
      bit_width: 1
      description: 'ON'
  - !Register
    name: PDSTAT1RFC
    addr: 0x19c
    size_bits: 32
    description: RFC Power Domain Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: 'ON'
      bit_offset: 0
      bit_width: 1
      description: 'ON'
  - !Register
    name: PDSTAT1CPU
    addr: 0x1a0
    size_bits: 32
    description: CPU Power Domain Status
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: 'ON'
      bit_offset: 0
      bit_width: 1
      description: 'ON'
  - !Register
    name: PDSTAT1VIMS
    addr: 0x1a4
    size_bits: 32
    description: VIMS Power Domain Status
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: 'ON'
      bit_offset: 0
      bit_width: 1
      description: 'ON'
  - !Register
    name: RFCMODESEL
    addr: 0x1d0
    size_bits: 32
    description: Selected RFC Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CURR
      bit_offset: 0
      bit_width: 3
      description: CURR
  - !Register
    name: RAMRETEN
    addr: 0x224
    size_bits: 32
    description: Memory Retention Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: RFC
      bit_offset: 2
      bit_width: 1
      description: RFC
    - !Field
      name: VIMS
      bit_offset: 0
      bit_width: 2
      description: VIMS
- !Module
  name: RFC_DBELL
  description: RF Core Doorbell
  base_addr: 0x40041000
  size: 0x40
  registers:
  - !Register
    name: CMDR
    addr: 0x0
    size_bits: 32
    description: Doorbell Command Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CMD
      bit_offset: 0
      bit_width: 32
      description: CMD
  - !Register
    name: CMDSTA
    addr: 0x4
    size_bits: 32
    description: Doorbell Command Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 32
      description: STAT
  - !Register
    name: RFHWIFG
    addr: 0x8
    size_bits: 32
    description: Interrupt Flags From RF Hardware Modules
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RATCH7
      bit_offset: 19
      bit_width: 1
      description: RATCH7
    - !Field
      name: RATCH6
      bit_offset: 18
      bit_width: 1
      description: RATCH6
    - !Field
      name: RATCH5
      bit_offset: 17
      bit_width: 1
      description: RATCH5
    - !Field
      name: RATCH4
      bit_offset: 16
      bit_width: 1
      description: RATCH4
    - !Field
      name: RATCH3
      bit_offset: 15
      bit_width: 1
      description: RATCH3
    - !Field
      name: RATCH2
      bit_offset: 14
      bit_width: 1
      description: RATCH2
    - !Field
      name: RATCH1
      bit_offset: 13
      bit_width: 1
      description: RATCH1
    - !Field
      name: RATCH0
      bit_offset: 12
      bit_width: 1
      description: RATCH0
    - !Field
      name: RFESOFT2
      bit_offset: 11
      bit_width: 1
      description: RFESOFT2
    - !Field
      name: RFESOFT1
      bit_offset: 10
      bit_width: 1
      description: RFESOFT1
    - !Field
      name: RFESOFT0
      bit_offset: 9
      bit_width: 1
      description: RFESOFT0
    - !Field
      name: RFEDONE
      bit_offset: 8
      bit_width: 1
      description: RFEDONE
    - !Field
      name: TRCTK
      bit_offset: 6
      bit_width: 1
      description: TRCTK
    - !Field
      name: MDMSOFT
      bit_offset: 5
      bit_width: 1
      description: MDMSOFT
    - !Field
      name: MDMOUT
      bit_offset: 4
      bit_width: 1
      description: MDMOUT
    - !Field
      name: MDMIN
      bit_offset: 3
      bit_width: 1
      description: MDMIN
    - !Field
      name: MDMDONE
      bit_offset: 2
      bit_width: 1
      description: MDMDONE
    - !Field
      name: FSCA
      bit_offset: 1
      bit_width: 1
      description: FSCA
  - !Register
    name: RFHWIEN
    addr: 0xc
    size_bits: 32
    description: Interrupt Enable For RF Hardware Modules
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RATCH7
      bit_offset: 19
      bit_width: 1
      description: RATCH7
    - !Field
      name: RATCH6
      bit_offset: 18
      bit_width: 1
      description: RATCH6
    - !Field
      name: RATCH5
      bit_offset: 17
      bit_width: 1
      description: RATCH5
    - !Field
      name: RATCH4
      bit_offset: 16
      bit_width: 1
      description: RATCH4
    - !Field
      name: RATCH3
      bit_offset: 15
      bit_width: 1
      description: RATCH3
    - !Field
      name: RATCH2
      bit_offset: 14
      bit_width: 1
      description: RATCH2
    - !Field
      name: RATCH1
      bit_offset: 13
      bit_width: 1
      description: RATCH1
    - !Field
      name: RATCH0
      bit_offset: 12
      bit_width: 1
      description: RATCH0
    - !Field
      name: RFESOFT2
      bit_offset: 11
      bit_width: 1
      description: RFESOFT2
    - !Field
      name: RFESOFT1
      bit_offset: 10
      bit_width: 1
      description: RFESOFT1
    - !Field
      name: RFESOFT0
      bit_offset: 9
      bit_width: 1
      description: RFESOFT0
    - !Field
      name: RFEDONE
      bit_offset: 8
      bit_width: 1
      description: RFEDONE
    - !Field
      name: TRCTK
      bit_offset: 6
      bit_width: 1
      description: TRCTK
    - !Field
      name: MDMSOFT
      bit_offset: 5
      bit_width: 1
      description: MDMSOFT
    - !Field
      name: MDMOUT
      bit_offset: 4
      bit_width: 1
      description: MDMOUT
    - !Field
      name: MDMIN
      bit_offset: 3
      bit_width: 1
      description: MDMIN
    - !Field
      name: MDMDONE
      bit_offset: 2
      bit_width: 1
      description: MDMDONE
    - !Field
      name: FSCA
      bit_offset: 1
      bit_width: 1
      description: FSCA
  - !Register
    name: RFCPEIFG
    addr: 0x10
    size_bits: 32
    description: Interrupt Flags For Command and Packet Engine Generated Interrupts
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTERNAL_ERROR
      bit_offset: 31
      bit_width: 1
      description: INTERNAL_ERROR
    - !Field
      name: BOOT_DONE
      bit_offset: 30
      bit_width: 1
      description: BOOT_DONE
    - !Field
      name: MODULES_UNLOCKED
      bit_offset: 29
      bit_width: 1
      description: MODULES_UNLOCKED
    - !Field
      name: SYNTH_NO_LOCK
      bit_offset: 28
      bit_width: 1
      description: SYNTH_NO_LOCK
    - !Field
      name: IRQ27
      bit_offset: 27
      bit_width: 1
      description: IRQ27
    - !Field
      name: RX_ABORTED
      bit_offset: 26
      bit_width: 1
      description: RX_ABORTED
    - !Field
      name: RX_N_DATA_WRITTEN
      bit_offset: 25
      bit_width: 1
      description: RX_N_DATA_WRITTEN
    - !Field
      name: RX_DATA_WRITTEN
      bit_offset: 24
      bit_width: 1
      description: RX_DATA_WRITTEN
    - !Field
      name: RX_ENTRY_DONE
      bit_offset: 23
      bit_width: 1
      description: RX_ENTRY_DONE
    - !Field
      name: RX_BUF_FULL
      bit_offset: 22
      bit_width: 1
      description: RX_BUF_FULL
    - !Field
      name: RX_CTRL_ACK
      bit_offset: 21
      bit_width: 1
      description: RX_CTRL_ACK
    - !Field
      name: RX_CTRL
      bit_offset: 20
      bit_width: 1
      description: RX_CTRL
    - !Field
      name: RX_EMPTY
      bit_offset: 19
      bit_width: 1
      description: RX_EMPTY
    - !Field
      name: RX_IGNORED
      bit_offset: 18
      bit_width: 1
      description: RX_IGNORED
    - !Field
      name: RX_NOK
      bit_offset: 17
      bit_width: 1
      description: RX_NOK
    - !Field
      name: RX_OK
      bit_offset: 16
      bit_width: 1
      description: RX_OK
    - !Field
      name: IRQ15
      bit_offset: 15
      bit_width: 1
      description: IRQ15
    - !Field
      name: IRQ14
      bit_offset: 14
      bit_width: 1
      description: IRQ14
    - !Field
      name: IRQ13
      bit_offset: 13
      bit_width: 1
      description: IRQ13
    - !Field
      name: IRQ12
      bit_offset: 12
      bit_width: 1
      description: IRQ12
    - !Field
      name: TX_BUFFER_CHANGED
      bit_offset: 11
      bit_width: 1
      description: TX_BUFFER_CHANGED
    - !Field
      name: TX_ENTRY_DONE
      bit_offset: 10
      bit_width: 1
      description: TX_ENTRY_DONE
    - !Field
      name: TX_RETRANS
      bit_offset: 9
      bit_width: 1
      description: TX_RETRANS
    - !Field
      name: TX_CTRL_ACK_ACK
      bit_offset: 8
      bit_width: 1
      description: TX_CTRL_ACK_ACK
    - !Field
      name: TX_CTRL_ACK
      bit_offset: 7
      bit_width: 1
      description: TX_CTRL_ACK
    - !Field
      name: TX_CTRL
      bit_offset: 6
      bit_width: 1
      description: TX_CTRL
    - !Field
      name: TX_ACK
      bit_offset: 5
      bit_width: 1
      description: TX_ACK
    - !Field
      name: TX_DONE
      bit_offset: 4
      bit_width: 1
      description: TX_DONE
    - !Field
      name: LAST_FG_COMMAND_DONE
      bit_offset: 3
      bit_width: 1
      description: LAST_FG_COMMAND_DONE
    - !Field
      name: FG_COMMAND_DONE
      bit_offset: 2
      bit_width: 1
      description: FG_COMMAND_DONE
    - !Field
      name: LAST_COMMAND_DONE
      bit_offset: 1
      bit_width: 1
      description: LAST_COMMAND_DONE
    - !Field
      name: COMMAND_DONE
      bit_offset: 0
      bit_width: 1
      description: COMMAND_DONE
  - !Register
    name: RFCPEIEN
    addr: 0x14
    size_bits: 32
    description: Interrupt Enable For Command and Packet Engine Generated Interrupts
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: INTERNAL_ERROR
      bit_offset: 31
      bit_width: 1
      description: INTERNAL_ERROR
    - !Field
      name: BOOT_DONE
      bit_offset: 30
      bit_width: 1
      description: BOOT_DONE
    - !Field
      name: MODULES_UNLOCKED
      bit_offset: 29
      bit_width: 1
      description: MODULES_UNLOCKED
    - !Field
      name: SYNTH_NO_LOCK
      bit_offset: 28
      bit_width: 1
      description: SYNTH_NO_LOCK
    - !Field
      name: IRQ27
      bit_offset: 27
      bit_width: 1
      description: IRQ27
    - !Field
      name: RX_ABORTED
      bit_offset: 26
      bit_width: 1
      description: RX_ABORTED
    - !Field
      name: RX_N_DATA_WRITTEN
      bit_offset: 25
      bit_width: 1
      description: RX_N_DATA_WRITTEN
    - !Field
      name: RX_DATA_WRITTEN
      bit_offset: 24
      bit_width: 1
      description: RX_DATA_WRITTEN
    - !Field
      name: RX_ENTRY_DONE
      bit_offset: 23
      bit_width: 1
      description: RX_ENTRY_DONE
    - !Field
      name: RX_BUF_FULL
      bit_offset: 22
      bit_width: 1
      description: RX_BUF_FULL
    - !Field
      name: RX_CTRL_ACK
      bit_offset: 21
      bit_width: 1
      description: RX_CTRL_ACK
    - !Field
      name: RX_CTRL
      bit_offset: 20
      bit_width: 1
      description: RX_CTRL
    - !Field
      name: RX_EMPTY
      bit_offset: 19
      bit_width: 1
      description: RX_EMPTY
    - !Field
      name: RX_IGNORED
      bit_offset: 18
      bit_width: 1
      description: RX_IGNORED
    - !Field
      name: RX_NOK
      bit_offset: 17
      bit_width: 1
      description: RX_NOK
    - !Field
      name: RX_OK
      bit_offset: 16
      bit_width: 1
      description: RX_OK
    - !Field
      name: IRQ15
      bit_offset: 15
      bit_width: 1
      description: IRQ15
    - !Field
      name: IRQ14
      bit_offset: 14
      bit_width: 1
      description: IRQ14
    - !Field
      name: IRQ13
      bit_offset: 13
      bit_width: 1
      description: IRQ13
    - !Field
      name: IRQ12
      bit_offset: 12
      bit_width: 1
      description: IRQ12
    - !Field
      name: TX_BUFFER_CHANGED
      bit_offset: 11
      bit_width: 1
      description: TX_BUFFER_CHANGED
    - !Field
      name: TX_ENTRY_DONE
      bit_offset: 10
      bit_width: 1
      description: TX_ENTRY_DONE
    - !Field
      name: TX_RETRANS
      bit_offset: 9
      bit_width: 1
      description: TX_RETRANS
    - !Field
      name: TX_CTRL_ACK_ACK
      bit_offset: 8
      bit_width: 1
      description: TX_CTRL_ACK_ACK
    - !Field
      name: TX_CTRL_ACK
      bit_offset: 7
      bit_width: 1
      description: TX_CTRL_ACK
    - !Field
      name: TX_CTRL
      bit_offset: 6
      bit_width: 1
      description: TX_CTRL
    - !Field
      name: TX_ACK
      bit_offset: 5
      bit_width: 1
      description: TX_ACK
    - !Field
      name: TX_DONE
      bit_offset: 4
      bit_width: 1
      description: TX_DONE
    - !Field
      name: LAST_FG_COMMAND_DONE
      bit_offset: 3
      bit_width: 1
      description: LAST_FG_COMMAND_DONE
    - !Field
      name: FG_COMMAND_DONE
      bit_offset: 2
      bit_width: 1
      description: FG_COMMAND_DONE
    - !Field
      name: LAST_COMMAND_DONE
      bit_offset: 1
      bit_width: 1
      description: LAST_COMMAND_DONE
    - !Field
      name: COMMAND_DONE
      bit_offset: 0
      bit_width: 1
      description: COMMAND_DONE
  - !Register
    name: RFCPEISL
    addr: 0x18
    size_bits: 32
    description: Interrupt Vector Selection For Command and Packet Engine Generated
      Interrupts
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff0000
    fields:
    - !Field
      name: INTERNAL_ERROR
      bit_offset: 31
      bit_width: 1
      description: INTERNAL_ERROR
    - !Field
      name: BOOT_DONE
      bit_offset: 30
      bit_width: 1
      description: BOOT_DONE
    - !Field
      name: MODULES_UNLOCKED
      bit_offset: 29
      bit_width: 1
      description: MODULES_UNLOCKED
    - !Field
      name: SYNTH_NO_LOCK
      bit_offset: 28
      bit_width: 1
      description: SYNTH_NO_LOCK
    - !Field
      name: IRQ27
      bit_offset: 27
      bit_width: 1
      description: IRQ27
    - !Field
      name: RX_ABORTED
      bit_offset: 26
      bit_width: 1
      description: RX_ABORTED
    - !Field
      name: RX_N_DATA_WRITTEN
      bit_offset: 25
      bit_width: 1
      description: RX_N_DATA_WRITTEN
    - !Field
      name: RX_DATA_WRITTEN
      bit_offset: 24
      bit_width: 1
      description: RX_DATA_WRITTEN
    - !Field
      name: RX_ENTRY_DONE
      bit_offset: 23
      bit_width: 1
      description: RX_ENTRY_DONE
    - !Field
      name: RX_BUF_FULL
      bit_offset: 22
      bit_width: 1
      description: RX_BUF_FULL
    - !Field
      name: RX_CTRL_ACK
      bit_offset: 21
      bit_width: 1
      description: RX_CTRL_ACK
    - !Field
      name: RX_CTRL
      bit_offset: 20
      bit_width: 1
      description: RX_CTRL
    - !Field
      name: RX_EMPTY
      bit_offset: 19
      bit_width: 1
      description: RX_EMPTY
    - !Field
      name: RX_IGNORED
      bit_offset: 18
      bit_width: 1
      description: RX_IGNORED
    - !Field
      name: RX_NOK
      bit_offset: 17
      bit_width: 1
      description: RX_NOK
    - !Field
      name: RX_OK
      bit_offset: 16
      bit_width: 1
      description: RX_OK
    - !Field
      name: IRQ15
      bit_offset: 15
      bit_width: 1
      description: IRQ15
    - !Field
      name: IRQ14
      bit_offset: 14
      bit_width: 1
      description: IRQ14
    - !Field
      name: IRQ13
      bit_offset: 13
      bit_width: 1
      description: IRQ13
    - !Field
      name: IRQ12
      bit_offset: 12
      bit_width: 1
      description: IRQ12
    - !Field
      name: TX_BUFFER_CHANGED
      bit_offset: 11
      bit_width: 1
      description: TX_BUFFER_CHANGED
    - !Field
      name: TX_ENTRY_DONE
      bit_offset: 10
      bit_width: 1
      description: TX_ENTRY_DONE
    - !Field
      name: TX_RETRANS
      bit_offset: 9
      bit_width: 1
      description: TX_RETRANS
    - !Field
      name: TX_CTRL_ACK_ACK
      bit_offset: 8
      bit_width: 1
      description: TX_CTRL_ACK_ACK
    - !Field
      name: TX_CTRL_ACK
      bit_offset: 7
      bit_width: 1
      description: TX_CTRL_ACK
    - !Field
      name: TX_CTRL
      bit_offset: 6
      bit_width: 1
      description: TX_CTRL
    - !Field
      name: TX_ACK
      bit_offset: 5
      bit_width: 1
      description: TX_ACK
    - !Field
      name: TX_DONE
      bit_offset: 4
      bit_width: 1
      description: TX_DONE
    - !Field
      name: LAST_FG_COMMAND_DONE
      bit_offset: 3
      bit_width: 1
      description: LAST_FG_COMMAND_DONE
    - !Field
      name: FG_COMMAND_DONE
      bit_offset: 2
      bit_width: 1
      description: FG_COMMAND_DONE
    - !Field
      name: LAST_COMMAND_DONE
      bit_offset: 1
      bit_width: 1
      description: LAST_COMMAND_DONE
    - !Field
      name: COMMAND_DONE
      bit_offset: 0
      bit_width: 1
      description: COMMAND_DONE
  - !Register
    name: RFACKIFG
    addr: 0x1c
    size_bits: 32
    description: Doorbell Command Acknowledgement Interrupt Flag
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACKFLAG
      bit_offset: 0
      bit_width: 1
      description: ACKFLAG
  - !Register
    name: SYSGPOCTL
    addr: 0x20
    size_bits: 32
    description: RF Core General Purpose Output Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GPOCTL3
      bit_offset: 12
      bit_width: 4
      description: GPOCTL3
    - !Field
      name: GPOCTL2
      bit_offset: 8
      bit_width: 4
      description: GPOCTL2
    - !Field
      name: GPOCTL1
      bit_offset: 4
      bit_width: 4
      description: GPOCTL1
    - !Field
      name: GPOCTL0
      bit_offset: 0
      bit_width: 4
      description: GPOCTL0
- !Module
  name: RFC_PWR
  description: RF Core Power Management
  base_addr: 0x40040000
  size: 0x4
  registers:
  - !Register
    name: PWMCLKEN
    addr: 0x0
    size_bits: 32
    description: RF Core Power Management and Clock Enable
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RFCTRC
      bit_offset: 10
      bit_width: 1
      description: RFCTRC
    - !Field
      name: FSCA
      bit_offset: 9
      bit_width: 1
      description: FSCA
    - !Field
      name: PHA
      bit_offset: 8
      bit_width: 1
      description: PHA
    - !Field
      name: RAT
      bit_offset: 7
      bit_width: 1
      description: RAT
    - !Field
      name: RFERAM
      bit_offset: 6
      bit_width: 1
      description: RFERAM
    - !Field
      name: RFE
      bit_offset: 5
      bit_width: 1
      description: RFE
    - !Field
      name: MDMRAM
      bit_offset: 4
      bit_width: 1
      description: MDMRAM
    - !Field
      name: MDM
      bit_offset: 3
      bit_width: 1
      description: MDM
    - !Field
      name: CPERAM
      bit_offset: 2
      bit_width: 1
      description: CPERAM
    - !Field
      name: CPE
      bit_offset: 1
      bit_width: 1
      description: CPE
    - !Field
      name: RFC
      bit_offset: 0
      bit_width: 1
      description: RFC
- !Module
  name: RFC_RAT
  description: RF Core Radio Timer
  base_addr: 0x40043000
  size: 0x100
  registers:
  - !Register
    name: RATCNT
    addr: 0x4
    size_bits: 32
    description: Radio Timer Counter Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 32
      description: CNT
  - !Register
    name: RATCH0VAL
    addr: 0x80
    size_bits: 32
    description: Timer Channel 0 Capture/Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 32
      description: VAL
  - !Register
    name: RATCH1VAL
    addr: 0x84
    size_bits: 32
    description: Timer Channel 1 Capture/Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 32
      description: VAL
  - !Register
    name: RATCH2VAL
    addr: 0x88
    size_bits: 32
    description: Timer Channel 2 Capture/Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 32
      description: VAL
  - !Register
    name: RATCH3VAL
    addr: 0x8c
    size_bits: 32
    description: Timer Channel 3 Capture/Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 32
      description: VAL
  - !Register
    name: RATCH4VAL
    addr: 0x90
    size_bits: 32
    description: Timer Channel 4 Capture/Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 32
      description: VAL
  - !Register
    name: RATCH5VAL
    addr: 0x94
    size_bits: 32
    description: Timer Channel 5 Capture/Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 32
      description: VAL
  - !Register
    name: RATCH6VAL
    addr: 0x98
    size_bits: 32
    description: Timer Channel 6 Capture/Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 32
      description: VAL
  - !Register
    name: RATCH7VAL
    addr: 0x9c
    size_bits: 32
    description: Timer Channel 7 Capture/Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 32
      description: VAL
- !Module
  name: SMPH
  description: "MCU Semaphore Module\n\nThis module provides 32 binary semaphores.\
    \ The state of a binary semaphore is either taken or available. \n\nA semaphore\
    \ does not implement any ownership attribute. Still, a semaphore can be used to\
    \ handle mutual exclusion scenarios.\n\n"
  base_addr: 0x40084000
  size: 0x1000
  registers:
  - !Register
    name: SMPH0
    addr: 0x0
    size_bits: 32
    description: MCU SEMAPHORE 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH1
    addr: 0x4
    size_bits: 32
    description: MCU SEMAPHORE 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH2
    addr: 0x8
    size_bits: 32
    description: MCU SEMAPHORE 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH3
    addr: 0xc
    size_bits: 32
    description: MCU SEMAPHORE 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH4
    addr: 0x10
    size_bits: 32
    description: MCU SEMAPHORE 4
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH5
    addr: 0x14
    size_bits: 32
    description: MCU SEMAPHORE 5
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH6
    addr: 0x18
    size_bits: 32
    description: MCU SEMAPHORE 6
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH7
    addr: 0x1c
    size_bits: 32
    description: MCU SEMAPHORE 7
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH8
    addr: 0x20
    size_bits: 32
    description: MCU SEMAPHORE 8
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH9
    addr: 0x24
    size_bits: 32
    description: MCU SEMAPHORE 9
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH10
    addr: 0x28
    size_bits: 32
    description: MCU SEMAPHORE 10
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH11
    addr: 0x2c
    size_bits: 32
    description: MCU SEMAPHORE 11
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH12
    addr: 0x30
    size_bits: 32
    description: MCU SEMAPHORE 12
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH13
    addr: 0x34
    size_bits: 32
    description: MCU SEMAPHORE 13
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH14
    addr: 0x38
    size_bits: 32
    description: MCU SEMAPHORE 14
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH15
    addr: 0x3c
    size_bits: 32
    description: MCU SEMAPHORE 15
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH16
    addr: 0x40
    size_bits: 32
    description: MCU SEMAPHORE 16
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH17
    addr: 0x44
    size_bits: 32
    description: MCU SEMAPHORE 17
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH18
    addr: 0x48
    size_bits: 32
    description: MCU SEMAPHORE 18
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH19
    addr: 0x4c
    size_bits: 32
    description: MCU SEMAPHORE 19
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH20
    addr: 0x50
    size_bits: 32
    description: MCU SEMAPHORE 20
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH21
    addr: 0x54
    size_bits: 32
    description: MCU SEMAPHORE 21
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH22
    addr: 0x58
    size_bits: 32
    description: MCU SEMAPHORE 22
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH23
    addr: 0x5c
    size_bits: 32
    description: MCU SEMAPHORE 23
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH24
    addr: 0x60
    size_bits: 32
    description: MCU SEMAPHORE 24
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH25
    addr: 0x64
    size_bits: 32
    description: MCU SEMAPHORE 25
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH26
    addr: 0x68
    size_bits: 32
    description: MCU SEMAPHORE 26
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH27
    addr: 0x6c
    size_bits: 32
    description: MCU SEMAPHORE 27
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH28
    addr: 0x70
    size_bits: 32
    description: MCU SEMAPHORE 28
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH29
    addr: 0x74
    size_bits: 32
    description: MCU SEMAPHORE 29
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH30
    addr: 0x78
    size_bits: 32
    description: MCU SEMAPHORE 30
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: SMPH31
    addr: 0x7c
    size_bits: 32
    description: MCU SEMAPHORE 31
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK0
    addr: 0x800
    size_bits: 32
    description: MCU SEMAPHORE 0 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK1
    addr: 0x804
    size_bits: 32
    description: MCU SEMAPHORE 1 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK2
    addr: 0x808
    size_bits: 32
    description: MCU SEMAPHORE 2 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK3
    addr: 0x80c
    size_bits: 32
    description: MCU SEMAPHORE 3 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK4
    addr: 0x810
    size_bits: 32
    description: MCU SEMAPHORE 4 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK5
    addr: 0x814
    size_bits: 32
    description: MCU SEMAPHORE 5 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK6
    addr: 0x818
    size_bits: 32
    description: MCU SEMAPHORE 6 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK7
    addr: 0x81c
    size_bits: 32
    description: MCU SEMAPHORE 7 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK8
    addr: 0x820
    size_bits: 32
    description: MCU SEMAPHORE 8 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK9
    addr: 0x824
    size_bits: 32
    description: MCU SEMAPHORE 9 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK10
    addr: 0x828
    size_bits: 32
    description: MCU SEMAPHORE 10 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK11
    addr: 0x82c
    size_bits: 32
    description: MCU SEMAPHORE 11 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK12
    addr: 0x830
    size_bits: 32
    description: MCU SEMAPHORE 12 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK13
    addr: 0x834
    size_bits: 32
    description: MCU SEMAPHORE 13 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK14
    addr: 0x838
    size_bits: 32
    description: MCU SEMAPHORE 14 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK15
    addr: 0x83c
    size_bits: 32
    description: MCU SEMAPHORE 15 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK16
    addr: 0x840
    size_bits: 32
    description: MCU SEMAPHORE 16 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK17
    addr: 0x844
    size_bits: 32
    description: MCU SEMAPHORE 17 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK18
    addr: 0x848
    size_bits: 32
    description: MCU SEMAPHORE 18 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK19
    addr: 0x84c
    size_bits: 32
    description: MCU SEMAPHORE 19 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK20
    addr: 0x850
    size_bits: 32
    description: MCU SEMAPHORE 20 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK21
    addr: 0x854
    size_bits: 32
    description: MCU SEMAPHORE 21 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK22
    addr: 0x858
    size_bits: 32
    description: MCU SEMAPHORE 22 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK23
    addr: 0x85c
    size_bits: 32
    description: MCU SEMAPHORE 23 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK24
    addr: 0x860
    size_bits: 32
    description: MCU SEMAPHORE 24 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK25
    addr: 0x864
    size_bits: 32
    description: MCU SEMAPHORE 25 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK26
    addr: 0x868
    size_bits: 32
    description: MCU SEMAPHORE 26 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK27
    addr: 0x86c
    size_bits: 32
    description: MCU SEMAPHORE 27 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK28
    addr: 0x870
    size_bits: 32
    description: MCU SEMAPHORE 28 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK29
    addr: 0x874
    size_bits: 32
    description: MCU SEMAPHORE 29 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK30
    addr: 0x878
    size_bits: 32
    description: MCU SEMAPHORE 30 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
  - !Register
    name: PEEK31
    addr: 0x87c
    size_bits: 32
    description: MCU SEMAPHORE 31 ALIAS
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
- !Module
  name: SSI0
  description: 'Synchronous Serial Interface with master and slave capabilities


    '
  base_addr: 0x40000000
  size: 0x1000
  registers:
  - !Register
    name: CR0
    addr: 0x0
    size_bits: 32
    description: Control 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCR
      bit_offset: 8
      bit_width: 8
      description: SCR
    - !Field
      name: SPH
      bit_offset: 7
      bit_width: 1
      description: SPH
    - !Field
      name: SPO
      bit_offset: 6
      bit_width: 1
      description: SPO
    - !Field
      name: FRF
      bit_offset: 4
      bit_width: 2
      description: FRF
    - !Field
      name: DSS
      bit_offset: 0
      bit_width: 4
      description: DSS
  - !Register
    name: CR1
    addr: 0x4
    size_bits: 32
    description: Control 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOD
      bit_offset: 3
      bit_width: 1
      description: SOD
    - !Field
      name: MS
      bit_offset: 2
      bit_width: 1
      description: MS
    - !Field
      name: SSE
      bit_offset: 1
      bit_width: 1
      description: SSE
    - !Field
      name: LBM
      bit_offset: 0
      bit_width: 1
      description: LBM
  - !Register
    name: DR
    addr: 0x8
    size_bits: 32
    description: 'Data

      16-bits wide data register:

      When read, the entry in the receive FIFO, pointed to by the current FIFO read
      pointer, is accessed. As data values are removed by the  receive logic from
      the incoming data frame, they are placed into the entry in the receive FIFO,
      pointed to by the current FIFO write pointer.

      When written, the entry in the transmit FIFO, pointed to by the write pointer,
      is written to. Data values are removed from the transmit FIFO one value at a
      time by the transmit logic. It is loaded into the transmit serial shifter, then
      serially shifted out onto the TXD output pin at the programmed bit rate.

      When a data size of less than 16 bits is selected, the user must right-justify
      data written to the transmit FIFO. The transmit logic ignores the unused bits.
      Received data less than 16 bits is automatically right-justified in the receive
      buffer.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 16
      description: DATA
  - !Register
    name: SR
    addr: 0xc
    size_bits: 32
    description: Status
    read_allowed: true
    write_allowed: false
    reset_value: 0x3
    fields:
    - !Field
      name: BSY
      bit_offset: 4
      bit_width: 1
      description: BSY
    - !Field
      name: RFF
      bit_offset: 3
      bit_width: 1
      description: RFF
    - !Field
      name: RNE
      bit_offset: 2
      bit_width: 1
      description: RNE
    - !Field
      name: TNF
      bit_offset: 1
      bit_width: 1
      description: TNF
    - !Field
      name: TFE
      bit_offset: 0
      bit_width: 1
      description: TFE
  - !Register
    name: CPSR
    addr: 0x10
    size_bits: 32
    description: Clock Prescale
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CPSDVSR
      bit_offset: 0
      bit_width: 8
      description: CPSDVSR
  - !Register
    name: IMSC
    addr: 0x14
    size_bits: 32
    description: Interrupt Mask Set and Clear
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXIM
      bit_offset: 3
      bit_width: 1
      description: TXIM
    - !Field
      name: RXIM
      bit_offset: 2
      bit_width: 1
      description: RXIM
    - !Field
      name: RTIM
      bit_offset: 1
      bit_width: 1
      description: RTIM
    - !Field
      name: RORIM
      bit_offset: 0
      bit_width: 1
      description: RORIM
  - !Register
    name: RIS
    addr: 0x18
    size_bits: 32
    description: Raw Interrupt Status
    read_allowed: true
    write_allowed: false
    reset_value: 0x8
    fields:
    - !Field
      name: TXRIS
      bit_offset: 3
      bit_width: 1
      description: TXRIS
    - !Field
      name: RXRIS
      bit_offset: 2
      bit_width: 1
      description: RXRIS
    - !Field
      name: RTRIS
      bit_offset: 1
      bit_width: 1
      description: RTRIS
    - !Field
      name: RORRIS
      bit_offset: 0
      bit_width: 1
      description: RORRIS
  - !Register
    name: MIS
    addr: 0x1c
    size_bits: 32
    description: Masked Interrupt Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXMIS
      bit_offset: 3
      bit_width: 1
      description: TXMIS
    - !Field
      name: RXMIS
      bit_offset: 2
      bit_width: 1
      description: RXMIS
    - !Field
      name: RTMIS
      bit_offset: 1
      bit_width: 1
      description: RTMIS
    - !Field
      name: RORMIS
      bit_offset: 0
      bit_width: 1
      description: RORMIS
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: 'Interrupt Clear

      On a write of 1, the corresponding interrupt is cleared. A write of 0 has no
      effect.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RTIC
      bit_offset: 1
      bit_width: 1
      description: RTIC
    - !Field
      name: RORIC
      bit_offset: 0
      bit_width: 1
      description: RORIC
  - !Register
    name: DMACR
    addr: 0x24
    size_bits: 32
    description: DMA Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDMAE
      bit_offset: 1
      bit_width: 1
      description: TXDMAE
    - !Field
      name: RXDMAE
      bit_offset: 0
      bit_width: 1
      description: RXDMAE
- !Module
  name: SSI1
  description: 'Synchronous Serial Interface with master and slave capabilities


    '
  base_addr: 0x40008000
  size: 0x1000
  registers:
  - !Register
    name: CR0
    addr: 0x0
    size_bits: 32
    description: Control 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCR
      bit_offset: 8
      bit_width: 8
      description: SCR
    - !Field
      name: SPH
      bit_offset: 7
      bit_width: 1
      description: SPH
    - !Field
      name: SPO
      bit_offset: 6
      bit_width: 1
      description: SPO
    - !Field
      name: FRF
      bit_offset: 4
      bit_width: 2
      description: FRF
    - !Field
      name: DSS
      bit_offset: 0
      bit_width: 4
      description: DSS
  - !Register
    name: CR1
    addr: 0x4
    size_bits: 32
    description: Control 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOD
      bit_offset: 3
      bit_width: 1
      description: SOD
    - !Field
      name: MS
      bit_offset: 2
      bit_width: 1
      description: MS
    - !Field
      name: SSE
      bit_offset: 1
      bit_width: 1
      description: SSE
    - !Field
      name: LBM
      bit_offset: 0
      bit_width: 1
      description: LBM
  - !Register
    name: DR
    addr: 0x8
    size_bits: 32
    description: 'Data

      16-bits wide data register:

      When read, the entry in the receive FIFO, pointed to by the current FIFO read
      pointer, is accessed. As data values are removed by the  receive logic from
      the incoming data frame, they are placed into the entry in the receive FIFO,
      pointed to by the current FIFO write pointer.

      When written, the entry in the transmit FIFO, pointed to by the write pointer,
      is written to. Data values are removed from the transmit FIFO one value at a
      time by the transmit logic. It is loaded into the transmit serial shifter, then
      serially shifted out onto the TXD output pin at the programmed bit rate.

      When a data size of less than 16 bits is selected, the user must right-justify
      data written to the transmit FIFO. The transmit logic ignores the unused bits.
      Received data less than 16 bits is automatically right-justified in the receive
      buffer.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 16
      description: DATA
  - !Register
    name: SR
    addr: 0xc
    size_bits: 32
    description: Status
    read_allowed: true
    write_allowed: false
    reset_value: 0x3
    fields:
    - !Field
      name: BSY
      bit_offset: 4
      bit_width: 1
      description: BSY
    - !Field
      name: RFF
      bit_offset: 3
      bit_width: 1
      description: RFF
    - !Field
      name: RNE
      bit_offset: 2
      bit_width: 1
      description: RNE
    - !Field
      name: TNF
      bit_offset: 1
      bit_width: 1
      description: TNF
    - !Field
      name: TFE
      bit_offset: 0
      bit_width: 1
      description: TFE
  - !Register
    name: CPSR
    addr: 0x10
    size_bits: 32
    description: Clock Prescale
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CPSDVSR
      bit_offset: 0
      bit_width: 8
      description: CPSDVSR
  - !Register
    name: IMSC
    addr: 0x14
    size_bits: 32
    description: Interrupt Mask Set and Clear
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXIM
      bit_offset: 3
      bit_width: 1
      description: TXIM
    - !Field
      name: RXIM
      bit_offset: 2
      bit_width: 1
      description: RXIM
    - !Field
      name: RTIM
      bit_offset: 1
      bit_width: 1
      description: RTIM
    - !Field
      name: RORIM
      bit_offset: 0
      bit_width: 1
      description: RORIM
  - !Register
    name: RIS
    addr: 0x18
    size_bits: 32
    description: Raw Interrupt Status
    read_allowed: true
    write_allowed: false
    reset_value: 0x8
    fields:
    - !Field
      name: TXRIS
      bit_offset: 3
      bit_width: 1
      description: TXRIS
    - !Field
      name: RXRIS
      bit_offset: 2
      bit_width: 1
      description: RXRIS
    - !Field
      name: RTRIS
      bit_offset: 1
      bit_width: 1
      description: RTRIS
    - !Field
      name: RORRIS
      bit_offset: 0
      bit_width: 1
      description: RORRIS
  - !Register
    name: MIS
    addr: 0x1c
    size_bits: 32
    description: Masked Interrupt Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXMIS
      bit_offset: 3
      bit_width: 1
      description: TXMIS
    - !Field
      name: RXMIS
      bit_offset: 2
      bit_width: 1
      description: RXMIS
    - !Field
      name: RTMIS
      bit_offset: 1
      bit_width: 1
      description: RTMIS
    - !Field
      name: RORMIS
      bit_offset: 0
      bit_width: 1
      description: RORMIS
  - !Register
    name: ICR
    addr: 0x20
    size_bits: 32
    description: 'Interrupt Clear

      On a write of 1, the corresponding interrupt is cleared. A write of 0 has no
      effect.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: RTIC
      bit_offset: 1
      bit_width: 1
      description: RTIC
    - !Field
      name: RORIC
      bit_offset: 0
      bit_width: 1
      description: RORIC
  - !Register
    name: DMACR
    addr: 0x24
    size_bits: 32
    description: DMA Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDMAE
      bit_offset: 1
      bit_width: 1
      description: TXDMAE
    - !Field
      name: RXDMAE
      bit_offset: 0
      bit_width: 1
      description: RXDMAE
- !Module
  name: TRNG
  description: 'True Random Number Generator

    '
  base_addr: 0x40028000
  size: 0x2000
  registers:
  - !Register
    name: OUT0
    addr: 0x0
    size_bits: 32
    description: Random Number Lower Word Readout Value
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALUE_31_0
      bit_offset: 0
      bit_width: 32
      description: VALUE_31_0
  - !Register
    name: OUT1
    addr: 0x4
    size_bits: 32
    description: Random Number Upper Word Readout Value
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: VALUE_63_32
      bit_offset: 0
      bit_width: 32
      description: VALUE_63_32
  - !Register
    name: IRQFLAGSTAT
    addr: 0x8
    size_bits: 32
    description: 'Interrupt Status


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: NEED_CLOCK
      bit_offset: 31
      bit_width: 1
      description: NEED_CLOCK
    - !Field
      name: SHUTDOWN_OVF
      bit_offset: 1
      bit_width: 1
      description: SHUTDOWN_OVF
    - !Field
      name: RDY
      bit_offset: 0
      bit_width: 1
      description: RDY
  - !Register
    name: IRQFLAGMASK
    addr: 0xc
    size_bits: 32
    description: Interrupt Mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHUTDOWN_OVF
      bit_offset: 1
      bit_width: 1
      description: SHUTDOWN_OVF
    - !Field
      name: RDY
      bit_offset: 0
      bit_width: 1
      description: RDY
  - !Register
    name: IRQFLAGCLR
    addr: 0x10
    size_bits: 32
    description: Interrupt Flag Clear
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SHUTDOWN_OVF
      bit_offset: 1
      bit_width: 1
      description: SHUTDOWN_OVF
    - !Field
      name: RDY
      bit_offset: 0
      bit_width: 1
      description: RDY
  - !Register
    name: CTL
    addr: 0x14
    size_bits: 32
    description: Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STARTUP_CYCLES
      bit_offset: 16
      bit_width: 16
      description: STARTUP_CYCLES
    - !Field
      name: TRNG_EN
      bit_offset: 10
      bit_width: 1
      description: TRNG_EN
    - !Field
      name: NO_LFSR_FB
      bit_offset: 2
      bit_width: 1
      description: NO_LFSR_FB
    - !Field
      name: TEST_MODE
      bit_offset: 1
      bit_width: 1
      description: TEST_MODE
  - !Register
    name: CFG0
    addr: 0x18
    size_bits: 32
    description: Configuration 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MAX_REFILL_CYCLES
      bit_offset: 16
      bit_width: 16
      description: MAX_REFILL_CYCLES
    - !Field
      name: SMPL_DIV
      bit_offset: 8
      bit_width: 4
      description: SMPL_DIV
    - !Field
      name: MIN_REFILL_CYCLES
      bit_offset: 0
      bit_width: 8
      description: MIN_REFILL_CYCLES
  - !Register
    name: ALARMCNT
    addr: 0x1c
    size_bits: 32
    description: 'Alarm Control


      '
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: SHUTDOWN_CNT
      bit_offset: 24
      bit_width: 6
      description: SHUTDOWN_CNT
    - !Field
      name: SHUTDOWN_THR
      bit_offset: 16
      bit_width: 5
      description: SHUTDOWN_THR
    - !Field
      name: ALARM_THR
      bit_offset: 0
      bit_width: 8
      description: ALARM_THR
  - !Register
    name: FROEN
    addr: 0x20
    size_bits: 32
    description: FRO Enable
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff
    fields:
    - !Field
      name: FRO_MASK
      bit_offset: 0
      bit_width: 24
      description: FRO_MASK
  - !Register
    name: FRODETUNE
    addr: 0x24
    size_bits: 32
    description: FRO De-tune Bit
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRO_MASK
      bit_offset: 0
      bit_width: 24
      description: FRO_MASK
  - !Register
    name: ALARMMASK
    addr: 0x28
    size_bits: 32
    description: Alarm Event
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRO_MASK
      bit_offset: 0
      bit_width: 24
      description: FRO_MASK
  - !Register
    name: ALARMSTOP
    addr: 0x2c
    size_bits: 32
    description: Alarm Shutdown
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRO_FLAGS
      bit_offset: 0
      bit_width: 24
      description: FRO_FLAGS
  - !Register
    name: LFSR0
    addr: 0x30
    size_bits: 32
    description: LFSR Readout Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LFSR_31_0
      bit_offset: 0
      bit_width: 32
      description: LFSR_31_0
  - !Register
    name: LFSR1
    addr: 0x34
    size_bits: 32
    description: LFSR Readout Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LFSR_63_32
      bit_offset: 0
      bit_width: 32
      description: LFSR_63_32
  - !Register
    name: LFSR2
    addr: 0x38
    size_bits: 32
    description: LFSR Readout Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LFSR_80_64
      bit_offset: 0
      bit_width: 17
      description: LFSR_80_64
  - !Register
    name: HWOPT
    addr: 0x78
    size_bits: 32
    description: TRNG Engine Options Information
    read_allowed: true
    write_allowed: false
    reset_value: 0x600
    fields:
    - !Field
      name: NR_OF_FROS
      bit_offset: 6
      bit_width: 6
      description: NR_OF_FROS
  - !Register
    name: HWVER0
    addr: 0x7c
    size_bits: 32
    description: 'HW Version 0

      EIP Number And Core Revision'
    read_allowed: true
    write_allowed: false
    reset_value: 0x200b44b
    fields:
    - !Field
      name: HW_MAJOR_VER
      bit_offset: 24
      bit_width: 4
      description: HW_MAJOR_VER
    - !Field
      name: HW_MINOR_VER
      bit_offset: 20
      bit_width: 4
      description: HW_MINOR_VER
    - !Field
      name: HW_PATCH_LVL
      bit_offset: 16
      bit_width: 4
      description: HW_PATCH_LVL
    - !Field
      name: EIP_NUM_COMPL
      bit_offset: 8
      bit_width: 8
      description: EIP_NUM_COMPL
    - !Field
      name: EIP_NUM
      bit_offset: 0
      bit_width: 8
      description: EIP_NUM
  - !Register
    name: IRQSTATMASK
    addr: 0x1fd8
    size_bits: 32
    description: Interrupt Status After Masking
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SHUTDOWN_OVF
      bit_offset: 1
      bit_width: 1
      description: SHUTDOWN_OVF
    - !Field
      name: RDY
      bit_offset: 0
      bit_width: 1
      description: RDY
  - !Register
    name: HWVER1
    addr: 0x1fe0
    size_bits: 32
    description: 'HW Version 1

      TRNG Revision Number'
    read_allowed: true
    write_allowed: false
    reset_value: 0x20
    fields:
    - !Field
      name: REV
      bit_offset: 0
      bit_width: 8
      description: REV
  - !Register
    name: IRQSET
    addr: 0x1fec
    size_bits: 32
    description: Interrupt Set
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: SWRESET
    addr: 0x1ff0
    size_bits: 32
    description: 'SW Reset Control


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RESET
      bit_offset: 0
      bit_width: 1
      description: RESET
  - !Register
    name: IRQSTAT
    addr: 0x1ff8
    size_bits: 32
    description: Interrupt Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: STAT
      bit_offset: 0
      bit_width: 1
      description: STAT
- !Module
  name: UART0
  description: 'Universal Asynchronous Receiver/Transmitter (UART) interface


    '
  base_addr: 0x40001000
  size: 0x1000
  registers:
  - !Register
    name: DR
    addr: 0x0
    size_bits: 32
    description: "Data\nFor words to be transmitted:\n  - if the FIFOs are enabled\
      \ (LCRH.FEN = 1), data written to this location is pushed onto the transmit\
      \ FIFO\n  - if the FIFOs are not enabled (LCRH.FEN = 0), data is stored in the\
      \ transmitter holding register (the bottom word of the transmit FIFO).\nThe\
      \ write operation initiates transmission from the UART. The data is prefixed\
      \ with a start bit, appended with the appropriate parity bit (if parity is enabled),\
      \ and a stop bit.\nThe resultant word is then transmitted.\nFor received words:\n\
      \  - if the FIFOs are enabled (LCRH.FEN = 1), the data byte and the 4-bit status\
      \ (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive\
      \ FIFO \n  - if the FIFOs are not enabled (LCRH.FEN = 0), the data byte and\
      \ status are stored in the receiving holding register (the bottom word of the\
      \ receive FIFO).\nThe received data byte is read by performing reads from this\
      \ register along with the corresponding status information. The status information\
      \ can also be read by a read of the RSR register."
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: OE
      bit_offset: 11
      bit_width: 1
      description: OE
    - !Field
      name: BE
      bit_offset: 10
      bit_width: 1
      description: BE
    - !Field
      name: PE
      bit_offset: 9
      bit_width: 1
      description: PE
    - !Field
      name: FE
      bit_offset: 8
      bit_width: 1
      description: FE
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: DATA
  - !Register
    name: RSR
    addr: 0x4
    size_bits: 32
    description: 'Status

      This register is mapped to the same address as ECR register.  Reads from this
      address are associated with RSR register and return the receive status. Writes
      to this address are associated with ECR register and clear the receive status
      flags (framing, parity, break, and overrun errors).

      If the status is read from this register, then the status information for break,
      framing and parity corresponds to the data character read from the Data Register,
      DR prior to reading the RSR. The status information for overrun is set immediately
      when an overrun condition occurs.'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OE
      bit_offset: 3
      bit_width: 1
      description: OE
    - !Field
      name: BE
      bit_offset: 2
      bit_width: 1
      description: BE
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: PE
    - !Field
      name: FE
      bit_offset: 0
      bit_width: 1
      description: FE
  - !Register
    name: ECR
    addr: 0x4
    size_bits: 32
    description: 'Error Clear

      This register is mapped to the same address as RSR register.  Reads from this
      address are associated with RSR register and return the receive status. Writes
      to this address are associated with ECR register and clear the receive status
      flags (framing, parity, break, and overrun errors).'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: OE
      bit_offset: 3
      bit_width: 1
      description: OE
    - !Field
      name: BE
      bit_offset: 2
      bit_width: 1
      description: BE
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: PE
    - !Field
      name: FE
      bit_offset: 0
      bit_width: 1
      description: FE
  - !Register
    name: FR
    addr: 0x18
    size_bits: 32
    description: 'Flag

      Reads from this register return the UART flags.'
    read_allowed: true
    write_allowed: false
    reset_value: 0x90
    fields:
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: TXFE
    - !Field
      name: RXFF
      bit_offset: 6
      bit_width: 1
      description: RXFF
    - !Field
      name: TXFF
      bit_offset: 5
      bit_width: 1
      description: TXFF
    - !Field
      name: RXFE
      bit_offset: 4
      bit_width: 1
      description: RXFE
    - !Field
      name: BUSY
      bit_offset: 3
      bit_width: 1
      description: BUSY
    - !Field
      name: CTS
      bit_offset: 0
      bit_width: 1
      description: CTS
  - !Register
    name: IBRD
    addr: 0x24
    size_bits: 32
    description: 'Integer Baud-Rate Divisor

      If this register is modified while trasmission or reception is on-going, the
      baudrate will not be updated until transmission or reception of the current
      character is complete.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIVINT
      bit_offset: 0
      bit_width: 16
      description: DIVINT
  - !Register
    name: FBRD
    addr: 0x28
    size_bits: 32
    description: 'Fractional Baud-Rate Divisor

      If this register is modified while trasmission or reception is on-going, the
      baudrate will not be updated until transmission or reception of the current
      character is complete.'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIVFRAC
      bit_offset: 0
      bit_width: 6
      description: DIVFRAC
  - !Register
    name: LCRH
    addr: 0x2c
    size_bits: 32
    description: Line Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPS
      bit_offset: 7
      bit_width: 1
      description: SPS
    - !Field
      name: WLEN
      bit_offset: 5
      bit_width: 2
      description: WLEN
    - !Field
      name: FEN
      bit_offset: 4
      bit_width: 1
      description: FEN
    - !Field
      name: STP2
      bit_offset: 3
      bit_width: 1
      description: STP2
    - !Field
      name: EPS
      bit_offset: 2
      bit_width: 1
      description: EPS
    - !Field
      name: PEN
      bit_offset: 1
      bit_width: 1
      description: PEN
    - !Field
      name: BRK
      bit_offset: 0
      bit_width: 1
      description: BRK
  - !Register
    name: CTL
    addr: 0x30
    size_bits: 32
    description: Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x300
    fields:
    - !Field
      name: CTSEN
      bit_offset: 15
      bit_width: 1
      description: CTSEN
    - !Field
      name: RTSEN
      bit_offset: 14
      bit_width: 1
      description: RTSEN
    - !Field
      name: RTS
      bit_offset: 11
      bit_width: 1
      description: RTS
    - !Field
      name: RXE
      bit_offset: 9
      bit_width: 1
      description: RXE
    - !Field
      name: TXE
      bit_offset: 8
      bit_width: 1
      description: TXE
    - !Field
      name: LBE
      bit_offset: 7
      bit_width: 1
      description: LBE
    - !Field
      name: UARTEN
      bit_offset: 0
      bit_width: 1
      description: UARTEN
  - !Register
    name: IFLS
    addr: 0x34
    size_bits: 32
    description: Interrupt FIFO Level Select
    read_allowed: true
    write_allowed: true
    reset_value: 0x12
    fields:
    - !Field
      name: RXSEL
      bit_offset: 3
      bit_width: 3
      description: RXSEL
    - !Field
      name: TXSEL
      bit_offset: 0
      bit_width: 3
      description: TXSEL
  - !Register
    name: IMSC
    addr: 0x38
    size_bits: 32
    description: Interrupt Mask Set/Clear
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OEIM
      bit_offset: 10
      bit_width: 1
      description: OEIM
    - !Field
      name: BEIM
      bit_offset: 9
      bit_width: 1
      description: BEIM
    - !Field
      name: PEIM
      bit_offset: 8
      bit_width: 1
      description: PEIM
    - !Field
      name: FEIM
      bit_offset: 7
      bit_width: 1
      description: FEIM
    - !Field
      name: RTIM
      bit_offset: 6
      bit_width: 1
      description: RTIM
    - !Field
      name: TXIM
      bit_offset: 5
      bit_width: 1
      description: TXIM
    - !Field
      name: RXIM
      bit_offset: 4
      bit_width: 1
      description: RXIM
    - !Field
      name: CTSMIM
      bit_offset: 1
      bit_width: 1
      description: CTSMIM
  - !Register
    name: RIS
    addr: 0x3c
    size_bits: 32
    description: Raw Interrupt Status
    read_allowed: true
    write_allowed: false
    reset_value: 0xd
    fields:
    - !Field
      name: OERIS
      bit_offset: 10
      bit_width: 1
      description: OERIS
    - !Field
      name: BERIS
      bit_offset: 9
      bit_width: 1
      description: BERIS
    - !Field
      name: PERIS
      bit_offset: 8
      bit_width: 1
      description: PERIS
    - !Field
      name: FERIS
      bit_offset: 7
      bit_width: 1
      description: FERIS
    - !Field
      name: RTRIS
      bit_offset: 6
      bit_width: 1
      description: RTRIS
    - !Field
      name: TXRIS
      bit_offset: 5
      bit_width: 1
      description: TXRIS
    - !Field
      name: RXRIS
      bit_offset: 4
      bit_width: 1
      description: RXRIS
    - !Field
      name: CTSRMIS
      bit_offset: 1
      bit_width: 1
      description: CTSRMIS
  - !Register
    name: MIS
    addr: 0x40
    size_bits: 32
    description: Masked Interrupt Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OEMIS
      bit_offset: 10
      bit_width: 1
      description: OEMIS
    - !Field
      name: BEMIS
      bit_offset: 9
      bit_width: 1
      description: BEMIS
    - !Field
      name: PEMIS
      bit_offset: 8
      bit_width: 1
      description: PEMIS
    - !Field
      name: FEMIS
      bit_offset: 7
      bit_width: 1
      description: FEMIS
    - !Field
      name: RTMIS
      bit_offset: 6
      bit_width: 1
      description: RTMIS
    - !Field
      name: TXMIS
      bit_offset: 5
      bit_width: 1
      description: TXMIS
    - !Field
      name: RXMIS
      bit_offset: 4
      bit_width: 1
      description: RXMIS
    - !Field
      name: CTSMMIS
      bit_offset: 1
      bit_width: 1
      description: CTSMMIS
  - !Register
    name: ICR
    addr: 0x44
    size_bits: 32
    description: 'Interrupt Clear

      On a write of 1, the corresponding interrupt is cleared. A write of 0 has no
      effect.'
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: OEIC
      bit_offset: 10
      bit_width: 1
      description: OEIC
    - !Field
      name: BEIC
      bit_offset: 9
      bit_width: 1
      description: BEIC
    - !Field
      name: PEIC
      bit_offset: 8
      bit_width: 1
      description: PEIC
    - !Field
      name: FEIC
      bit_offset: 7
      bit_width: 1
      description: FEIC
    - !Field
      name: RTIC
      bit_offset: 6
      bit_width: 1
      description: RTIC
    - !Field
      name: TXIC
      bit_offset: 5
      bit_width: 1
      description: TXIC
    - !Field
      name: RXIC
      bit_offset: 4
      bit_width: 1
      description: RXIC
    - !Field
      name: CTSMIC
      bit_offset: 1
      bit_width: 1
      description: CTSMIC
  - !Register
    name: DMACTL
    addr: 0x48
    size_bits: 32
    description: DMA Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAONERR
      bit_offset: 2
      bit_width: 1
      description: DMAONERR
    - !Field
      name: TXDMAE
      bit_offset: 1
      bit_width: 1
      description: TXDMAE
    - !Field
      name: RXDMAE
      bit_offset: 0
      bit_width: 1
      description: RXDMAE
- !Module
  name: UDMA0
  description: 'ARM Micro Direct Memory Access Controller


    '
  base_addr: 0x40020000
  size: 0x1000
  registers:
  - !Register
    name: STATUS
    addr: 0x0
    size_bits: 32
    description: Status
    read_allowed: true
    write_allowed: false
    reset_value: 0x1f0000
    fields:
    - !Field
      name: TEST
      bit_offset: 28
      bit_width: 4
      description: TEST
    - !Field
      name: TOTALCHANNELS
      bit_offset: 16
      bit_width: 5
      description: TOTALCHANNELS
    - !Field
      name: STATE
      bit_offset: 4
      bit_width: 4
      description: STATE
    - !Field
      name: MASTERENABLE
      bit_offset: 0
      bit_width: 1
      description: MASTERENABLE
  - !Register
    name: CFG
    addr: 0x4
    size_bits: 32
    description: Configuration
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PRTOCTRL
      bit_offset: 5
      bit_width: 3
      description: PRTOCTRL
    - !Field
      name: MASTERENABLE
      bit_offset: 0
      bit_width: 1
      description: MASTERENABLE
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: Channel Control Data Base Pointer
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BASEPTR
      bit_offset: 10
      bit_width: 22
      description: BASEPTR
  - !Register
    name: ALTCTRL
    addr: 0xc
    size_bits: 32
    description: Channel Alternate Control Data Base Pointer
    read_allowed: true
    write_allowed: false
    reset_value: 0x200
    fields:
    - !Field
      name: BASEPTR
      bit_offset: 0
      bit_width: 32
      description: BASEPTR
  - !Register
    name: WAITONREQ
    addr: 0x10
    size_bits: 32
    description: 'Channel Wait On Request Status


      '
    read_allowed: true
    write_allowed: false
    reset_value: 0xffff1eff
    fields:
    - !Field
      name: CHNLSTATUS
      bit_offset: 0
      bit_width: 32
      description: CHNLSTATUS
  - !Register
    name: SOFTREQ
    addr: 0x14
    size_bits: 32
    description: Channel Software Request
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CHNLS
      bit_offset: 0
      bit_width: 32
      description: CHNLS
  - !Register
    name: SETBURST
    addr: 0x18
    size_bits: 32
    description: Channel Set UseBurst
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHNLS
      bit_offset: 0
      bit_width: 32
      description: CHNLS
  - !Register
    name: CLEARBURST
    addr: 0x1c
    size_bits: 32
    description: Channel Clear UseBurst
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CHNLS
      bit_offset: 0
      bit_width: 32
      description: CHNLS
  - !Register
    name: SETREQMASK
    addr: 0x20
    size_bits: 32
    description: Channel Set Request Mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHNLS
      bit_offset: 0
      bit_width: 32
      description: CHNLS
  - !Register
    name: CLEARREQMASK
    addr: 0x24
    size_bits: 32
    description: Clear Channel Request Mask
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CHNLS
      bit_offset: 0
      bit_width: 32
      description: CHNLS
  - !Register
    name: SETCHANNELEN
    addr: 0x28
    size_bits: 32
    description: Set Channel Enable
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHNLS
      bit_offset: 0
      bit_width: 32
      description: CHNLS
  - !Register
    name: CLEARCHANNELEN
    addr: 0x2c
    size_bits: 32
    description: Clear Channel Enable
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CHNLS
      bit_offset: 0
      bit_width: 32
      description: CHNLS
  - !Register
    name: SETCHNLPRIALT
    addr: 0x30
    size_bits: 32
    description: Channel Set Primary-Alternate
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHNLS
      bit_offset: 0
      bit_width: 32
      description: CHNLS
  - !Register
    name: CLEARCHNLPRIALT
    addr: 0x34
    size_bits: 32
    description: Channel Clear Primary-Alternate
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CHNLS
      bit_offset: 0
      bit_width: 32
      description: CHNLS
  - !Register
    name: SETCHNLPRIORITY
    addr: 0x38
    size_bits: 32
    description: Set Channel Priority
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHNLS
      bit_offset: 0
      bit_width: 32
      description: CHNLS
  - !Register
    name: CLEARCHNLPRIORITY
    addr: 0x3c
    size_bits: 32
    description: Clear Channel Priority
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CHNLS
      bit_offset: 0
      bit_width: 32
      description: CHNLS
  - !Register
    name: ERROR
    addr: 0x4c
    size_bits: 32
    description: Error Status and Clear
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATUS
      bit_offset: 0
      bit_width: 1
      description: STATUS
  - !Register
    name: REQDONE
    addr: 0x504
    size_bits: 32
    description: Channel Request Done
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHNLS
      bit_offset: 0
      bit_width: 32
      description: CHNLS
  - !Register
    name: DONEMASK
    addr: 0x520
    size_bits: 32
    description: Channel Request Done Mask
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHNLS
      bit_offset: 0
      bit_width: 32
      description: CHNLS
- !Module
  name: VIMS
  description: 'Versatile Instruction Memory System

    Controls memory access to the Flash and encapsulates the following instruction
    memories:

    - Boot ROM

    - Cache / GPRAM

    '
  base_addr: 0x40034000
  size: 0x400
  registers:
  - !Register
    name: STAT
    addr: 0x0
    size_bits: 32
    description: 'Status

      Displays current VIMS mode and line buffer status'
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IDCODE_LB_DIS
      bit_offset: 5
      bit_width: 1
      description: IDCODE_LB_DIS
    - !Field
      name: SYSBUS_LB_DIS
      bit_offset: 4
      bit_width: 1
      description: SYSBUS_LB_DIS
    - !Field
      name: MODE_CHANGING
      bit_offset: 3
      bit_width: 1
      description: MODE_CHANGING
    - !Field
      name: INV
      bit_offset: 2
      bit_width: 1
      description: INV
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: MODE
  - !Register
    name: CTL
    addr: 0x4
    size_bits: 32
    description: 'Control

      Configure VIMS mode and line buffer settings'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STATS_CLR
      bit_offset: 31
      bit_width: 1
      description: STATS_CLR
    - !Field
      name: STATS_EN
      bit_offset: 30
      bit_width: 1
      description: STATS_EN
    - !Field
      name: DYN_CG_EN
      bit_offset: 29
      bit_width: 1
      description: DYN_CG_EN
    - !Field
      name: IDCODE_LB_DIS
      bit_offset: 5
      bit_width: 1
      description: IDCODE_LB_DIS
    - !Field
      name: SYSBUS_LB_DIS
      bit_offset: 4
      bit_width: 1
      description: SYSBUS_LB_DIS
    - !Field
      name: ARB_CFG
      bit_offset: 3
      bit_width: 1
      description: ARB_CFG
    - !Field
      name: PREF_EN
      bit_offset: 2
      bit_width: 1
      description: PREF_EN
    - !Field
      name: MODE
      bit_offset: 0
      bit_width: 2
      description: MODE
- !Module
  name: WDT
  description: 'Watchdog Timer


    '
  base_addr: 0x40080000
  size: 0x1000
  registers:
  - !Register
    name: LOAD
    addr: 0x0
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: WDTLOAD
      bit_offset: 0
      bit_width: 32
      description: WDTLOAD
  - !Register
    name: VALUE
    addr: 0x4
    size_bits: 32
    description: Current Count Value
    read_allowed: true
    write_allowed: false
    reset_value: 0xffffffff
    fields:
    - !Field
      name: WDTVALUE
      bit_offset: 0
      bit_width: 32
      description: WDTVALUE
  - !Register
    name: CTL
    addr: 0x8
    size_bits: 32
    description: Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTTYPE
      bit_offset: 2
      bit_width: 1
      description: INTTYPE
    - !Field
      name: RESEN
      bit_offset: 1
      bit_width: 1
      description: RESEN
    - !Field
      name: INTEN
      bit_offset: 0
      bit_width: 1
      description: INTEN
  - !Register
    name: ICR
    addr: 0xc
    size_bits: 32
    description: Interrupt Clear
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: WDTICR
      bit_offset: 0
      bit_width: 32
      description: WDTICR
  - !Register
    name: RIS
    addr: 0x10
    size_bits: 32
    description: Raw Interrupt Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WDTRIS
      bit_offset: 0
      bit_width: 1
      description: WDTRIS
  - !Register
    name: MIS
    addr: 0x14
    size_bits: 32
    description: Masked Interrupt Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: WDTMIS
      bit_offset: 0
      bit_width: 1
      description: WDTMIS
  - !Register
    name: TEST
    addr: 0x418
    size_bits: 32
    description: 'Test Mode


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STALL
      bit_offset: 8
      bit_width: 1
      description: STALL
    - !Field
      name: TEST_EN
      bit_offset: 0
      bit_width: 1
      description: TEST_EN
  - !Register
    name: INT_CAUS
    addr: 0x41c
    size_bits: 32
    description: 'Interrupt Cause Test Mode


      '
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CAUSE_RESET
      bit_offset: 1
      bit_width: 1
      description: CAUSE_RESET
    - !Field
      name: CAUSE_INTR
      bit_offset: 0
      bit_width: 1
      description: CAUSE_INTR
  - !Register
    name: LOCK
    addr: 0xc00
    size_bits: 32
    description: 'Lock


      '
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WDTLOCK
      bit_offset: 0
      bit_width: 32
      description: WDTLOCK
