[
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208160",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208160",
        "articleTitle": "Network-on-chip: Current issues and challenges",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "3",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37408491700,
                "preferredName": "Manoj Singh Gaur",
                "firstName": "Manoj Singh",
                "lastName": "Gaur"
            },
            {
                "id": 37403813600,
                "preferredName": "Vijay Laxmi",
                "firstName": "Vijay",
                "lastName": "Laxmi"
            },
            {
                "id": 37270830700,
                "preferredName": "Mark Zwolinski",
                "firstName": "Mark",
                "lastName": "Zwolinski"
            },
            {
                "id": 37085362995,
                "preferredName": "Manoj Kumar",
                "firstName": "Manoj",
                "lastName": "Kumar"
            },
            {
                "id": 37085749712,
                "preferredName": "Niyati Gupta",
                "firstName": "Niyati",
                "lastName": "Gupta"
            },
            {
                "id": 37088238064,
                "preferredName": "Ashish",
                "firstName": null,
                "lastName": "Ashish"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208143",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208143",
        "articleTitle": "Implementation of a high speed multiplier for high-performance and low power applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085650131,
                "preferredName": "G Ganesh Kumar",
                "firstName": "G Ganesh",
                "lastName": "Kumar"
            },
            {
                "id": 37549010200,
                "preferredName": "Subhendu K Sahoo",
                "firstName": "Subhendu K",
                "lastName": "Sahoo"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208051",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208051",
        "articleTitle": "High-performance multiplierless DCT architecture for HEVC",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37545627800,
                "preferredName": "A. D. Darji",
                "firstName": "A. D.",
                "lastName": "Darji"
            },
            {
                "id": 37085734785,
                "preferredName": "Raviraj P. Makwana",
                "firstName": "Raviraj P.",
                "lastName": "Makwana"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208060",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208060",
        "articleTitle": "Defect characterization and testing of QCA devices and circuits: A survey",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085758577,
                "preferredName": "Vaishali Dhare",
                "firstName": "Vaishali",
                "lastName": "Dhare"
            },
            {
                "id": 37396449200,
                "preferredName": "Usha Mehta",
                "firstName": "Usha",
                "lastName": "Mehta"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208104",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208104",
        "articleTitle": "Sensitivity and non-linearity study and performance enhancement in bossed diaphragm piezoresistive pressure sensor",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085617839,
                "preferredName": "Ramprasad Nambisan",
                "firstName": "Ramprasad",
                "lastName": "Nambisan"
            },
            {
                "id": 37085626633,
                "preferredName": "S. Santosh Kumar",
                "firstName": "S. Santosh",
                "lastName": "Kumar"
            },
            {
                "id": 38253422900,
                "preferredName": "B. D. Pant",
                "firstName": "B. D.",
                "lastName": "Pant"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208150",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208150",
        "articleTitle": "Low power, high speed error tolerant multiplier using approximate adders",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086598514,
                "preferredName": "K. Manikantta Reddy",
                "firstName": "K. Manikantta",
                "lastName": "Reddy"
            },
            {
                "id": 37085710228,
                "preferredName": "Y. B. Nithin Kumar",
                "firstName": "Y. B.",
                "lastName": "Nithin Kumar"
            },
            {
                "id": 37085538071,
                "preferredName": "Dheeraj Sharma",
                "firstName": "Dheeraj",
                "lastName": "Sharma"
            },
            {
                "id": 37085381545,
                "preferredName": "M. H. Vasantha",
                "firstName": "M. H.",
                "lastName": "Vasantha"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208077",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208077",
        "articleTitle": "Intuitive design of PTAT and CTAT circuits for MOSFET based temperature sensor using Inversion Coefficient based approach",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085711371,
                "preferredName": "Shikhar Tewari",
                "firstName": "Shikhar",
                "lastName": "Tewari"
            },
            {
                "id": 37534453300,
                "preferredName": "Kirmender Singh",
                "firstName": "Kirmender",
                "lastName": "Singh"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208121",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208121",
        "articleTitle": "Design of area efficient and low power bandgap voltage reference using sub-threshold MOS transistors",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085727240,
                "preferredName": "Prashant Khot",
                "firstName": "Prashant",
                "lastName": "Khot"
            },
            {
                "id": 37660934300,
                "preferredName": "Rajashekhar B. Shettar",
                "firstName": "Rajashekhar B.",
                "lastName": "Shettar"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208071",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208071",
        "articleTitle": "A novel adiabatic SRAM cell implementation using split level charge recovery logic",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085479661,
                "preferredName": "S Dinesh Kumar",
                "firstName": "S Dinesh",
                "lastName": "Kumar"
            },
            {
                "id": 37087748386,
                "preferredName": "S K Noor Mahammad",
                "firstName": "S K Noor",
                "lastName": "Mahammad"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208111",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208111",
        "articleTitle": "Molecular modeling of Nano bio p-i-n FET",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085714352,
                "preferredName": "Debarati Dey",
                "firstName": "Debarati",
                "lastName": "Dey"
            },
            {
                "id": 37085709227,
                "preferredName": "Pradipta Roy",
                "firstName": "Pradipta",
                "lastName": "Roy"
            },
            {
                "id": 38234278300,
                "preferredName": "Debashis De",
                "firstName": "Debashis",
                "lastName": "De"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208164",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208164",
        "articleTitle": "Technology scaling and its side effects",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37398071800,
                "preferredName": "Aminul Islam",
                "firstName": "Aminul",
                "lastName": "Islam"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208095",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208095",
        "articleTitle": "Area compact 5T portless SRAM cell for high density cache in 65nm CMOS",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085672195,
                "preferredName": "Jitendra Kumar Yadav",
                "firstName": "Jitendra Kumar",
                "lastName": "Yadav"
            },
            {
                "id": 37085659613,
                "preferredName": "Pallavi Das",
                "firstName": "Pallavi",
                "lastName": "Das"
            },
            {
                "id": 37085673021,
                "preferredName": "Abhinav Jain",
                "firstName": "Abhinav",
                "lastName": "Jain"
            },
            {
                "id": 37072617400,
                "preferredName": "Anuj Grover",
                "firstName": "Anuj",
                "lastName": "Grover"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208108",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208108",
        "articleTitle": "An efficient on-chip energy processing circuit for micro-scale energy harvesting systems",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38580983000,
                "preferredName": "Saroj Mondal",
                "firstName": "Saroj",
                "lastName": "Mondal"
            },
            {
                "id": 37269426400,
                "preferredName": "Roy P. Paily",
                "firstName": "Roy P.",
                "lastName": "Paily"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208082",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208082",
        "articleTitle": "An offset-tolerant self-correcting sense amplifier for robust high speed SRAM",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085706356,
                "preferredName": "Praneet Bhatia",
                "firstName": "Praneet",
                "lastName": "Bhatia"
            },
            {
                "id": 37085515162,
                "preferredName": "B. S. Reniwal",
                "firstName": "B. S.",
                "lastName": "Reniwal"
            },
            {
                "id": 37570432500,
                "preferredName": "S. K. Vishvakarma",
                "firstName": "S. K.",
                "lastName": "Vishvakarma"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208045",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208045",
        "articleTitle": "Design and development of cantilever-type MEMS based piezoelectric energy harvester",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37089779009,
                "preferredName": "Shanky Saxena",
                "firstName": "Shanky",
                "lastName": "Saxena"
            },
            {
                "id": 38188279200,
                "preferredName": "Ritu Sharma",
                "firstName": "Ritu",
                "lastName": "Sharma"
            },
            {
                "id": 38253422900,
                "preferredName": "B.D. Pant",
                "firstName": "B.D.",
                "lastName": "Pant"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208092",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208092",
        "articleTitle": "Squarer design with reduced area and delay",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37274348300,
                "preferredName": "Arindam Banerjee",
                "firstName": "Arindam",
                "lastName": "Banerjee"
            },
            {
                "id": 37272244300,
                "preferredName": "Debesh Kumar Das",
                "firstName": "Debesh Kumar",
                "lastName": "Das"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208069",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208069",
        "articleTitle": "A 4 bit medium speed flash ADC using inverter based comparator in 0.18μm CMOS",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38548004600,
                "preferredName": "D. Malathi",
                "firstName": "D.",
                "lastName": "Malathi"
            },
            {
                "id": 37085614470,
                "preferredName": "R. Greeshma",
                "firstName": "R.",
                "lastName": "Greeshma"
            },
            {
                "id": 37085624890,
                "preferredName": "R. Sanjay",
                "firstName": "R.",
                "lastName": "Sanjay"
            },
            {
                "id": 37400692400,
                "preferredName": "B. Venkataramani",
                "firstName": "B.",
                "lastName": "Venkataramani"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208093",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208093",
        "articleTitle": "A novel ROPUF for hardware security",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38244735400,
                "preferredName": "Sauvagya Ranjan Sahoo",
                "firstName": "Sauvagya Ranjan",
                "lastName": "Sahoo"
            },
            {
                "id": 37085423963,
                "preferredName": "Sudeendra Kumar",
                "firstName": "Sudeendra",
                "lastName": "Kumar"
            },
            {
                "id": 37542788300,
                "preferredName": "Kamalakanta Mahapatra",
                "firstName": "Kamalakanta",
                "lastName": "Mahapatra"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208080",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208080",
        "articleTitle": "Simulation and characterization of dual-gate SOI MOSFET, on-chip fabricated with ISFET",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086280437,
                "preferredName": "J Yadav",
                "firstName": "J",
                "lastName": "Yadav"
            },
            {
                "id": 37085634931,
                "preferredName": "S Sinha",
                "firstName": "S",
                "lastName": "Sinha"
            },
            {
                "id": 38089094900,
                "preferredName": "A Sharma",
                "firstName": "A",
                "lastName": "Sharma"
            },
            {
                "id": 37086479014,
                "preferredName": "R Chaudhary",
                "firstName": "R",
                "lastName": "Chaudhary"
            },
            {
                "id": 37085581897,
                "preferredName": "R Mukhiya",
                "firstName": "R",
                "lastName": "Mukhiya"
            },
            {
                "id": 37086215892,
                "preferredName": "R Sharma",
                "firstName": "R",
                "lastName": "Sharma"
            },
            {
                "id": 37370521400,
                "preferredName": "V K Khanna",
                "firstName": "V K",
                "lastName": "Khanna"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208107",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208107",
        "articleTitle": "Implementation of input data buffering and scheduling methodology for 8 parallel MDC FFT",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085643542,
                "preferredName": "Govinda Rao Locharla",
                "firstName": "Govinda Rao",
                "lastName": "Locharla"
            },
            {
                "id": 37087106913,
                "preferredName": "K Sudeendra Kumar",
                "firstName": "K Sudeendra",
                "lastName": "Kumar"
            },
            {
                "id": 37542788300,
                "preferredName": "K K Mahapatra",
                "firstName": "K K",
                "lastName": "Mahapatra"
            },
            {
                "id": 38119889000,
                "preferredName": "Samit Ari",
                "firstName": "Samit",
                "lastName": "Ari"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208046",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208046",
        "articleTitle": "Development of Radiation Hardened by Design(RHBD) primitive gates using 0.18μm CMOS technology",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37089046297,
                "preferredName": "Rakesh Trivedi",
                "firstName": "Rakesh",
                "lastName": "Trivedi"
            },
            {
                "id": 37396456600,
                "preferredName": "N. M. Devashrayee",
                "firstName": "N. M.",
                "lastName": "Devashrayee"
            },
            {
                "id": 37396449200,
                "preferredName": "Usha S Mehta",
                "firstName": "Usha S",
                "lastName": "Mehta"
            },
            {
                "id": 37702327500,
                "preferredName": "N. M. Desai",
                "firstName": "N. M.",
                "lastName": "Desai"
            },
            {
                "id": 38128462700,
                "preferredName": "Himanshu Patel",
                "firstName": "Himanshu",
                "lastName": "Patel"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208162",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208162",
        "articleTitle": "Real-time embedded systems analysis — From theory to practice",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37332946000,
                "preferredName": "Ansuman Banerjee",
                "firstName": "Ansuman",
                "lastName": "Banerjee"
            },
            {
                "id": 37085362250,
                "preferredName": "Arijit Mondal",
                "firstName": "Arijit",
                "lastName": "Mondal"
            },
            {
                "id": 37395178200,
                "preferredName": "Arnab Sarkar",
                "firstName": "Arnab",
                "lastName": "Sarkar"
            },
            {
                "id": 37274963900,
                "preferredName": "Santosh Biswas",
                "firstName": "Santosh",
                "lastName": "Biswas"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208129",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208129",
        "articleTitle": "Cryptanalysis of hardware based stream ciphers and implementation of GSM stream cipher to propose a novel approach for designing n-bit LFSR stream cipher",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085435824,
                "preferredName": "Darshana Upadhyay",
                "firstName": "Darshana",
                "lastName": "Upadhyay"
            },
            {
                "id": 37085642307,
                "preferredName": "Trishla Shah",
                "firstName": "Trishla",
                "lastName": "Shah"
            },
            {
                "id": 37085431056,
                "preferredName": "Priyanka Sharma",
                "firstName": "Priyanka",
                "lastName": "Sharma"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208133",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208133",
        "articleTitle": "Analysis and design guidelines for customized logic families in CMOS",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085659387,
                "preferredName": "Namrata Singh",
                "firstName": "Namrata",
                "lastName": "Singh"
            },
            {
                "id": 37530033400,
                "preferredName": "Sujay Deb",
                "firstName": "Sujay",
                "lastName": "Deb"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208068",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208068",
        "articleTitle": "C2-DLM: Cache coherence aware dual link mesh for on-chip interconnect",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37077667800,
                "preferredName": "Sonal Yadav",
                "firstName": "Sonal",
                "lastName": "Yadav"
            },
            {
                "id": 37403813600,
                "preferredName": "V. Laxmi",
                "firstName": "V.",
                "lastName": "Laxmi"
            },
            {
                "id": 37408491700,
                "preferredName": "M. S. Gaur",
                "firstName": "M. S.",
                "lastName": "Gaur"
            },
            {
                "id": 37085702004,
                "preferredName": "Megha Bhargava",
                "firstName": "Megha",
                "lastName": "Bhargava"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208122",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208122",
        "articleTitle": "GA based diagnostic test pattern generation for transition faults",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37061189400,
                "preferredName": "Anupam Bhar",
                "firstName": "Anupam",
                "lastName": "Bhar"
            },
            {
                "id": 37277128800,
                "preferredName": "Santanu Chattopadhyay",
                "firstName": "Santanu",
                "lastName": "Chattopadhyay"
            },
            {
                "id": 37269313300,
                "preferredName": "Indranil Sengupta",
                "firstName": "Indranil",
                "lastName": "Sengupta"
            },
            {
                "id": 37336169800,
                "preferredName": "Rohit Kapur",
                "firstName": "Rohit",
                "lastName": "Kapur"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208090",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208090",
        "articleTitle": "A secure architecture for the design for testability structures",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085622322,
                "preferredName": "Samta D. Talatule",
                "firstName": "Samta D.",
                "lastName": "Talatule"
            },
            {
                "id": 38232041600,
                "preferredName": "Pravin Zode",
                "firstName": "Pravin",
                "lastName": "Zode"
            },
            {
                "id": 37706796400,
                "preferredName": "Pradnya Zode",
                "firstName": "Pradnya",
                "lastName": "Zode"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208088",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208088",
        "articleTitle": "Partitioning-based test time reduction for core-based 3DICs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085525790,
                "preferredName": "Sabyasachee Banerjee",
                "firstName": "Sabyasachee",
                "lastName": "Banerjee"
            },
            {
                "id": 38243488600,
                "preferredName": "Subhashis Majumder",
                "firstName": "Subhashis",
                "lastName": "Majumder"
            },
            {
                "id": 37272244300,
                "preferredName": "Debesh K. Das",
                "firstName": "Debesh K.",
                "lastName": "Das"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208065",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208065",
        "articleTitle": "MAC based FIR filter: A novel approach for low-power real-time de-noising of ECG signals",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085440607,
                "preferredName": "Ramandeep Kaur",
                "firstName": "Ramandeep",
                "lastName": "Kaur"
            },
            {
                "id": 37085510886,
                "preferredName": "Rahul Malhotra",
                "firstName": "Rahul",
                "lastName": "Malhotra"
            },
            {
                "id": 37530033400,
                "preferredName": "Sujay Deb",
                "firstName": "Sujay",
                "lastName": "Deb"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208136",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208136",
        "articleTitle": "Analysis & characterization of dual tail current based dynamic latch comparator with modified SR latch using 90nm technology",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38234992100,
                "preferredName": "Vijay Savani",
                "firstName": "Vijay",
                "lastName": "Savani"
            },
            {
                "id": 37396456600,
                "preferredName": "N. M. Devashrayee",
                "firstName": "N. M.",
                "lastName": "Devashrayee"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208140",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208140",
        "articleTitle": "Novel design for wideband piezoelectric vibrational energy harvester (P-VEH)",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085641531,
                "preferredName": "Shaurya Kaushal",
                "firstName": "Shaurya",
                "lastName": "Kaushal"
            },
            {
                "id": 37085638238,
                "preferredName": "Pulkit Kumar Dubey",
                "firstName": "Pulkit Kumar",
                "lastName": "Dubey"
            },
            {
                "id": 37085643031,
                "preferredName": "Gaurav Prabhudesai",
                "firstName": "Gaurav",
                "lastName": "Prabhudesai"
            },
            {
                "id": 38253422900,
                "preferredName": "B. D. Pant",
                "firstName": "B. D.",
                "lastName": "Pant"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208058",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208058",
        "articleTitle": "σLBDR: Congestion-aware logic based distributed routing for 2D NoC",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085749712,
                "preferredName": "Niyati Gupta",
                "firstName": "Niyati",
                "lastName": "Gupta"
            },
            {
                "id": 37085362995,
                "preferredName": "Manoj Kumar",
                "firstName": "Manoj",
                "lastName": "Kumar"
            },
            {
                "id": 37403813600,
                "preferredName": "Vijay Laxmi",
                "firstName": "Vijay",
                "lastName": "Laxmi"
            },
            {
                "id": 37408491700,
                "preferredName": "Manoj Singh Gaur",
                "firstName": "Manoj Singh",
                "lastName": "Gaur"
            },
            {
                "id": 37270830700,
                "preferredName": "Mark Zwolinski",
                "firstName": "Mark",
                "lastName": "Zwolinski"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208139",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208139",
        "articleTitle": "Verilog-A implementation of energy-efficient SAR ADCs for biomedical application",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085659210,
                "preferredName": "M. Santhanalakshmi",
                "firstName": "M.",
                "lastName": "Santhanalakshmi"
            },
            {
                "id": 37085659362,
                "preferredName": "K. Yasoda",
                "firstName": "K.",
                "lastName": "Yasoda"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208084",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208084",
        "articleTitle": "An integrable trench LDMOS transistor on SOI for RF power amplifiers in PICs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38519141600,
                "preferredName": "Mayank Punetha",
                "firstName": "Mayank",
                "lastName": "Punetha"
            },
            {
                "id": 37329001100,
                "preferredName": "Yashvir Singh",
                "firstName": "Yashvir",
                "lastName": "Singh"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208124",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208124",
        "articleTitle": "Detection and analysis of hardware trojan using scan chain method",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085692316,
                "preferredName": "M. Rithesh",
                "firstName": "M.",
                "lastName": "Rithesh"
            },
            {
                "id": 37085628116,
                "preferredName": "G. Harish",
                "firstName": "G.",
                "lastName": "Harish"
            },
            {
                "id": 37087669758,
                "preferredName": "Bhargav B.V. Ram",
                "firstName": "Bhargav B.V.",
                "lastName": "Ram"
            },
            {
                "id": 37085444870,
                "preferredName": "Siva Yellampalli",
                "firstName": "Siva",
                "lastName": "Yellampalli"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208055",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208055",
        "articleTitle": "Bipolar voltage level shifter",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38257053500,
                "preferredName": "Hari Shanker Gupta",
                "firstName": "Hari Shanker",
                "lastName": "Gupta"
            },
            {
                "id": 38467408300,
                "preferredName": "Shweta Kirkire",
                "firstName": "Shweta",
                "lastName": "Kirkire"
            },
            {
                "id": 38467406100,
                "preferredName": "Sunil Bhati",
                "firstName": "Sunil",
                "lastName": "Bhati"
            },
            {
                "id": 37085433297,
                "preferredName": "Ravi Shankar Chaurasia",
                "firstName": "Ravi Shankar",
                "lastName": "Chaurasia"
            },
            {
                "id": 38467781300,
                "preferredName": "Sanjeev Mehta",
                "firstName": "Sanjeev",
                "lastName": "Mehta"
            },
            {
                "id": 37085635010,
                "preferredName": "Arup Roy Choudhary",
                "firstName": "Arup Roy",
                "lastName": "Choudhary"
            },
            {
                "id": 37085649318,
                "preferredName": "Dipen Patel",
                "firstName": "Dipen",
                "lastName": "Patel"
            },
            {
                "id": 37085644870,
                "preferredName": "Jaymin Vaghela",
                "firstName": "Jaymin",
                "lastName": "Vaghela"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208130",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208130",
        "articleTitle": "PDF testability of a combinational circuit derived by covering ROBDD nodes using Invert-And-Or circuits",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085757737,
                "preferredName": "Toral Shah",
                "firstName": "Toral",
                "lastName": "Shah"
            },
            {
                "id": 37323206700,
                "preferredName": "Anzhela Matrosova",
                "firstName": "Anzhela",
                "lastName": "Matrosova"
            },
            {
                "id": 37404014500,
                "preferredName": "Virendra Singh",
                "firstName": "Virendra",
                "lastName": "Singh"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208096",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208096",
        "articleTitle": "Methodology for optimizing ESD protection for high speed LVDS based I/Os",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085693475,
                "preferredName": "Vishnuram Abhinav",
                "firstName": "Vishnuram",
                "lastName": "Abhinav"
            },
            {
                "id": 37273696400,
                "preferredName": "Amitabh Chatterjee",
                "firstName": "Amitabh",
                "lastName": "Chatterjee"
            },
            {
                "id": 37085682492,
                "preferredName": "Dheeraj Kumar Sinha",
                "firstName": "Dheeraj Kumar",
                "lastName": "Sinha"
            },
            {
                "id": 37086242451,
                "preferredName": "Rajan Singh",
                "firstName": "Rajan",
                "lastName": "Singh"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208059",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208059",
        "articleTitle": "Sensitivity analysis of DRV for various configurations of SRAM",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085695309,
                "preferredName": "Ruchi",
                "firstName": null,
                "lastName": "Ruchi"
            },
            {
                "id": 37405493100,
                "preferredName": "S. Dasgupta",
                "firstName": "S.",
                "lastName": "Dasgupta"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208063",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208063",
        "articleTitle": "A framework for thermal aware reliability estimation in 2D NoC",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085693368,
                "preferredName": "Ashish Sharma",
                "firstName": "Ashish",
                "lastName": "Sharma"
            },
            {
                "id": 37085688627,
                "preferredName": "Prachi Upadhyay",
                "firstName": "Prachi",
                "lastName": "Upadhyay"
            },
            {
                "id": 37085698950,
                "preferredName": "Ruby Ansar",
                "firstName": "Ruby",
                "lastName": "Ansar"
            },
            {
                "id": 37403813600,
                "preferredName": "Vijay Laxmi",
                "firstName": "Vijay",
                "lastName": "Laxmi"
            },
            {
                "id": 38580772400,
                "preferredName": "Lava Bhargava",
                "firstName": "Lava",
                "lastName": "Bhargava"
            },
            {
                "id": 37408491700,
                "preferredName": "Manoj Singh Gaur",
                "firstName": "Manoj Singh",
                "lastName": "Gaur"
            },
            {
                "id": 37270830700,
                "preferredName": "Mark Zwolinski",
                "firstName": "Mark",
                "lastName": "Zwolinski"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208134",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208134",
        "articleTitle": "A low-power subthreshold LNA for mobile applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085669208,
                "preferredName": "M M Vinaya",
                "firstName": "M M",
                "lastName": "Vinaya"
            },
            {
                "id": 37269426400,
                "preferredName": "Roy P. Paily",
                "firstName": "Roy P.",
                "lastName": "Paily"
            },
            {
                "id": 37270467100,
                "preferredName": "Anil Mahanta",
                "firstName": "Anil",
                "lastName": "Mahanta"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208113",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208113",
        "articleTitle": "TSV aware standard cell placement for 3D ICs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085482583,
                "preferredName": "Sameer Pawanekar",
                "firstName": "Sameer",
                "lastName": "Pawanekar"
            },
            {
                "id": 37698823600,
                "preferredName": "Gaurav Trivedi",
                "firstName": "Gaurav",
                "lastName": "Trivedi"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208152",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208152",
        "articleTitle": "A methodology to reuse random IP stimuli in an SoC functional verification environment",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37087691052,
                "preferredName": "V S Rashmi",
                "firstName": "V S",
                "lastName": "Rashmi"
            },
            {
                "id": 37937623300,
                "preferredName": "Giridhar Somayaji",
                "firstName": "Giridhar",
                "lastName": "Somayaji"
            },
            {
                "id": 37085631830,
                "preferredName": "Sirisha Bhamidipathi",
                "firstName": "Sirisha",
                "lastName": "Bhamidipathi"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208083",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208083",
        "articleTitle": "Fabrication and characterization of Al gate n-MOSFET, on-chip fabricated with Si3N4 ISFET",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086479014,
                "preferredName": "R Chaudhary",
                "firstName": "R",
                "lastName": "Chaudhary"
            },
            {
                "id": 38089094900,
                "preferredName": "A Sharma",
                "firstName": "A",
                "lastName": "Sharma"
            },
            {
                "id": 37085634931,
                "preferredName": "S Sinha",
                "firstName": "S",
                "lastName": "Sinha"
            },
            {
                "id": 37086280437,
                "preferredName": "J Yadav",
                "firstName": "J",
                "lastName": "Yadav"
            },
            {
                "id": 37086215892,
                "preferredName": "R Sharma",
                "firstName": "R",
                "lastName": "Sharma"
            },
            {
                "id": 37085581897,
                "preferredName": "R Mukhiya",
                "firstName": "R",
                "lastName": "Mukhiya"
            },
            {
                "id": 37370521400,
                "preferredName": "V K Khanna",
                "firstName": "V K",
                "lastName": "Khanna"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208050",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208050",
        "articleTitle": "CORDIC on a configurable serial architecture for biomedical signal processing applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085574167,
                "preferredName": "Nupur Jain",
                "firstName": "Nupur",
                "lastName": "Jain"
            },
            {
                "id": 37085514099,
                "preferredName": "Biswajit Mishra",
                "firstName": "Biswajit",
                "lastName": "Mishra"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208117",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208117",
        "articleTitle": "RISC-V out-of-order data conversion co-processor",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085651395,
                "preferredName": "Aneesh Raveendran",
                "firstName": "Aneesh",
                "lastName": "Raveendran"
            },
            {
                "id": 37085361108,
                "preferredName": "Vinayak Patil",
                "firstName": "Vinayak",
                "lastName": "Patil"
            },
            {
                "id": 37085503172,
                "preferredName": "Vivian Desalphine",
                "firstName": "Vivian",
                "lastName": "Desalphine"
            },
            {
                "id": 37085655646,
                "preferredName": "P M Sobha",
                "firstName": "P M",
                "lastName": "Sobha"
            },
            {
                "id": 37087653460,
                "preferredName": "A David Selvakumar",
                "firstName": "A",
                "lastName": "David Selvakumar"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208123",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208123",
        "articleTitle": "Side channel attack resistant architecture for elliptic curve cryptography",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38232041600,
                "preferredName": "Pravin Zode",
                "firstName": "Pravin",
                "lastName": "Zode"
            },
            {
                "id": 37927695600,
                "preferredName": "Raghavendra B. Deshmukh",
                "firstName": "Raghavendra B.",
                "lastName": "Deshmukh"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208158",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208158",
        "articleTitle": "Introduction to MEMS; their applications as sensors for chemical & bio sensing",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37662567500,
                "preferredName": "Nitin S. Kale",
                "firstName": "Nitin S.",
                "lastName": "Kale"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208125",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208125",
        "articleTitle": "Low power and hardware cost STUMPS BIST",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085531998,
                "preferredName": "N Ravi Kiran",
                "firstName": "N Ravi",
                "lastName": "Kiran"
            },
            {
                "id": 37085628116,
                "preferredName": "G Harish",
                "firstName": "G",
                "lastName": "Harish"
            },
            {
                "id": 37087665355,
                "preferredName": "A Karthik",
                "firstName": "A",
                "lastName": "Karthik"
            },
            {
                "id": 37085444870,
                "preferredName": "Siva Yellampalli",
                "firstName": "Siva",
                "lastName": "Yellampalli"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208062",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208062",
        "articleTitle": "Pre-layout estimation of performance and design of basic analog circuits in stress enabled technologies",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085533556,
                "preferredName": "Arvind Kumar Sharma",
                "firstName": "Arvind Kumar",
                "lastName": "Sharma"
            },
            {
                "id": 37085764304,
                "preferredName": "Neeraj Mishra",
                "firstName": "Neeraj",
                "lastName": "Mishra"
            },
            {
                "id": 38258562800,
                "preferredName": "Naushad Alam",
                "firstName": "Naushad",
                "lastName": "Alam"
            },
            {
                "id": 37405493100,
                "preferredName": "Sudeb Dasgupta",
                "firstName": "Sudeb",
                "lastName": "Dasgupta"
            },
            {
                "id": 37949538500,
                "preferredName": "Anand Bulusu",
                "firstName": "Anand",
                "lastName": "Bulusu"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208135",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208135",
        "articleTitle": "An embedded framework for accurate object localization using center of gravity measure with mean shift procedure",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38235794900,
                "preferredName": "J. G. Pandey",
                "firstName": "J. G.",
                "lastName": "Pandey"
            },
            {
                "id": 37296832600,
                "preferredName": "A. Karmakar",
                "firstName": "A.",
                "lastName": "Karmakar"
            },
            {
                "id": 37424268900,
                "preferredName": "C. Shekhar",
                "firstName": "C.",
                "lastName": "Shekhar"
            },
            {
                "id": 37830261800,
                "preferredName": "S. Gurunarayanan",
                "firstName": "S.",
                "lastName": "Gurunarayanan"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208141",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208141",
        "articleTitle": "Standby leakage current estimation model for multi threshold CMOS inverter circuit in deep submicron technology",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085675148,
                "preferredName": "Hari Sarkar",
                "firstName": "Hari",
                "lastName": "Sarkar"
            },
            {
                "id": 38666761900,
                "preferredName": "Sudakshina Kundu",
                "firstName": "Sudakshina",
                "lastName": "Kundu"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208072",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208072",
        "articleTitle": "Realistic dynamic timing verification for complex mixed signal hard macro's using UVM",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085685227,
                "preferredName": "Kunal Parihar",
                "firstName": "Kunal",
                "lastName": "Parihar"
            },
            {
                "id": 37085690662,
                "preferredName": "M Venkatesh",
                "firstName": "M",
                "lastName": "Venkatesh"
            },
            {
                "id": 37085690394,
                "preferredName": "Ravikumar Patel",
                "firstName": "Ravikumar",
                "lastName": "Patel"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208145",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208145",
        "articleTitle": "A pipelined memory-efficient architecture for face detection and tracking on a multicore environment",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37372649500,
                "preferredName": "N. Sudha",
                "firstName": "N.",
                "lastName": "Sudha"
            },
            {
                "id": 37087669024,
                "preferredName": "D. Bharat Chandrahas",
                "firstName": "D. Bharat",
                "lastName": "Chandrahas"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208047",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208047",
        "articleTitle": "Thermal aware AND-OR-XOR network synthesis",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38666767400,
                "preferredName": "Priyanka Choudhury",
                "firstName": "Priyanka",
                "lastName": "Choudhury"
            },
            {
                "id": 38666656900,
                "preferredName": "Debanjali Nath",
                "firstName": "Debanjali",
                "lastName": "Nath"
            },
            {
                "id": 37085640313,
                "preferredName": "Vivek Rai",
                "firstName": "Vivek",
                "lastName": "Rai"
            },
            {
                "id": 37301700300,
                "preferredName": "Sambhu Nath Pradhan",
                "firstName": "Sambhu Nath",
                "lastName": "Pradhan"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208161",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208161",
        "articleTitle": "Power- and thermal-aware testing of VLSI circuits and systems",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37277128800,
                "preferredName": "Santanu Chattopadhyay",
                "firstName": "Santanu",
                "lastName": "Chattopadhyay"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208049",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208049",
        "articleTitle": "Improved supply regulation and temperature compensated current reference circuit with low process variations",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085646890,
                "preferredName": "Suraj Gupta",
                "firstName": "Suraj",
                "lastName": "Gupta"
            },
            {
                "id": 38242105600,
                "preferredName": "Sabir Ali Mondal",
                "firstName": "Sabir Ali",
                "lastName": "Mondal"
            },
            {
                "id": 37284440200,
                "preferredName": "Hafizur Rahaman",
                "firstName": "Hafizur",
                "lastName": "Rahaman"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208159",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208159",
        "articleTitle": "Multicore processor — Architecture and programming",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37089120972,
                "preferredName": "N. Sudha",
                "firstName": "N.",
                "lastName": "Sudha"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208126",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208126",
        "articleTitle": "Modified low power scan based technique",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085713155,
                "preferredName": "M R Gowthami",
                "firstName": "M R",
                "lastName": "Gowthami"
            },
            {
                "id": 37085628116,
                "preferredName": "G. Harish",
                "firstName": "G.",
                "lastName": "Harish"
            },
            {
                "id": 37085671748,
                "preferredName": "B V Bhargav Ram",
                "firstName": "B V Bhargav",
                "lastName": "Ram"
            },
            {
                "id": 37085444870,
                "preferredName": "Siva Yellampalli",
                "firstName": "Siva",
                "lastName": "Yellampalli"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208057",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208057",
        "articleTitle": "High speed self biased current sense amplifier for low power CMOS SRAM's",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085639110,
                "preferredName": "Mudasir Bashir",
                "firstName": "Mudasir",
                "lastName": "Bashir"
            },
            {
                "id": 38189547600,
                "preferredName": "Sreehari Rao Patri",
                "firstName": "Sreehari Rao",
                "lastName": "Patri"
            },
            {
                "id": 38191691400,
                "preferredName": "K S R Krishnaprasad",
                "firstName": "K S R",
                "lastName": "Krishnaprasad"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208061",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208061",
        "articleTitle": "A novel dual multiplier floating point multiply accumulate architecture",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085725088,
                "preferredName": "Rohit Kumar",
                "firstName": "Rohit",
                "lastName": "Kumar"
            },
            {
                "id": 37398662600,
                "preferredName": "Manisha Pattanaik",
                "firstName": "Manisha",
                "lastName": "Pattanaik"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208128",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208128",
        "articleTitle": "Design and implementation of DVB-S2 transport stream for onboard processing satellite",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085726438,
                "preferredName": "Rangwani Varsha",
                "firstName": "Rangwani",
                "lastName": "Varsha"
            },
            {
                "id": 37085613734,
                "preferredName": "Rajat Arora",
                "firstName": "Rajat",
                "lastName": "Arora"
            },
            {
                "id": 37398647900,
                "preferredName": "T V S Ram",
                "firstName": "T V S",
                "lastName": "Ram"
            },
            {
                "id": 37072825900,
                "preferredName": "Amit Patel",
                "firstName": "Amit",
                "lastName": "Patel"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208132",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208132",
        "articleTitle": "Fabrication and characterization of pressure sensor, and enhancement of output characteristics by modification of operating pressure range",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085626633,
                "preferredName": "S. Santosh Kumar",
                "firstName": "S. Santosh",
                "lastName": "Kumar"
            },
            {
                "id": 38253422900,
                "preferredName": "B. D. Pant",
                "firstName": "B. D.",
                "lastName": "Pant"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208109",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208109",
        "articleTitle": "Measurement of de-assertion threshold of power-on-reset circuits",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37562466100,
                "preferredName": "Sanjay Kumar Wadhwa",
                "firstName": "Sanjay Kumar",
                "lastName": "Wadhwa"
            },
            {
                "id": 37089395992,
                "preferredName": "Avinash Chandra Tripathi",
                "firstName": "Avinash Chandra",
                "lastName": "Tripathi"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208115",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208115",
        "articleTitle": "FPGA based disk controller and photon counter of optical polarimeter",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085750228,
                "preferredName": "Binal B. Baraiya",
                "firstName": "Binal B.",
                "lastName": "Baraiya"
            },
            {
                "id": 37402610300,
                "preferredName": "Hiren K. Mewada",
                "firstName": "Hiren K.",
                "lastName": "Mewada"
            },
            {
                "id": 37085744601,
                "preferredName": "Amish B. Shah",
                "firstName": "Amish B.",
                "lastName": "Shah"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208079",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208079",
        "articleTitle": "An efficient searching mechanism for dynamic NUCA in chip multiprocessors",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085632691,
                "preferredName": "Kartheek Vanapalli",
                "firstName": "Kartheek",
                "lastName": "Vanapalli"
            },
            {
                "id": 37266891700,
                "preferredName": "Hemangee K. Kapoor",
                "firstName": "Hemangee K.",
                "lastName": "Kapoor"
            },
            {
                "id": 37085465521,
                "preferredName": "Shirshendu Das",
                "firstName": "Shirshendu",
                "lastName": "Das"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208087",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208087",
        "articleTitle": "Real time multisensor Laplacian fusion on FPGA",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086793384,
                "preferredName": "Kshitij Agrawal",
                "firstName": "Kshitij",
                "lastName": "Agrawal"
            },
            {
                "id": 37849582400,
                "preferredName": "Shubhajit Roy Chowdhury",
                "firstName": "Shubhajit Roy",
                "lastName": "Chowdhury"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208054",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208054",
        "articleTitle": "Area optimized CMOS layouts of a 50 Gb/s low power 4:1 multiplexer",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085631468,
                "preferredName": "Vibhor Pareek",
                "firstName": "Vibhor",
                "lastName": "Pareek"
            },
            {
                "id": 37089407514,
                "preferredName": "Gaurvi Goyal",
                "firstName": "Gaurvi",
                "lastName": "Goyal"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208127",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208127",
        "articleTitle": "Instruction cache design space exploration for embedded software applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37397728400,
                "preferredName": "Rajendra Patel",
                "firstName": "Rajendra",
                "lastName": "Patel"
            },
            {
                "id": 37395112700,
                "preferredName": "Arvind Rajawat",
                "firstName": "Arvind",
                "lastName": "Rajawat"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208100",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208100",
        "articleTitle": "A fault tolerant test hardware for L1 cache module in tile CMPs architecture",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37397716900,
                "preferredName": "Mousumi Saha",
                "firstName": "Mousumi",
                "lastName": "Saha"
            },
            {
                "id": 37089124028,
                "preferredName": "Navneet Kumar Gautam",
                "firstName": "Navneet Kumar",
                "lastName": "Gautam"
            },
            {
                "id": 37275958400,
                "preferredName": "Biplab K Sikdar",
                "firstName": "Biplab K",
                "lastName": "Sikdar"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208102",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208102",
        "articleTitle": "A novel VLSI design of DCTQ processor for FPGA implementation",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085704767,
                "preferredName": "Yogesh M. Jain",
                "firstName": "Yogesh M.",
                "lastName": "Jain"
            },
            {
                "id": 37085700621,
                "preferredName": "Aviraj R. Jadhav",
                "firstName": "Aviraj R.",
                "lastName": "Jadhav"
            },
            {
                "id": 37075661300,
                "preferredName": "Harish V. Dixit",
                "firstName": "Harish V.",
                "lastName": "Dixit"
            },
            {
                "id": 37085716653,
                "preferredName": "Akshay S. Hindole",
                "firstName": "Akshay S.",
                "lastName": "Hindole"
            },
            {
                "id": 37085707646,
                "preferredName": "Jithin R. Vadakoott",
                "firstName": "Jithin R.",
                "lastName": "Vadakoott"
            },
            {
                "id": 37085710082,
                "preferredName": "Devendra S. Bilaye",
                "firstName": "Devendra S.",
                "lastName": "Bilaye"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208070",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208070",
        "articleTitle": "An inductorless receiver front-end for multiband wireless applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37089099607,
                "preferredName": "Priyanka Sharma",
                "firstName": "Priyanka",
                "lastName": "Sharma"
            },
            {
                "id": 37085684472,
                "preferredName": "Sunil Pandey",
                "firstName": "Sunil",
                "lastName": "Pandey"
            },
            {
                "id": 37085689404,
                "preferredName": "Pravin A. Dwaramwar",
                "firstName": "Pravin A.",
                "lastName": "Dwaramwar"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208106",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208106",
        "articleTitle": "Design and analysis of a touch mode MEMS capacitive pressure sensor for IUPC",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085520416,
                "preferredName": "Anil Sharma",
                "firstName": "Anil",
                "lastName": "Sharma"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208074",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208074",
        "articleTitle": "Implementation of high speed radix-10 parallel multiplier using Verilog",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085698844,
                "preferredName": "Sonam Negi",
                "firstName": "Sonam",
                "lastName": "Negi"
            },
            {
                "id": 37085679521,
                "preferredName": "Pitchaiah Madduri",
                "firstName": "Pitchaiah",
                "lastName": "Madduri"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208112",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208112",
        "articleTitle": "Analysis of CMOS inhibitory synapse with varying neurotransmitter concentration, reuptake time and spread delay",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085745585,
                "preferredName": "S. G. Pradyumna",
                "firstName": "S. G.",
                "lastName": "Pradyumna"
            },
            {
                "id": 37394756600,
                "preferredName": "S. S. Rathod",
                "firstName": "S. S.",
                "lastName": "Rathod"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208151",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208151",
        "articleTitle": "Low-leakage architecture for embedded ROM",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085707336,
                "preferredName": "Mansi S. Masrani",
                "firstName": "Mansi S.",
                "lastName": "Masrani"
            },
            {
                "id": 37085700456,
                "preferredName": "Raghavendra Chilukuri",
                "firstName": "Raghavendra",
                "lastName": "Chilukuri"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208114",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208114",
        "articleTitle": "Net weighing based timing driven standard cell placer",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085482583,
                "preferredName": "Sameer Pawanekar",
                "firstName": "Sameer",
                "lastName": "Pawanekar"
            },
            {
                "id": 37698823600,
                "preferredName": "Gaurav Trivedi",
                "firstName": "Gaurav",
                "lastName": "Trivedi"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208078",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208078",
        "articleTitle": "Power aware cache miss reduction by energy efficient victim retention",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37088590418,
                "preferredName": "Shounak Chakraborty",
                "firstName": "Shounak",
                "lastName": "Chakraborty"
            },
            {
                "id": 37085465521,
                "preferredName": "Shirshendu Das",
                "firstName": "Shirshendu",
                "lastName": "Das"
            },
            {
                "id": 37266891700,
                "preferredName": "Hemangee K. Kapoor",
                "firstName": "Hemangee K.",
                "lastName": "Kapoor"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208120",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208120",
        "articleTitle": "A small bandwidth microelectromechanical ring resonator-based bandpass filter",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37070854000,
                "preferredName": "Vinayak Pachkawade",
                "firstName": "Vinayak",
                "lastName": "Pachkawade"
            },
            {
                "id": 37085707517,
                "preferredName": "Rajesh Junghare",
                "firstName": "Rajesh",
                "lastName": "Junghare"
            },
            {
                "id": 37295764100,
                "preferredName": "Rajendra Patrikar",
                "firstName": "Rajendra",
                "lastName": "Patrikar"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208118",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208118",
        "articleTitle": "Design and simulative analysis of a batteryless Teflon coated capacitive pressure sensor for glaucoma diagnosis",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37089274243,
                "preferredName": "Y. Mary Asha Latha",
                "firstName": "Y. Mary Asha",
                "lastName": "Latha"
            },
            {
                "id": 37592081900,
                "preferredName": "G. Khanna",
                "firstName": "G.",
                "lastName": "Khanna"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208163",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208163",
        "articleTitle": "SCL 180nm CMOS foundry: High reliability ASIC design for aerospace applications",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37087476465,
                "preferredName": "Shri H. S. Jatana",
                "firstName": "Shri H. S.",
                "lastName": "Jatana"
            },
            {
                "id": 37702327500,
                "preferredName": "Nilesh M. Desai",
                "firstName": "Nilesh M.",
                "lastName": "Desai"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208094",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208094",
        "articleTitle": "BONY: An algorithm to generate large synthetic combinational benchmark circuits",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085398795,
                "preferredName": "Priyankar Talukdar",
                "firstName": "Priyankar",
                "lastName": "Talukdar"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208101",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208101",
        "articleTitle": "Parallel two step random walk algorithm to analyze VLSI power grid networks",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085390214,
                "preferredName": "Satyabrata Dash",
                "firstName": "Satyabrata",
                "lastName": "Dash"
            },
            {
                "id": 37085368679,
                "preferredName": "Vivek Bangera",
                "firstName": "Vivek",
                "lastName": "Bangera"
            },
            {
                "id": 37656564000,
                "preferredName": "Vinay B. Y. Kumar",
                "firstName": "Vinay B. Y.",
                "lastName": "Kumar"
            },
            {
                "id": 37698823600,
                "preferredName": "Gaurav Trivedi",
                "firstName": "Gaurav",
                "lastName": "Trivedi"
            },
            {
                "id": 37391793900,
                "preferredName": "Sachin B. Patkar",
                "firstName": "Sachin B.",
                "lastName": "Patkar"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208103",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208103",
        "articleTitle": "Fault masking in Quantum-dot cellular automata using prohibitive logic circuit",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085340579,
                "preferredName": "Rajdeep Kumar Nath",
                "firstName": "Rajdeep Kumar",
                "lastName": "Nath"
            },
            {
                "id": 37533223600,
                "preferredName": "Bibhash Sen",
                "firstName": "Bibhash",
                "lastName": "Sen"
            },
            {
                "id": 37085759856,
                "preferredName": "Rachit Daga",
                "firstName": "Rachit",
                "lastName": "Daga"
            },
            {
                "id": 37061956900,
                "preferredName": "Nilesh Chakraborty",
                "firstName": "Nilesh",
                "lastName": "Chakraborty"
            },
            {
                "id": 37085400763,
                "preferredName": "Harsh Tibrewal",
                "firstName": "Harsh",
                "lastName": "Tibrewal"
            },
            {
                "id": 37275958400,
                "preferredName": "Biplab K Sikdar",
                "firstName": "Biplab K",
                "lastName": "Sikdar"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208067",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208067",
        "articleTitle": "Notice of Violation of IEEE Publication Principles: Super-scale architecture enhancement of LEON3 core for DSP application",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085650967,
                "preferredName": "Jagrat Mehta",
                "firstName": "Jagrat",
                "lastName": "Mehta"
            },
            {
                "id": 37545627800,
                "preferredName": "Anand Darji",
                "firstName": "Anand",
                "lastName": "Darji"
            },
            {
                "id": 37398647900,
                "preferredName": "T V S Ram",
                "firstName": "T V S",
                "lastName": "Ram"
            },
            {
                "id": 37085613734,
                "preferredName": "Rajat Arora",
                "firstName": "Rajat",
                "lastName": "Arora"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208138",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208138",
        "articleTitle": "An all digital delay lock loop architecture for high precision timing generator",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085363926,
                "preferredName": "Mohammad Waris",
                "firstName": "Mohammad",
                "lastName": "Waris"
            },
            {
                "id": 37085748238,
                "preferredName": "Urvi Mehta",
                "firstName": "Urvi",
                "lastName": "Mehta"
            },
            {
                "id": 37085348456,
                "preferredName": "Rajiv Kumaran",
                "firstName": "Rajiv",
                "lastName": "Kumaran"
            },
            {
                "id": 38467781300,
                "preferredName": "Sanjeev Mehta",
                "firstName": "Sanjeev",
                "lastName": "Mehta"
            },
            {
                "id": 38467308500,
                "preferredName": "Arup Roy Chowdhury",
                "firstName": "Arup Roy",
                "lastName": "Chowdhury"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208105",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208105",
        "articleTitle": "High power gain low noise amplifier design for next generation 1–7GHz wideband RF frontend RFIC using 0.18μm CMOS",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085683876,
                "preferredName": "Hasmukh P Koringa",
                "firstName": "Hasmukh P",
                "lastName": "Koringa"
            },
            {
                "id": 37085689063,
                "preferredName": "Bhushan D. Joshi",
                "firstName": "Bhushan D.",
                "lastName": "Joshi"
            },
            {
                "id": 37086344430,
                "preferredName": "Vipul Shah",
                "firstName": "Vipul",
                "lastName": "Shah"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208073",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208073",
        "articleTitle": "Implementation of high speed radix-10 parallel multiplier using Verilog",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085698844,
                "preferredName": "Sonam Negi",
                "firstName": "Sonam",
                "lastName": "Negi"
            },
            {
                "id": 37085679521,
                "preferredName": "Pitchaiah Madduri",
                "firstName": "Pitchaiah",
                "lastName": "Madduri"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208075",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208075",
        "articleTitle": "Timing model for two stage buffer and its application in ECSM characterization",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085756560,
                "preferredName": "Yogesh Chaurasiya",
                "firstName": "Yogesh",
                "lastName": "Chaurasiya"
            },
            {
                "id": 37085756502,
                "preferredName": "Surabhi Bhargava",
                "firstName": "Surabhi",
                "lastName": "Bhargava"
            },
            {
                "id": 37085533556,
                "preferredName": "Arvind Sharma",
                "firstName": "Arvind",
                "lastName": "Sharma"
            },
            {
                "id": 38064830300,
                "preferredName": "Baljit Kaur",
                "firstName": "Baljit",
                "lastName": "Kaur"
            },
            {
                "id": 37283165400,
                "preferredName": "Bulusu Anand",
                "firstName": "Bulusu",
                "lastName": "Anand"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208146",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208146",
        "articleTitle": "Performance study of side block oxide band gap engineered SONOS: A device simulation approach",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "4",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37087679611,
                "preferredName": "Gagan Deep Verma",
                "firstName": "Gagan",
                "lastName": "Deep Verma"
            },
            {
                "id": 37398662600,
                "preferredName": "Manisha Pattanaik",
                "firstName": "Manisha",
                "lastName": "Pattanaik"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208081",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208081",
        "articleTitle": "Modeling and synthesis of molecular memory",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37061937700,
                "preferredName": "Renu Kumawat",
                "firstName": "Renu",
                "lastName": "Kumawat"
            },
            {
                "id": 37545385500,
                "preferredName": "Vineet Sahula",
                "firstName": "Vineet",
                "lastName": "Sahula"
            },
            {
                "id": 37408491700,
                "preferredName": "Manoj Singh Gaur",
                "firstName": "Manoj Singh",
                "lastName": "Gaur"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208148",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208148",
        "articleTitle": "Particle swarm optimization approach for low temperature BIST",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085709638,
                "preferredName": "Arpita Dutta",
                "firstName": "Arpita",
                "lastName": "Dutta"
            },
            {
                "id": 37277128800,
                "preferredName": "Santanu Chattopadhyay",
                "firstName": "Santanu",
                "lastName": "Chattopadhyay"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208085",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208085",
        "articleTitle": "An efficient approach for estimating the impact of SSO noise on LPDDR2 timing budget",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085747773,
                "preferredName": "Yagya D. Mishra",
                "firstName": "Yagya D.",
                "lastName": "Mishra"
            },
            {
                "id": 37401071400,
                "preferredName": "Mohammad S. Hashmi",
                "firstName": "Mohammad S.",
                "lastName": "Hashmi"
            },
            {
                "id": 37085744543,
                "preferredName": "Akhilesh C. Mishra",
                "firstName": "Akhilesh C.",
                "lastName": "Mishra"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208119",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208119",
        "articleTitle": "A 2.47 GHz ultra NanoCrystaline diamond disk resonator with temperature compensation for RF application",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085707517,
                "preferredName": "Rajesh C Junghare",
                "firstName": "Rajesh C",
                "lastName": "Junghare"
            },
            {
                "id": 37070854000,
                "preferredName": "Vinayak Pachkawade",
                "firstName": "Vinayak",
                "lastName": "Pachkawade"
            },
            {
                "id": 37295764100,
                "preferredName": "Rajendra M Patrikar",
                "firstName": "Rajendra M",
                "lastName": "Patrikar"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208091",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208091",
        "articleTitle": "Advanced UPF based voltage-aware verification for IOs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "2",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085639772,
                "preferredName": "Ronak Patel",
                "firstName": "Ronak",
                "lastName": "Patel"
            },
            {
                "id": 37089309114,
                "preferredName": "Amisha Naik",
                "firstName": "Amisha",
                "lastName": "Naik"
            },
            {
                "id": 37085649255,
                "preferredName": "Amit Singh",
                "firstName": "Amit",
                "lastName": "Singh"
            },
            {
                "id": 37085655752,
                "preferredName": "Archana Arya",
                "firstName": "Archana",
                "lastName": "Arya"
            },
            {
                "id": 37085646557,
                "preferredName": "Pulkit Bhatnagar",
                "firstName": "Pulkit",
                "lastName": "Bhatnagar"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208089",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208089",
        "articleTitle": "Design and simulation of magnetic logic device for next generation data processing",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37574450600,
                "preferredName": "Madhav Rao",
                "firstName": "Madhav",
                "lastName": "Rao"
            },
            {
                "id": 37085460702,
                "preferredName": "Neha Oraon",
                "firstName": "Neha",
                "lastName": "Oraon"
            },
            {
                "id": 37088083074,
                "preferredName": "S Ranganatha",
                "firstName": "S",
                "lastName": "Ranganatha"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208056",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208056",
        "articleTitle": "On-chip CMOS temperature sensor with current calibrated accuracy of −1.1°C to +1.4°C (3σ) from −20°C to 150°C",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085639110,
                "preferredName": "Mudasir Bashir",
                "firstName": "Mudasir",
                "lastName": "Bashir"
            },
            {
                "id": 38189547600,
                "preferredName": "Sreehari Rao Patri",
                "firstName": "Sreehari Rao",
                "lastName": "Patri"
            },
            {
                "id": 38191691400,
                "preferredName": "K S R Krishnaprasad",
                "firstName": "K S R",
                "lastName": "Krishnaprasad"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208131",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208131",
        "articleTitle": "A new row decoding architecture for fast wordline charging in NOR type Flash memories",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085678052,
                "preferredName": "Rohan Sinha",
                "firstName": "Rohan",
                "lastName": "Sinha"
            },
            {
                "id": 37085494832,
                "preferredName": "Bhawana Singh Nirwan",
                "firstName": "Bhawana Singh",
                "lastName": "Nirwan"
            },
            {
                "id": 37401071400,
                "preferredName": "M. S. Hashmi",
                "firstName": "M. S.",
                "lastName": "Hashmi"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208097",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208097",
        "articleTitle": "Analysis of stability and different speed boosting assist techniques towards the design and optimization of high speed SRAM cell",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085678052,
                "preferredName": "Rohan Sinha",
                "firstName": "Rohan",
                "lastName": "Sinha"
            },
            {
                "id": 37085713110,
                "preferredName": "Pranay Samanta",
                "firstName": "Pranay",
                "lastName": "Samanta"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208099",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208099",
        "articleTitle": "A Hamming code based technique to resolve the bit flip impact on compressed VLSI test data in IP core based SoC",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38238705400,
                "preferredName": "Harikrishna Parmar",
                "firstName": "Harikrishna",
                "lastName": "Parmar"
            },
            {
                "id": 37396449200,
                "preferredName": "Usha Mehta",
                "firstName": "Usha",
                "lastName": "Mehta"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208066",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208066",
        "articleTitle": "A novel approach to reusable time-economized STIL based pattern development",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "5",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085510886,
                "preferredName": "Rahul Malhotra",
                "firstName": "Rahul",
                "lastName": "Malhotra"
            },
            {
                "id": 37530033400,
                "preferredName": "Sujay Deb",
                "firstName": "Sujay",
                "lastName": "Deb"
            },
            {
                "id": 37085725664,
                "preferredName": "Fabio Carlucci",
                "firstName": "Fabio",
                "lastName": "Carlucci"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208116",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208116",
        "articleTitle": "Out of order floating point coprocessor for RISC V ISA",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "7",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085361108,
                "preferredName": "Vinayak Patil",
                "firstName": "Vinayak",
                "lastName": "Patil"
            },
            {
                "id": 37085651395,
                "preferredName": "Aneesh Raveendran",
                "firstName": "Aneesh",
                "lastName": "Raveendran"
            },
            {
                "id": 37085655646,
                "preferredName": "P M Sobha",
                "firstName": "P M",
                "lastName": "Sobha"
            },
            {
                "id": 37087653460,
                "preferredName": "A David Selvakumar",
                "firstName": "A",
                "lastName": "David Selvakumar"
            },
            {
                "id": 37087712822,
                "preferredName": "D Vivian",
                "firstName": "D",
                "lastName": "Vivian"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208048",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208048",
        "articleTitle": "RTNA: Securing SOC architectures from confidentiality attacks at runtime using ART1 neural networks",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085349017,
                "preferredName": "Krishnendu Guha",
                "firstName": "Krishnendu",
                "lastName": "Guha"
            },
            {
                "id": 38287233000,
                "preferredName": "Debasri Saha",
                "firstName": "Debasri",
                "lastName": "Saha"
            },
            {
                "id": 37721797200,
                "preferredName": "Amlan Chakrabarti",
                "firstName": "Amlan",
                "lastName": "Chakrabarti"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208064",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208064",
        "articleTitle": "An improved AES Hardware Trojan benchmark to validate Trojan detection schemes in an ASIC design flow",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37087106913,
                "preferredName": "K Sudeendra Kumar",
                "firstName": "K Sudeendra",
                "lastName": "Kumar"
            },
            {
                "id": 37085706164,
                "preferredName": "Rakesh Chanamala",
                "firstName": "Rakesh",
                "lastName": "Chanamala"
            },
            {
                "id": 38244735400,
                "preferredName": "Sauvagya Ranjan Sahoo",
                "firstName": "Sauvagya Ranjan",
                "lastName": "Sahoo"
            },
            {
                "id": 37542788300,
                "preferredName": "K. K. Mahapatra",
                "firstName": "K. K.",
                "lastName": "Mahapatra"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208149",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208149",
        "articleTitle": "Designing efficient combinational compression architecture for testing industrial circuits",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37273911300,
                "preferredName": "A. Chandra",
                "firstName": "A.",
                "lastName": "Chandra"
            },
            {
                "id": 38237710400,
                "preferredName": "S. Kulkarni",
                "firstName": "S.",
                "lastName": "Kulkarni"
            },
            {
                "id": 37085410779,
                "preferredName": "S. Chebiyam",
                "firstName": "S.",
                "lastName": "Chebiyam"
            },
            {
                "id": 37336169800,
                "preferredName": "R. Kapur",
                "firstName": "R.",
                "lastName": "Kapur"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208142",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208142",
        "articleTitle": "Multi terminal net routing for island style FPGAs using nearly-2-SAT computation",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37859929700,
                "preferredName": "Shyamapada Mukherjee",
                "firstName": "Shyamapada",
                "lastName": "Mukherjee"
            },
            {
                "id": 37307422100,
                "preferredName": "Suchismita Roy",
                "firstName": "Suchismita",
                "lastName": "Roy"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208052",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208052",
        "articleTitle": "Case study: Re-visiting SoC verification challenges and best practices",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "9",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38551793200,
                "preferredName": "Prokash Ghosh",
                "firstName": "Prokash",
                "lastName": "Ghosh"
            },
            {
                "id": 37061136600,
                "preferredName": "Sandip Ghosh",
                "firstName": "Sandip",
                "lastName": "Ghosh"
            },
            {
                "id": 37085714099,
                "preferredName": "Pritpal Singh",
                "firstName": "Pritpal",
                "lastName": "Singh"
            },
            {
                "id": 37085706365,
                "preferredName": "Saurabh Mishra",
                "firstName": "Saurabh",
                "lastName": "Mishra"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208137",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208137",
        "articleTitle": "An impressive approach for incorporating parallelism in designing DMFB with cross contamination avoidance",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 38190799200,
                "preferredName": "Debasis Dhal",
                "firstName": "Debasis",
                "lastName": "Dhal"
            },
            {
                "id": 37085356362,
                "preferredName": "Piyali Datta",
                "firstName": "Piyali",
                "lastName": "Datta"
            },
            {
                "id": 37085579032,
                "preferredName": "Arpan Chakrabarty",
                "firstName": "Arpan",
                "lastName": "Chakrabarty"
            },
            {
                "id": 38542634300,
                "preferredName": "Sudipta Roy",
                "firstName": "Sudipta",
                "lastName": "Roy"
            },
            {
                "id": 37355836500,
                "preferredName": "Rajat Kumar Pal",
                "firstName": "Rajat Kumar",
                "lastName": "Pal"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208098",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208098",
        "articleTitle": "Design of coherence verification unit for heterogeneous CMPs",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37682903900,
                "preferredName": "Bidesh Chakraborty",
                "firstName": "Bidesh",
                "lastName": "Chakraborty"
            },
            {
                "id": 37085453308,
                "preferredName": "Bhanu Pratap Singh",
                "firstName": "Bhanu Pratap",
                "lastName": "Singh"
            },
            {
                "id": 37085642455,
                "preferredName": "M. Chinnapureddy",
                "firstName": "M.",
                "lastName": "Chinnapureddy"
            },
            {
                "id": 37541435300,
                "preferredName": "Mamata Dalui",
                "firstName": "Mamata",
                "lastName": "Dalui"
            },
            {
                "id": 37275958400,
                "preferredName": "Biplab K Sikdar",
                "firstName": "Biplab K",
                "lastName": "Sikdar"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208144",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208144",
        "articleTitle": "A novel two phase heuristic routing technique in digital microfluidic biochip",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37086380937,
                "preferredName": "Sarit Chakraborty",
                "firstName": "Sarit",
                "lastName": "Chakraborty"
            },
            {
                "id": 37085743234,
                "preferredName": "Chandan Das",
                "firstName": "Chandan",
                "lastName": "Das"
            },
            {
                "id": 37275897900,
                "preferredName": "Susanta Chakraborty",
                "firstName": "Susanta",
                "lastName": "Chakraborty"
            },
            {
                "id": 37288667500,
                "preferredName": "Parthasarathi Dasgupta",
                "firstName": "Parthasarathi",
                "lastName": "Dasgupta"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208076",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208076",
        "articleTitle": "Performance optimization of real time control systems using variable time period",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085709386,
                "preferredName": "Jaishree Mayank",
                "firstName": "Jaishree",
                "lastName": "Mayank"
            },
            {
                "id": 37085362250,
                "preferredName": "Arijit Mondal",
                "firstName": "Arijit",
                "lastName": "Mondal"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208147",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208147",
        "articleTitle": "A constructive heuristic for application mapping onto an express channel based Network-on-Chip",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37089116165,
                "preferredName": "Sandeep D'souza",
                "firstName": "Sandeep",
                "lastName": "D'souza"
            },
            {
                "id": 37085753731,
                "preferredName": "J. Soumya",
                "firstName": "J.",
                "lastName": "Soumya"
            },
            {
                "id": 37277128800,
                "preferredName": "Santanu Chattopadhyay",
                "firstName": "Santanu",
                "lastName": "Chattopadhyay"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208110",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208110",
        "articleTitle": "Transient current estimation using S3C (Standard cell current transient characterization)",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085539775,
                "preferredName": "Michael Skaggs",
                "firstName": "Michael",
                "lastName": "Skaggs"
            },
            {
                "id": 38252093000,
                "preferredName": "Sushmita K. Rao",
                "firstName": "Sushmita K.",
                "lastName": "Rao"
            },
            {
                "id": 37079231000,
                "preferredName": "Ryan Robucci",
                "firstName": "Ryan",
                "lastName": "Robucci"
            },
            {
                "id": 37085369449,
                "preferredName": "Nilanjan Banerjee",
                "firstName": "Nilanjan",
                "lastName": "Banerjee"
            },
            {
                "id": 37279652100,
                "preferredName": "Chintan Patel",
                "firstName": "Chintan",
                "lastName": "Patel"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208086",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208086",
        "articleTitle": "A cost-optimal algorithm for guard zone computation including detection and exclusion of overlapping",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37833089900,
                "preferredName": "Ranjan Mehera",
                "firstName": "Ranjan",
                "lastName": "Mehera"
            },
            {
                "id": 37085352344,
                "preferredName": "Arpan Chakraborty",
                "firstName": "Arpan",
                "lastName": "Chakraborty"
            },
            {
                "id": 37085356362,
                "preferredName": "Piyali Datta",
                "firstName": "Piyali",
                "lastName": "Datta"
            },
            {
                "id": 37355836500,
                "preferredName": "Rajat Kumar Pal",
                "firstName": "Rajat Kumar",
                "lastName": "Pal"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208053",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208053",
        "articleTitle": "On logic depth per pipelining stage with power aware flop, wave and hybrid pipelining with gate size and area constraints",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "6",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": [
            {
                "id": 37085398795,
                "preferredName": "Priyankar Talukdar",
                "firstName": "Priyankar",
                "lastName": "Talukdar"
            }
        ]
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208157",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208157",
        "articleTitle": "Preface",
        "volume": null,
        "issue": null,
        "startPage": "v",
        "endPage": "xix",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": []
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208153",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208153",
        "articleTitle": "Author index",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "7",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": []
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208155",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208155",
        "articleTitle": "Keyword index",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "11",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": []
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208154",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208154",
        "articleTitle": "[Front cover]",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "1",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": []
    },
    {
        "publicationNumber": "7166536",
        "doi": "10.1109/ISVDAT.2015.7208156",
        "publicationYear": "2015",
        "publicationDate": "26-29 June 2015",
        "articleNumber": "7208156",
        "articleTitle": "List of full paper",
        "volume": null,
        "issue": null,
        "startPage": "1",
        "endPage": "19",
        "publisher": "IEEE",
        "articleContentType": "Conferences",
        "publicationTitle": "2015 19th International Symposium on VLSI Design and Test",
        "authors": []
    }
]