# do Verilog_First.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Verilog_First
# 
# Top level modules:
# 	Verilog_First
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Verilog_First_vlg_sample_tst
# -- Compiling module Verilog_First_vlg_check_tst
# -- Compiling module Verilog_First_vlg_vec_tst
# 
# Top level modules:
# 	Verilog_First_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.Verilog_First_vlg_vec_tst 
# Loading work.Verilog_First_vlg_vec_tst
# Loading work.Verilog_First
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.Verilog_First_vlg_sample_tst
# Loading work.Verilog_First_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from Verilog_First_v.sdo
# ** Warning: (vsim-3017) Waveform1.vwf.vt(171): [TFMPC] - Too few port connections. Expected 7, found 3.
# 
#         Region: /Verilog_First_vlg_vec_tst/i1
# ** Warning: (vsim-3722) Waveform1.vwf.vt(171): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# 
# ** Warning: (vsim-3722) Waveform1.vwf.vt(171): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# 
# ** Warning: (vsim-3722) Waveform1.vwf.vt(171): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# 
# ** Warning: (vsim-3722) Waveform1.vwf.vt(171): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# 
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from Verilog_First_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Verilog_First_vlg_vec_tst File: Waveform1.vwf.vt
# ERROR! Vector Mismatch for output port LED1 :: @time = 1020000.000 ps
#      Expected value = 0
#      Real value = 1
#           1 mismatched vectors : Simulation failed !
# ** Note: $finish    : Waveform1.vwf.vt(151)
#    Time: 10 us  Iteration: 0  Instance: /Verilog_First_vlg_vec_tst/tb_out
