
brawn.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005430  08000184  08000184  00010184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c4  080055b4  080055b4  000155b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005778  08005778  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08005778  08005778  00015778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005780  08005780  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005780  08005780  00015780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005784  08005784  00015784  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08005788  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  20000060  080057e8  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000032c  080057e8  0002032c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f73e  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002445  00000000  00000000  0002f80a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e90  00000000  00000000  00031c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b62  00000000  00000000  00032ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020c13  00000000  00000000  00033642  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011388  00000000  00000000  00054255  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c8b8a  00000000  00000000  000655dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000046c0  00000000  00000000  0012e168  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  00132828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	; (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000060 	.word	0x20000060
 80001a0:	00000000 	.word	0x00000000
 80001a4:	0800559c 	.word	0x0800559c

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	; (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	; (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	20000064 	.word	0x20000064
 80001c0:	0800559c 	.word	0x0800559c

080001c4 <strcmp>:
 80001c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001cc:	2a01      	cmp	r2, #1
 80001ce:	bf28      	it	cs
 80001d0:	429a      	cmpcs	r2, r3
 80001d2:	d0f7      	beq.n	80001c4 <strcmp>
 80001d4:	1ad0      	subs	r0, r2, r3
 80001d6:	4770      	bx	lr

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <__aeabi_uldivmod>:
 80001e8:	b953      	cbnz	r3, 8000200 <__aeabi_uldivmod+0x18>
 80001ea:	b94a      	cbnz	r2, 8000200 <__aeabi_uldivmod+0x18>
 80001ec:	2900      	cmp	r1, #0
 80001ee:	bf08      	it	eq
 80001f0:	2800      	cmpeq	r0, #0
 80001f2:	bf1c      	itt	ne
 80001f4:	f04f 31ff 	movne.w	r1, #4294967295
 80001f8:	f04f 30ff 	movne.w	r0, #4294967295
 80001fc:	f000 b972 	b.w	80004e4 <__aeabi_idiv0>
 8000200:	f1ad 0c08 	sub.w	ip, sp, #8
 8000204:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000208:	f000 f806 	bl	8000218 <__udivmoddi4>
 800020c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000210:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000214:	b004      	add	sp, #16
 8000216:	4770      	bx	lr

08000218 <__udivmoddi4>:
 8000218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800021c:	9e08      	ldr	r6, [sp, #32]
 800021e:	460d      	mov	r5, r1
 8000220:	4604      	mov	r4, r0
 8000222:	468e      	mov	lr, r1
 8000224:	2b00      	cmp	r3, #0
 8000226:	d14c      	bne.n	80002c2 <__udivmoddi4+0xaa>
 8000228:	428a      	cmp	r2, r1
 800022a:	4694      	mov	ip, r2
 800022c:	d967      	bls.n	80002fe <__udivmoddi4+0xe6>
 800022e:	fab2 f382 	clz	r3, r2
 8000232:	b153      	cbz	r3, 800024a <__udivmoddi4+0x32>
 8000234:	fa02 fc03 	lsl.w	ip, r2, r3
 8000238:	f1c3 0220 	rsb	r2, r3, #32
 800023c:	fa01 fe03 	lsl.w	lr, r1, r3
 8000240:	fa20 f202 	lsr.w	r2, r0, r2
 8000244:	ea42 0e0e 	orr.w	lr, r2, lr
 8000248:	409c      	lsls	r4, r3
 800024a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800024e:	fbbe f1f7 	udiv	r1, lr, r7
 8000252:	fa1f f58c 	uxth.w	r5, ip
 8000256:	fb07 ee11 	mls	lr, r7, r1, lr
 800025a:	fb01 f005 	mul.w	r0, r1, r5
 800025e:	0c22      	lsrs	r2, r4, #16
 8000260:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 8000264:	4290      	cmp	r0, r2
 8000266:	d90a      	bls.n	800027e <__udivmoddi4+0x66>
 8000268:	eb1c 0202 	adds.w	r2, ip, r2
 800026c:	f101 3eff 	add.w	lr, r1, #4294967295
 8000270:	f080 8119 	bcs.w	80004a6 <__udivmoddi4+0x28e>
 8000274:	4290      	cmp	r0, r2
 8000276:	f240 8116 	bls.w	80004a6 <__udivmoddi4+0x28e>
 800027a:	3902      	subs	r1, #2
 800027c:	4462      	add	r2, ip
 800027e:	1a12      	subs	r2, r2, r0
 8000280:	fbb2 f0f7 	udiv	r0, r2, r7
 8000284:	fb07 2210 	mls	r2, r7, r0, r2
 8000288:	fb00 f505 	mul.w	r5, r0, r5
 800028c:	b2a4      	uxth	r4, r4
 800028e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000292:	42a5      	cmp	r5, r4
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x94>
 8000296:	eb1c 0404 	adds.w	r4, ip, r4
 800029a:	f100 32ff 	add.w	r2, r0, #4294967295
 800029e:	f080 8104 	bcs.w	80004aa <__udivmoddi4+0x292>
 80002a2:	42a5      	cmp	r5, r4
 80002a4:	f240 8101 	bls.w	80004aa <__udivmoddi4+0x292>
 80002a8:	4464      	add	r4, ip
 80002aa:	3802      	subs	r0, #2
 80002ac:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002b0:	2100      	movs	r1, #0
 80002b2:	1b64      	subs	r4, r4, r5
 80002b4:	b11e      	cbz	r6, 80002be <__udivmoddi4+0xa6>
 80002b6:	40dc      	lsrs	r4, r3
 80002b8:	2300      	movs	r3, #0
 80002ba:	e9c6 4300 	strd	r4, r3, [r6]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d908      	bls.n	80002d8 <__udivmoddi4+0xc0>
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	f000 80ea 	beq.w	80004a0 <__udivmoddi4+0x288>
 80002cc:	2100      	movs	r1, #0
 80002ce:	e9c6 0500 	strd	r0, r5, [r6]
 80002d2:	4608      	mov	r0, r1
 80002d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d8:	fab3 f183 	clz	r1, r3
 80002dc:	2900      	cmp	r1, #0
 80002de:	d148      	bne.n	8000372 <__udivmoddi4+0x15a>
 80002e0:	42ab      	cmp	r3, r5
 80002e2:	d302      	bcc.n	80002ea <__udivmoddi4+0xd2>
 80002e4:	4282      	cmp	r2, r0
 80002e6:	f200 80f8 	bhi.w	80004da <__udivmoddi4+0x2c2>
 80002ea:	1a84      	subs	r4, r0, r2
 80002ec:	eb65 0203 	sbc.w	r2, r5, r3
 80002f0:	2001      	movs	r0, #1
 80002f2:	4696      	mov	lr, r2
 80002f4:	2e00      	cmp	r6, #0
 80002f6:	d0e2      	beq.n	80002be <__udivmoddi4+0xa6>
 80002f8:	e9c6 4e00 	strd	r4, lr, [r6]
 80002fc:	e7df      	b.n	80002be <__udivmoddi4+0xa6>
 80002fe:	b902      	cbnz	r2, 8000302 <__udivmoddi4+0xea>
 8000300:	deff      	udf	#255	; 0xff
 8000302:	fab2 f382 	clz	r3, r2
 8000306:	2b00      	cmp	r3, #0
 8000308:	f040 808e 	bne.w	8000428 <__udivmoddi4+0x210>
 800030c:	1a88      	subs	r0, r1, r2
 800030e:	2101      	movs	r1, #1
 8000310:	0c17      	lsrs	r7, r2, #16
 8000312:	fa1f fe82 	uxth.w	lr, r2
 8000316:	fbb0 f5f7 	udiv	r5, r0, r7
 800031a:	fb07 0015 	mls	r0, r7, r5, r0
 800031e:	0c22      	lsrs	r2, r4, #16
 8000320:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000324:	fb0e f005 	mul.w	r0, lr, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d908      	bls.n	800033e <__udivmoddi4+0x126>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f105 38ff 	add.w	r8, r5, #4294967295
 8000334:	d202      	bcs.n	800033c <__udivmoddi4+0x124>
 8000336:	4290      	cmp	r0, r2
 8000338:	f200 80cc 	bhi.w	80004d4 <__udivmoddi4+0x2bc>
 800033c:	4645      	mov	r5, r8
 800033e:	1a12      	subs	r2, r2, r0
 8000340:	fbb2 f0f7 	udiv	r0, r2, r7
 8000344:	fb07 2210 	mls	r2, r7, r0, r2
 8000348:	fb0e fe00 	mul.w	lr, lr, r0
 800034c:	b2a4      	uxth	r4, r4
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	45a6      	cmp	lr, r4
 8000354:	d908      	bls.n	8000368 <__udivmoddi4+0x150>
 8000356:	eb1c 0404 	adds.w	r4, ip, r4
 800035a:	f100 32ff 	add.w	r2, r0, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x14e>
 8000360:	45a6      	cmp	lr, r4
 8000362:	f200 80b4 	bhi.w	80004ce <__udivmoddi4+0x2b6>
 8000366:	4610      	mov	r0, r2
 8000368:	eba4 040e 	sub.w	r4, r4, lr
 800036c:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000370:	e7a0      	b.n	80002b4 <__udivmoddi4+0x9c>
 8000372:	f1c1 0720 	rsb	r7, r1, #32
 8000376:	408b      	lsls	r3, r1
 8000378:	fa22 fc07 	lsr.w	ip, r2, r7
 800037c:	ea4c 0c03 	orr.w	ip, ip, r3
 8000380:	fa25 fa07 	lsr.w	sl, r5, r7
 8000384:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000388:	fbba f8f9 	udiv	r8, sl, r9
 800038c:	408d      	lsls	r5, r1
 800038e:	fa20 f307 	lsr.w	r3, r0, r7
 8000392:	fb09 aa18 	mls	sl, r9, r8, sl
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	432b      	orrs	r3, r5
 800039c:	fa00 f501 	lsl.w	r5, r0, r1
 80003a0:	fb08 f00e 	mul.w	r0, r8, lr
 80003a4:	0c1c      	lsrs	r4, r3, #16
 80003a6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80003aa:	42a0      	cmp	r0, r4
 80003ac:	fa02 f201 	lsl.w	r2, r2, r1
 80003b0:	d90b      	bls.n	80003ca <__udivmoddi4+0x1b2>
 80003b2:	eb1c 0404 	adds.w	r4, ip, r4
 80003b6:	f108 3aff 	add.w	sl, r8, #4294967295
 80003ba:	f080 8086 	bcs.w	80004ca <__udivmoddi4+0x2b2>
 80003be:	42a0      	cmp	r0, r4
 80003c0:	f240 8083 	bls.w	80004ca <__udivmoddi4+0x2b2>
 80003c4:	f1a8 0802 	sub.w	r8, r8, #2
 80003c8:	4464      	add	r4, ip
 80003ca:	1a24      	subs	r4, r4, r0
 80003cc:	b298      	uxth	r0, r3
 80003ce:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d2:	fb09 4413 	mls	r4, r9, r3, r4
 80003d6:	fb03 fe0e 	mul.w	lr, r3, lr
 80003da:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80003de:	45a6      	cmp	lr, r4
 80003e0:	d908      	bls.n	80003f4 <__udivmoddi4+0x1dc>
 80003e2:	eb1c 0404 	adds.w	r4, ip, r4
 80003e6:	f103 30ff 	add.w	r0, r3, #4294967295
 80003ea:	d26a      	bcs.n	80004c2 <__udivmoddi4+0x2aa>
 80003ec:	45a6      	cmp	lr, r4
 80003ee:	d968      	bls.n	80004c2 <__udivmoddi4+0x2aa>
 80003f0:	3b02      	subs	r3, #2
 80003f2:	4464      	add	r4, ip
 80003f4:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003f8:	fba0 9302 	umull	r9, r3, r0, r2
 80003fc:	eba4 040e 	sub.w	r4, r4, lr
 8000400:	429c      	cmp	r4, r3
 8000402:	46c8      	mov	r8, r9
 8000404:	469e      	mov	lr, r3
 8000406:	d354      	bcc.n	80004b2 <__udivmoddi4+0x29a>
 8000408:	d051      	beq.n	80004ae <__udivmoddi4+0x296>
 800040a:	2e00      	cmp	r6, #0
 800040c:	d067      	beq.n	80004de <__udivmoddi4+0x2c6>
 800040e:	ebb5 0308 	subs.w	r3, r5, r8
 8000412:	eb64 040e 	sbc.w	r4, r4, lr
 8000416:	40cb      	lsrs	r3, r1
 8000418:	fa04 f707 	lsl.w	r7, r4, r7
 800041c:	431f      	orrs	r7, r3
 800041e:	40cc      	lsrs	r4, r1
 8000420:	e9c6 7400 	strd	r7, r4, [r6]
 8000424:	2100      	movs	r1, #0
 8000426:	e74a      	b.n	80002be <__udivmoddi4+0xa6>
 8000428:	fa02 fc03 	lsl.w	ip, r2, r3
 800042c:	f1c3 0020 	rsb	r0, r3, #32
 8000430:	40c1      	lsrs	r1, r0
 8000432:	409d      	lsls	r5, r3
 8000434:	fa24 f000 	lsr.w	r0, r4, r0
 8000438:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800043c:	4328      	orrs	r0, r5
 800043e:	fbb1 f5f7 	udiv	r5, r1, r7
 8000442:	fb07 1115 	mls	r1, r7, r5, r1
 8000446:	fa1f fe8c 	uxth.w	lr, ip
 800044a:	0c02      	lsrs	r2, r0, #16
 800044c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000450:	fb05 f10e 	mul.w	r1, r5, lr
 8000454:	4291      	cmp	r1, r2
 8000456:	fa04 f403 	lsl.w	r4, r4, r3
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x256>
 800045c:	eb1c 0202 	adds.w	r2, ip, r2
 8000460:	f105 38ff 	add.w	r8, r5, #4294967295
 8000464:	d22f      	bcs.n	80004c6 <__udivmoddi4+0x2ae>
 8000466:	4291      	cmp	r1, r2
 8000468:	d92d      	bls.n	80004c6 <__udivmoddi4+0x2ae>
 800046a:	3d02      	subs	r5, #2
 800046c:	4462      	add	r2, ip
 800046e:	1a52      	subs	r2, r2, r1
 8000470:	fbb2 f1f7 	udiv	r1, r2, r7
 8000474:	fb07 2211 	mls	r2, r7, r1, r2
 8000478:	b280      	uxth	r0, r0
 800047a:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800047e:	fb01 f20e 	mul.w	r2, r1, lr
 8000482:	4282      	cmp	r2, r0
 8000484:	d908      	bls.n	8000498 <__udivmoddi4+0x280>
 8000486:	eb1c 0000 	adds.w	r0, ip, r0
 800048a:	f101 38ff 	add.w	r8, r1, #4294967295
 800048e:	d216      	bcs.n	80004be <__udivmoddi4+0x2a6>
 8000490:	4282      	cmp	r2, r0
 8000492:	d914      	bls.n	80004be <__udivmoddi4+0x2a6>
 8000494:	3902      	subs	r1, #2
 8000496:	4460      	add	r0, ip
 8000498:	1a80      	subs	r0, r0, r2
 800049a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800049e:	e73a      	b.n	8000316 <__udivmoddi4+0xfe>
 80004a0:	4631      	mov	r1, r6
 80004a2:	4630      	mov	r0, r6
 80004a4:	e70b      	b.n	80002be <__udivmoddi4+0xa6>
 80004a6:	4671      	mov	r1, lr
 80004a8:	e6e9      	b.n	800027e <__udivmoddi4+0x66>
 80004aa:	4610      	mov	r0, r2
 80004ac:	e6fe      	b.n	80002ac <__udivmoddi4+0x94>
 80004ae:	454d      	cmp	r5, r9
 80004b0:	d2ab      	bcs.n	800040a <__udivmoddi4+0x1f2>
 80004b2:	ebb9 0802 	subs.w	r8, r9, r2
 80004b6:	eb63 0e0c 	sbc.w	lr, r3, ip
 80004ba:	3801      	subs	r0, #1
 80004bc:	e7a5      	b.n	800040a <__udivmoddi4+0x1f2>
 80004be:	4641      	mov	r1, r8
 80004c0:	e7ea      	b.n	8000498 <__udivmoddi4+0x280>
 80004c2:	4603      	mov	r3, r0
 80004c4:	e796      	b.n	80003f4 <__udivmoddi4+0x1dc>
 80004c6:	4645      	mov	r5, r8
 80004c8:	e7d1      	b.n	800046e <__udivmoddi4+0x256>
 80004ca:	46d0      	mov	r8, sl
 80004cc:	e77d      	b.n	80003ca <__udivmoddi4+0x1b2>
 80004ce:	4464      	add	r4, ip
 80004d0:	3802      	subs	r0, #2
 80004d2:	e749      	b.n	8000368 <__udivmoddi4+0x150>
 80004d4:	3d02      	subs	r5, #2
 80004d6:	4462      	add	r2, ip
 80004d8:	e731      	b.n	800033e <__udivmoddi4+0x126>
 80004da:	4608      	mov	r0, r1
 80004dc:	e70a      	b.n	80002f4 <__udivmoddi4+0xdc>
 80004de:	4631      	mov	r1, r6
 80004e0:	e6ed      	b.n	80002be <__udivmoddi4+0xa6>
 80004e2:	bf00      	nop

080004e4 <__aeabi_idiv0>:
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop

080004e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ec:	f000 fe46 	bl	800117c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004f0:	f000 f85c 	bl	80005ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004f4:	f000 fa32 	bl	800095c <MX_GPIO_Init>
  MX_RTC_Init();
 80004f8:	f000 f8ec 	bl	80006d4 <MX_RTC_Init>
  MX_TIM1_Init();
 80004fc:	f000 f910 	bl	8000720 <MX_TIM1_Init>
  MX_TIM12_Init();
 8000500:	f000 f998 	bl	8000834 <MX_TIM12_Init>
  MX_DAC_Init();
 8000504:	f000 f8b2 	bl	800066c <MX_DAC_Init>
  MX_USART6_UART_Init();
 8000508:	f000 f9fe 	bl	8000908 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_RXNE);
 800050c:	4b1e      	ldr	r3, [pc, #120]	; (8000588 <main+0xa0>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	68da      	ldr	r2, [r3, #12]
 8000512:	4b1d      	ldr	r3, [pc, #116]	; (8000588 <main+0xa0>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	f042 0220 	orr.w	r2, r2, #32
 800051a:	60da      	str	r2, [r3, #12]
  HAL_UART_Receive_IT(&huart6, (unsigned char *)&c, 1);
 800051c:	2201      	movs	r2, #1
 800051e:	491b      	ldr	r1, [pc, #108]	; (800058c <main+0xa4>)
 8000520:	4819      	ldr	r0, [pc, #100]	; (8000588 <main+0xa0>)
 8000522:	f003 f89b 	bl	800365c <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000526:	210c      	movs	r1, #12
 8000528:	4819      	ldr	r0, [pc, #100]	; (8000590 <main+0xa8>)
 800052a:	f002 f949 	bl	80027c0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 800052e:	2100      	movs	r1, #0
 8000530:	4818      	ldr	r0, [pc, #96]	; (8000594 <main+0xac>)
 8000532:	f002 f945 	bl	80027c0 <HAL_TIM_PWM_Start>
  htim1.Instance->CNT = 0;
 8000536:	4b16      	ldr	r3, [pc, #88]	; (8000590 <main+0xa8>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	2200      	movs	r2, #0
 800053c:	625a      	str	r2, [r3, #36]	; 0x24
  htim12.Instance->CNT = 0;
 800053e:	4b15      	ldr	r3, [pc, #84]	; (8000594 <main+0xac>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	2200      	movs	r2, #0
 8000544:	625a      	str	r2, [r3, #36]	; 0x24
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (msgReady) {
 8000546:	4b14      	ldr	r3, [pc, #80]	; (8000598 <main+0xb0>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	2b00      	cmp	r3, #0
 800054c:	d0fb      	beq.n	8000546 <main+0x5e>
#ifdef ECHO
      transmit((const char *)msg);
#else
      switch (msg[0]) {
 800054e:	4b13      	ldr	r3, [pc, #76]	; (800059c <main+0xb4>)
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	2b21      	cmp	r3, #33	; 0x21
 8000554:	d002      	beq.n	800055c <main+0x74>
 8000556:	2b58      	cmp	r3, #88	; 0x58
 8000558:	d006      	beq.n	8000568 <main+0x80>
 800055a:	e00a      	b.n	8000572 <main+0x8a>
      case '!':
        handleCommand(msg[1]);
 800055c:	4b0f      	ldr	r3, [pc, #60]	; (800059c <main+0xb4>)
 800055e:	785b      	ldrb	r3, [r3, #1]
 8000560:	4618      	mov	r0, r3
 8000562:	f000 fae5 	bl	8000b30 <handleCommand>
        break;
 8000566:	e00a      	b.n	800057e <main+0x96>
      case 'X':
        handlePos(msg + 1);
 8000568:	4b0d      	ldr	r3, [pc, #52]	; (80005a0 <main+0xb8>)
 800056a:	4618      	mov	r0, r3
 800056c:	f000 fb74 	bl	8000c58 <handlePos>
        break;
 8000570:	e005      	b.n	800057e <main+0x96>
      default:
        transmit("A999\0");
 8000572:	480c      	ldr	r0, [pc, #48]	; (80005a4 <main+0xbc>)
 8000574:	f000 fab2 	bl	8000adc <transmit>
        gameState = DISCONNECTED;
 8000578:	4b0b      	ldr	r3, [pc, #44]	; (80005a8 <main+0xc0>)
 800057a:	2244      	movs	r2, #68	; 0x44
 800057c:	701a      	strb	r2, [r3, #0]
      }
#endif
      msgReady = 0;
 800057e:	4b06      	ldr	r3, [pc, #24]	; (8000598 <main+0xb0>)
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
    if (msgReady) {
 8000584:	e7df      	b.n	8000546 <main+0x5e>
 8000586:	bf00      	nop
 8000588:	20000140 	.word	0x20000140
 800058c:	20000188 	.word	0x20000188
 8000590:	200000b0 	.word	0x200000b0
 8000594:	200000f8 	.word	0x200000f8
 8000598:	200001b0 	.word	0x200001b0
 800059c:	200001b4 	.word	0x200001b4
 80005a0:	200001b5 	.word	0x200001b5
 80005a4:	080055b4 	.word	0x080055b4
 80005a8:	20000000 	.word	0x20000000

080005ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b096      	sub	sp, #88	; 0x58
 80005b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005b6:	2230      	movs	r2, #48	; 0x30
 80005b8:	2100      	movs	r1, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f003 fed0 	bl	8004360 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c0:	f107 0314 	add.w	r3, r7, #20
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]
 80005ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80005d0:	463b      	mov	r3, r7
 80005d2:	2200      	movs	r2, #0
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	605a      	str	r2, [r3, #4]
 80005d8:	609a      	str	r2, [r3, #8]
 80005da:	60da      	str	r2, [r3, #12]
 80005dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80005de:	230a      	movs	r3, #10
 80005e0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005e2:	2301      	movs	r3, #1
 80005e4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005e6:	2310      	movs	r3, #16
 80005e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80005ea:	2301      	movs	r3, #1
 80005ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ee:	2302      	movs	r3, #2
 80005f0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005f2:	2300      	movs	r3, #0
 80005f4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 13;
 80005f6:	230d      	movs	r3, #13
 80005f8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 195;
 80005fa:	23c3      	movs	r3, #195	; 0xc3
 80005fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005fe:	2302      	movs	r3, #2
 8000600:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000602:	2304      	movs	r3, #4
 8000604:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000606:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800060a:	4618      	mov	r0, r3
 800060c:	f001 f9f2 	bl	80019f4 <HAL_RCC_OscConfig>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000616:	f000 fb99 	bl	8000d4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800061a:	230f      	movs	r3, #15
 800061c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800061e:	2302      	movs	r3, #2
 8000620:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000622:	2300      	movs	r3, #0
 8000624:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000626:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800062a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800062c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000630:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000632:	f107 0314 	add.w	r3, r7, #20
 8000636:	2103      	movs	r1, #3
 8000638:	4618      	mov	r0, r3
 800063a:	f001 fc2f 	bl	8001e9c <HAL_RCC_ClockConfig>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000644:	f000 fb82 	bl	8000d4c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000648:	2304      	movs	r3, #4
 800064a:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800064c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000650:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000652:	463b      	mov	r3, r7
 8000654:	4618      	mov	r0, r3
 8000656:	f001 fe21 	bl	800229c <HAL_RCCEx_PeriphCLKConfig>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d001      	beq.n	8000664 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000660:	f000 fb74 	bl	8000d4c <Error_Handler>
  }
}
 8000664:	bf00      	nop
 8000666:	3758      	adds	r7, #88	; 0x58
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}

0800066c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000672:	463b      	mov	r3, r7
 8000674:	2200      	movs	r2, #0
 8000676:	601a      	str	r2, [r3, #0]
 8000678:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800067a:	4b14      	ldr	r3, [pc, #80]	; (80006cc <MX_DAC_Init+0x60>)
 800067c:	4a14      	ldr	r2, [pc, #80]	; (80006d0 <MX_DAC_Init+0x64>)
 800067e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000680:	4812      	ldr	r0, [pc, #72]	; (80006cc <MX_DAC_Init+0x60>)
 8000682:	f000 fef6 	bl	8001472 <HAL_DAC_Init>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800068c:	f000 fb5e 	bl	8000d4c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000690:	2300      	movs	r3, #0
 8000692:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000694:	2300      	movs	r3, #0
 8000696:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000698:	463b      	mov	r3, r7
 800069a:	2200      	movs	r2, #0
 800069c:	4619      	mov	r1, r3
 800069e:	480b      	ldr	r0, [pc, #44]	; (80006cc <MX_DAC_Init+0x60>)
 80006a0:	f000 ff09 	bl	80014b6 <HAL_DAC_ConfigChannel>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80006aa:	f000 fb4f 	bl	8000d4c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80006ae:	463b      	mov	r3, r7
 80006b0:	2210      	movs	r2, #16
 80006b2:	4619      	mov	r1, r3
 80006b4:	4805      	ldr	r0, [pc, #20]	; (80006cc <MX_DAC_Init+0x60>)
 80006b6:	f000 fefe 	bl	80014b6 <HAL_DAC_ConfigChannel>
 80006ba:	4603      	mov	r3, r0
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d001      	beq.n	80006c4 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 80006c0:	f000 fb44 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80006c4:	bf00      	nop
 80006c6:	3708      	adds	r7, #8
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	2000007c 	.word	0x2000007c
 80006d0:	40007400 	.word	0x40007400

080006d4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006d8:	4b0f      	ldr	r3, [pc, #60]	; (8000718 <MX_RTC_Init+0x44>)
 80006da:	4a10      	ldr	r2, [pc, #64]	; (800071c <MX_RTC_Init+0x48>)
 80006dc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80006de:	4b0e      	ldr	r3, [pc, #56]	; (8000718 <MX_RTC_Init+0x44>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80006e4:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <MX_RTC_Init+0x44>)
 80006e6:	227f      	movs	r2, #127	; 0x7f
 80006e8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80006ea:	4b0b      	ldr	r3, [pc, #44]	; (8000718 <MX_RTC_Init+0x44>)
 80006ec:	22ff      	movs	r2, #255	; 0xff
 80006ee:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80006f0:	4b09      	ldr	r3, [pc, #36]	; (8000718 <MX_RTC_Init+0x44>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80006f6:	4b08      	ldr	r3, [pc, #32]	; (8000718 <MX_RTC_Init+0x44>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80006fc:	4b06      	ldr	r3, [pc, #24]	; (8000718 <MX_RTC_Init+0x44>)
 80006fe:	2200      	movs	r2, #0
 8000700:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000702:	4805      	ldr	r0, [pc, #20]	; (8000718 <MX_RTC_Init+0x44>)
 8000704:	f001 fec0 	bl	8002488 <HAL_RTC_Init>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800070e:	f000 fb1d 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000712:	bf00      	nop
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000090 	.word	0x20000090
 800071c:	40002800 	.word	0x40002800

08000720 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b092      	sub	sp, #72	; 0x48
 8000724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000726:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
 800072e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000730:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000734:	2200      	movs	r2, #0
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	605a      	str	r2, [r3, #4]
 800073a:	609a      	str	r2, [r3, #8]
 800073c:	60da      	str	r2, [r3, #12]
 800073e:	611a      	str	r2, [r3, #16]
 8000740:	615a      	str	r2, [r3, #20]
 8000742:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000744:	1d3b      	adds	r3, r7, #4
 8000746:	2220      	movs	r2, #32
 8000748:	2100      	movs	r1, #0
 800074a:	4618      	mov	r0, r3
 800074c:	f003 fe08 	bl	8004360 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000750:	4b36      	ldr	r3, [pc, #216]	; (800082c <MX_TIM1_Init+0x10c>)
 8000752:	4a37      	ldr	r2, [pc, #220]	; (8000830 <MX_TIM1_Init+0x110>)
 8000754:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000756:	4b35      	ldr	r3, [pc, #212]	; (800082c <MX_TIM1_Init+0x10c>)
 8000758:	2200      	movs	r2, #0
 800075a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800075c:	4b33      	ldr	r3, [pc, #204]	; (800082c <MX_TIM1_Init+0x10c>)
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4;
 8000762:	4b32      	ldr	r3, [pc, #200]	; (800082c <MX_TIM1_Init+0x10c>)
 8000764:	2204      	movs	r2, #4
 8000766:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000768:	4b30      	ldr	r3, [pc, #192]	; (800082c <MX_TIM1_Init+0x10c>)
 800076a:	2200      	movs	r2, #0
 800076c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800076e:	4b2f      	ldr	r3, [pc, #188]	; (800082c <MX_TIM1_Init+0x10c>)
 8000770:	2200      	movs	r2, #0
 8000772:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000774:	4b2d      	ldr	r3, [pc, #180]	; (800082c <MX_TIM1_Init+0x10c>)
 8000776:	2200      	movs	r2, #0
 8000778:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800077a:	482c      	ldr	r0, [pc, #176]	; (800082c <MX_TIM1_Init+0x10c>)
 800077c:	f001 ffd0 	bl	8002720 <HAL_TIM_PWM_Init>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8000786:	f000 fae1 	bl	8000d4c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 800078a:	2108      	movs	r1, #8
 800078c:	4827      	ldr	r0, [pc, #156]	; (800082c <MX_TIM1_Init+0x10c>)
 800078e:	f002 f8df 	bl	8002950 <HAL_TIM_OnePulse_Init>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000798:	f000 fad8 	bl	8000d4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800079c:	2300      	movs	r3, #0
 800079e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007a0:	2300      	movs	r3, #0
 80007a2:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007a4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80007a8:	4619      	mov	r1, r3
 80007aa:	4820      	ldr	r0, [pc, #128]	; (800082c <MX_TIM1_Init+0x10c>)
 80007ac:	f002 fdb8 	bl	8003320 <HAL_TIMEx_MasterConfigSynchronization>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <MX_TIM1_Init+0x9a>
  {
    Error_Handler();
 80007b6:	f000 fac9 	bl	8000d4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80007ba:	2370      	movs	r3, #112	; 0x70
 80007bc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 2;
 80007be:	2302      	movs	r3, #2
 80007c0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007c2:	2300      	movs	r3, #0
 80007c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007c6:	2300      	movs	r3, #0
 80007c8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007ca:	2300      	movs	r3, #0
 80007cc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007ce:	2300      	movs	r3, #0
 80007d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80007d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007d6:	220c      	movs	r2, #12
 80007d8:	4619      	mov	r1, r3
 80007da:	4814      	ldr	r0, [pc, #80]	; (800082c <MX_TIM1_Init+0x10c>)
 80007dc:	f002 f912 	bl	8002a04 <HAL_TIM_PWM_ConfigChannel>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80007e6:	f000 fab1 	bl	8000d4c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007ea:	2300      	movs	r3, #0
 80007ec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007ee:	2300      	movs	r3, #0
 80007f0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80007f6:	2300      	movs	r3, #0
 80007f8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80007fa:	2300      	movs	r3, #0
 80007fc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80007fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000802:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000804:	2300      	movs	r3, #0
 8000806:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000808:	1d3b      	adds	r3, r7, #4
 800080a:	4619      	mov	r1, r3
 800080c:	4807      	ldr	r0, [pc, #28]	; (800082c <MX_TIM1_Init+0x10c>)
 800080e:	f002 fe01 	bl	8003414 <HAL_TIMEx_ConfigBreakDeadTime>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8000818:	f000 fa98 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800081c:	4803      	ldr	r0, [pc, #12]	; (800082c <MX_TIM1_Init+0x10c>)
 800081e:	f000 fb5b 	bl	8000ed8 <HAL_TIM_MspPostInit>

}
 8000822:	bf00      	nop
 8000824:	3748      	adds	r7, #72	; 0x48
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	200000b0 	.word	0x200000b0
 8000830:	40010000 	.word	0x40010000

08000834 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08c      	sub	sp, #48	; 0x30
 8000838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800083a:	f107 0320 	add.w	r3, r7, #32
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000848:	1d3b      	adds	r3, r7, #4
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]
 8000854:	611a      	str	r2, [r3, #16]
 8000856:	615a      	str	r2, [r3, #20]
 8000858:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 800085a:	4b29      	ldr	r3, [pc, #164]	; (8000900 <MX_TIM12_Init+0xcc>)
 800085c:	4a29      	ldr	r2, [pc, #164]	; (8000904 <MX_TIM12_Init+0xd0>)
 800085e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8000860:	4b27      	ldr	r3, [pc, #156]	; (8000900 <MX_TIM12_Init+0xcc>)
 8000862:	2200      	movs	r2, #0
 8000864:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000866:	4b26      	ldr	r3, [pc, #152]	; (8000900 <MX_TIM12_Init+0xcc>)
 8000868:	2200      	movs	r2, #0
 800086a:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 4;
 800086c:	4b24      	ldr	r3, [pc, #144]	; (8000900 <MX_TIM12_Init+0xcc>)
 800086e:	2204      	movs	r2, #4
 8000870:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000872:	4b23      	ldr	r3, [pc, #140]	; (8000900 <MX_TIM12_Init+0xcc>)
 8000874:	2200      	movs	r2, #0
 8000876:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000878:	4b21      	ldr	r3, [pc, #132]	; (8000900 <MX_TIM12_Init+0xcc>)
 800087a:	2200      	movs	r2, #0
 800087c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 800087e:	4820      	ldr	r0, [pc, #128]	; (8000900 <MX_TIM12_Init+0xcc>)
 8000880:	f001 feff 	bl	8002682 <HAL_TIM_Base_Init>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 800088a:	f000 fa5f 	bl	8000d4c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800088e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000892:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8000894:	f107 0320 	add.w	r3, r7, #32
 8000898:	4619      	mov	r1, r3
 800089a:	4819      	ldr	r0, [pc, #100]	; (8000900 <MX_TIM12_Init+0xcc>)
 800089c:	f002 f974 	bl	8002b88 <HAL_TIM_ConfigClockSource>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <MX_TIM12_Init+0x76>
  {
    Error_Handler();
 80008a6:	f000 fa51 	bl	8000d4c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80008aa:	4815      	ldr	r0, [pc, #84]	; (8000900 <MX_TIM12_Init+0xcc>)
 80008ac:	f001 ff38 	bl	8002720 <HAL_TIM_PWM_Init>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_TIM12_Init+0x86>
  {
    Error_Handler();
 80008b6:	f000 fa49 	bl	8000d4c <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim12, TIM_OPMODE_SINGLE) != HAL_OK)
 80008ba:	2108      	movs	r1, #8
 80008bc:	4810      	ldr	r0, [pc, #64]	; (8000900 <MX_TIM12_Init+0xcc>)
 80008be:	f002 f847 	bl	8002950 <HAL_TIM_OnePulse_Init>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_TIM12_Init+0x98>
  {
    Error_Handler();
 80008c8:	f000 fa40 	bl	8000d4c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80008cc:	2370      	movs	r3, #112	; 0x70
 80008ce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2;
 80008d0:	2302      	movs	r3, #2
 80008d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008d4:	2300      	movs	r3, #0
 80008d6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008d8:	2300      	movs	r3, #0
 80008da:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008dc:	1d3b      	adds	r3, r7, #4
 80008de:	2200      	movs	r2, #0
 80008e0:	4619      	mov	r1, r3
 80008e2:	4807      	ldr	r0, [pc, #28]	; (8000900 <MX_TIM12_Init+0xcc>)
 80008e4:	f002 f88e 	bl	8002a04 <HAL_TIM_PWM_ConfigChannel>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_TIM12_Init+0xbe>
  {
    Error_Handler();
 80008ee:	f000 fa2d 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80008f2:	4803      	ldr	r0, [pc, #12]	; (8000900 <MX_TIM12_Init+0xcc>)
 80008f4:	f000 faf0 	bl	8000ed8 <HAL_TIM_MspPostInit>

}
 80008f8:	bf00      	nop
 80008fa:	3730      	adds	r7, #48	; 0x30
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	200000f8 	.word	0x200000f8
 8000904:	40001800 	.word	0x40001800

08000908 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800090c:	4b11      	ldr	r3, [pc, #68]	; (8000954 <MX_USART6_UART_Init+0x4c>)
 800090e:	4a12      	ldr	r2, [pc, #72]	; (8000958 <MX_USART6_UART_Init+0x50>)
 8000910:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 921600;
 8000912:	4b10      	ldr	r3, [pc, #64]	; (8000954 <MX_USART6_UART_Init+0x4c>)
 8000914:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8000918:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800091a:	4b0e      	ldr	r3, [pc, #56]	; (8000954 <MX_USART6_UART_Init+0x4c>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000920:	4b0c      	ldr	r3, [pc, #48]	; (8000954 <MX_USART6_UART_Init+0x4c>)
 8000922:	2200      	movs	r2, #0
 8000924:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000926:	4b0b      	ldr	r3, [pc, #44]	; (8000954 <MX_USART6_UART_Init+0x4c>)
 8000928:	2200      	movs	r2, #0
 800092a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800092c:	4b09      	ldr	r3, [pc, #36]	; (8000954 <MX_USART6_UART_Init+0x4c>)
 800092e:	220c      	movs	r2, #12
 8000930:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000932:	4b08      	ldr	r3, [pc, #32]	; (8000954 <MX_USART6_UART_Init+0x4c>)
 8000934:	2200      	movs	r2, #0
 8000936:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000938:	4b06      	ldr	r3, [pc, #24]	; (8000954 <MX_USART6_UART_Init+0x4c>)
 800093a:	2200      	movs	r2, #0
 800093c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800093e:	4805      	ldr	r0, [pc, #20]	; (8000954 <MX_USART6_UART_Init+0x4c>)
 8000940:	f002 fdb9 	bl	80034b6 <HAL_UART_Init>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800094a:	f000 f9ff 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	20000140 	.word	0x20000140
 8000958:	40011400 	.word	0x40011400

0800095c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b08c      	sub	sp, #48	; 0x30
 8000960:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000962:	f107 031c 	add.w	r3, r7, #28
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	605a      	str	r2, [r3, #4]
 800096c:	609a      	str	r2, [r3, #8]
 800096e:	60da      	str	r2, [r3, #12]
 8000970:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	61bb      	str	r3, [r7, #24]
 8000976:	4b54      	ldr	r3, [pc, #336]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097a:	4a53      	ldr	r2, [pc, #332]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 800097c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000980:	6313      	str	r3, [r2, #48]	; 0x30
 8000982:	4b51      	ldr	r3, [pc, #324]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800098a:	61bb      	str	r3, [r7, #24]
 800098c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	617b      	str	r3, [r7, #20]
 8000992:	4b4d      	ldr	r3, [pc, #308]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	4a4c      	ldr	r2, [pc, #304]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 8000998:	f043 0301 	orr.w	r3, r3, #1
 800099c:	6313      	str	r3, [r2, #48]	; 0x30
 800099e:	4b4a      	ldr	r3, [pc, #296]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a2:	f003 0301 	and.w	r3, r3, #1
 80009a6:	617b      	str	r3, [r7, #20]
 80009a8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009aa:	2300      	movs	r3, #0
 80009ac:	613b      	str	r3, [r7, #16]
 80009ae:	4b46      	ldr	r3, [pc, #280]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	4a45      	ldr	r2, [pc, #276]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 80009b4:	f043 0302 	orr.w	r3, r3, #2
 80009b8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ba:	4b43      	ldr	r3, [pc, #268]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	f003 0302 	and.w	r3, r3, #2
 80009c2:	613b      	str	r3, [r7, #16]
 80009c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	60fb      	str	r3, [r7, #12]
 80009ca:	4b3f      	ldr	r3, [pc, #252]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	4a3e      	ldr	r2, [pc, #248]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 80009d0:	f043 0308 	orr.w	r3, r3, #8
 80009d4:	6313      	str	r3, [r2, #48]	; 0x30
 80009d6:	4b3c      	ldr	r3, [pc, #240]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	f003 0308 	and.w	r3, r3, #8
 80009de:	60fb      	str	r3, [r7, #12]
 80009e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	60bb      	str	r3, [r7, #8]
 80009e6:	4b38      	ldr	r3, [pc, #224]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ea:	4a37      	ldr	r2, [pc, #220]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 80009ec:	f043 0304 	orr.w	r3, r3, #4
 80009f0:	6313      	str	r3, [r2, #48]	; 0x30
 80009f2:	4b35      	ldr	r3, [pc, #212]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	f003 0304 	and.w	r3, r3, #4
 80009fa:	60bb      	str	r3, [r7, #8]
 80009fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009fe:	2300      	movs	r3, #0
 8000a00:	607b      	str	r3, [r7, #4]
 8000a02:	4b31      	ldr	r3, [pc, #196]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a06:	4a30      	ldr	r2, [pc, #192]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 8000a08:	f043 0310 	orr.w	r3, r3, #16
 8000a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0e:	4b2e      	ldr	r3, [pc, #184]	; (8000ac8 <MX_GPIO_Init+0x16c>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a12:	f003 0310 	and.w	r3, r3, #16
 8000a16:	607b      	str	r3, [r7, #4]
 8000a18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a20:	482a      	ldr	r0, [pc, #168]	; (8000acc <MX_GPIO_Init+0x170>)
 8000a22:	f000 ffcf 	bl	80019c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_SET);
 8000a26:	2201      	movs	r2, #1
 8000a28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a2c:	4828      	ldr	r0, [pc, #160]	; (8000ad0 <MX_GPIO_Init+0x174>)
 8000a2e:	f000 ffc9 	bl	80019c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000a32:	2200      	movs	r2, #0
 8000a34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a38:	4826      	ldr	r0, [pc, #152]	; (8000ad4 <MX_GPIO_Init+0x178>)
 8000a3a:	f000 ffc3 	bl	80019c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, GPIO_PIN_RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2101      	movs	r1, #1
 8000a42:	4825      	ldr	r0, [pc, #148]	; (8000ad8 <MX_GPIO_Init+0x17c>)
 8000a44:	f000 ffbe 	bl	80019c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000a48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000a4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a52:	2300      	movs	r3, #0
 8000a54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a56:	2300      	movs	r3, #0
 8000a58:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a5a:	f107 031c 	add.w	r3, r7, #28
 8000a5e:	4619      	mov	r1, r3
 8000a60:	481a      	ldr	r0, [pc, #104]	; (8000acc <MX_GPIO_Init+0x170>)
 8000a62:	f000 fe11 	bl	8001688 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a70:	2300      	movs	r3, #0
 8000a72:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a74:	2300      	movs	r3, #0
 8000a76:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a78:	f107 031c 	add.w	r3, r7, #28
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4814      	ldr	r0, [pc, #80]	; (8000ad0 <MX_GPIO_Init+0x174>)
 8000a80:	f000 fe02 	bl	8001688 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000a84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a92:	2300      	movs	r3, #0
 8000a94:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a96:	f107 031c 	add.w	r3, r7, #28
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	480d      	ldr	r0, [pc, #52]	; (8000ad4 <MX_GPIO_Init+0x178>)
 8000a9e:	f000 fdf3 	bl	8001688 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ab2:	f107 031c 	add.w	r3, r7, #28
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4807      	ldr	r0, [pc, #28]	; (8000ad8 <MX_GPIO_Init+0x17c>)
 8000aba:	f000 fde5 	bl	8001688 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000abe:	bf00      	nop
 8000ac0:	3730      	adds	r7, #48	; 0x30
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	40023800 	.word	0x40023800
 8000acc:	40020400 	.word	0x40020400
 8000ad0:	40020c00 	.word	0x40020c00
 8000ad4:	40020000 	.word	0x40020000
 8000ad8:	40021000 	.word	0x40021000

08000adc <transmit>:

/* USER CODE BEGIN 4 */
void transmit(const char *m) {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b08c      	sub	sp, #48	; 0x30
 8000ae0:	af02      	add	r7, sp, #8
 8000ae2:	6078      	str	r0, [r7, #4]
  char s[MAX_TX_LEN];
  snprintf(s, sizeof(s), "%s#%s;\n", m, m);
 8000ae4:	f107 0008 	add.w	r0, r7, #8
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	9300      	str	r3, [sp, #0]
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	4a0b      	ldr	r2, [pc, #44]	; (8000b1c <transmit+0x40>)
 8000af0:	211e      	movs	r1, #30
 8000af2:	f003 fbb5 	bl	8004260 <sniprintf>
  HAL_UART_Transmit(&huart6, (unsigned char *)s, strlen(s), HAL_MAX_DELAY);
 8000af6:	f107 0308 	add.w	r3, r7, #8
 8000afa:	4618      	mov	r0, r3
 8000afc:	f7ff fb6c 	bl	80001d8 <strlen>
 8000b00:	4603      	mov	r3, r0
 8000b02:	b29a      	uxth	r2, r3
 8000b04:	f107 0108 	add.w	r1, r7, #8
 8000b08:	f04f 33ff 	mov.w	r3, #4294967295
 8000b0c:	4804      	ldr	r0, [pc, #16]	; (8000b20 <transmit+0x44>)
 8000b0e:	f002 fd22 	bl	8003556 <HAL_UART_Transmit>
}
 8000b12:	bf00      	nop
 8000b14:	3728      	adds	r7, #40	; 0x28
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	080055bc 	.word	0x080055bc
 8000b20:	20000140 	.word	0x20000140

08000b24 <resetMotors>:

void resetMotors() { return; }
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	bf00      	nop
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bc80      	pop	{r7}
 8000b2e:	4770      	bx	lr

08000b30 <handleCommand>:

void handleCommand(const char code) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4603      	mov	r3, r0
 8000b38:	71fb      	strb	r3, [r7, #7]
  switch (code) {
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	3b44      	subs	r3, #68	; 0x44
 8000b3e:	2b0f      	cmp	r3, #15
 8000b40:	d850      	bhi.n	8000be4 <handleCommand+0xb4>
 8000b42:	a201      	add	r2, pc, #4	; (adr r2, 8000b48 <handleCommand+0x18>)
 8000b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b48:	08000bb9 	.word	0x08000bb9
 8000b4c:	08000be5 	.word	0x08000be5
 8000b50:	08000be5 	.word	0x08000be5
 8000b54:	08000be5 	.word	0x08000be5
 8000b58:	08000be5 	.word	0x08000be5
 8000b5c:	08000b97 	.word	0x08000b97
 8000b60:	08000be5 	.word	0x08000be5
 8000b64:	08000be5 	.word	0x08000be5
 8000b68:	08000be5 	.word	0x08000be5
 8000b6c:	08000be5 	.word	0x08000be5
 8000b70:	08000be5 	.word	0x08000be5
 8000b74:	08000be5 	.word	0x08000be5
 8000b78:	08000be5 	.word	0x08000be5
 8000b7c:	08000be5 	.word	0x08000be5
 8000b80:	08000b89 	.word	0x08000b89
 8000b84:	08000bc7 	.word	0x08000bc7
  case 'R':
    gameState = RE_CENTER;
 8000b88:	4b1a      	ldr	r3, [pc, #104]	; (8000bf4 <handleCommand+0xc4>)
 8000b8a:	2252      	movs	r2, #82	; 0x52
 8000b8c:	701a      	strb	r2, [r3, #0]
    transmit("!R\0");
 8000b8e:	481a      	ldr	r0, [pc, #104]	; (8000bf8 <handleCommand+0xc8>)
 8000b90:	f7ff ffa4 	bl	8000adc <transmit>
    break;
 8000b94:	e02a      	b.n	8000bec <handleCommand+0xbc>
  case 'I':
    if (gameState == RE_CENTER || gameState == IN_GAME)
 8000b96:	4b17      	ldr	r3, [pc, #92]	; (8000bf4 <handleCommand+0xc4>)
 8000b98:	781b      	ldrb	r3, [r3, #0]
 8000b9a:	2b52      	cmp	r3, #82	; 0x52
 8000b9c:	d003      	beq.n	8000ba6 <handleCommand+0x76>
 8000b9e:	4b15      	ldr	r3, [pc, #84]	; (8000bf4 <handleCommand+0xc4>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	2b53      	cmp	r3, #83	; 0x53
 8000ba4:	d101      	bne.n	8000baa <handleCommand+0x7a>
      resetMotors();
 8000ba6:	f7ff ffbd 	bl	8000b24 <resetMotors>
    gameState = IDLE;
 8000baa:	4b12      	ldr	r3, [pc, #72]	; (8000bf4 <handleCommand+0xc4>)
 8000bac:	2249      	movs	r2, #73	; 0x49
 8000bae:	701a      	strb	r2, [r3, #0]
    transmit("!I\0");
 8000bb0:	4812      	ldr	r0, [pc, #72]	; (8000bfc <handleCommand+0xcc>)
 8000bb2:	f7ff ff93 	bl	8000adc <transmit>
    break;
 8000bb6:	e019      	b.n	8000bec <handleCommand+0xbc>
  case 'D':
    gameState = DISCONNECTED;
 8000bb8:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <handleCommand+0xc4>)
 8000bba:	2244      	movs	r2, #68	; 0x44
 8000bbc:	701a      	strb	r2, [r3, #0]
    transmit("!D\0");
 8000bbe:	4810      	ldr	r0, [pc, #64]	; (8000c00 <handleCommand+0xd0>)
 8000bc0:	f7ff ff8c 	bl	8000adc <transmit>
    break;
 8000bc4:	e012      	b.n	8000bec <handleCommand+0xbc>
  case 'S':
    if (gameState != IDLE)
 8000bc6:	4b0b      	ldr	r3, [pc, #44]	; (8000bf4 <handleCommand+0xc4>)
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	2b49      	cmp	r3, #73	; 0x49
 8000bcc:	d003      	beq.n	8000bd6 <handleCommand+0xa6>
      transmit("A988\0");
 8000bce:	480d      	ldr	r0, [pc, #52]	; (8000c04 <handleCommand+0xd4>)
 8000bd0:	f7ff ff84 	bl	8000adc <transmit>
    else {
      gameState = IN_GAME;
      transmit("!S\0");
    }
    break;
 8000bd4:	e00a      	b.n	8000bec <handleCommand+0xbc>
      gameState = IN_GAME;
 8000bd6:	4b07      	ldr	r3, [pc, #28]	; (8000bf4 <handleCommand+0xc4>)
 8000bd8:	2253      	movs	r2, #83	; 0x53
 8000bda:	701a      	strb	r2, [r3, #0]
      transmit("!S\0");
 8000bdc:	480a      	ldr	r0, [pc, #40]	; (8000c08 <handleCommand+0xd8>)
 8000bde:	f7ff ff7d 	bl	8000adc <transmit>
    break;
 8000be2:	e003      	b.n	8000bec <handleCommand+0xbc>
  default:
    transmit("A989\0");
 8000be4:	4809      	ldr	r0, [pc, #36]	; (8000c0c <handleCommand+0xdc>)
 8000be6:	f7ff ff79 	bl	8000adc <transmit>
  }
}
 8000bea:	bf00      	nop
 8000bec:	bf00      	nop
 8000bee:	3708      	adds	r7, #8
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20000000 	.word	0x20000000
 8000bf8:	080055c4 	.word	0x080055c4
 8000bfc:	080055c8 	.word	0x080055c8
 8000c00:	080055cc 	.word	0x080055cc
 8000c04:	080055d0 	.word	0x080055d0
 8000c08:	080055d8 	.word	0x080055d8
 8000c0c:	080055dc 	.word	0x080055dc

08000c10 <sendPos>:
  movQ.end %= MAX_Q_LEN;
  end->xPul = m->xPul;
  end->yPul = m->yPul;
}

void sendPos(Position p) {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08a      	sub	sp, #40	; 0x28
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	463b      	mov	r3, r7
 8000c18:	e883 0003 	stmia.w	r3, {r0, r1}
  char message[MAX_TX_LEN] = {0};
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	60bb      	str	r3, [r7, #8]
 8000c20:	f107 030c 	add.w	r3, r7, #12
 8000c24:	2200      	movs	r2, #0
 8000c26:	601a      	str	r2, [r3, #0]
 8000c28:	605a      	str	r2, [r3, #4]
 8000c2a:	609a      	str	r2, [r3, #8]
 8000c2c:	60da      	str	r2, [r3, #12]
 8000c2e:	611a      	str	r2, [r3, #16]
 8000c30:	615a      	str	r2, [r3, #20]
 8000c32:	831a      	strh	r2, [r3, #24]
  sprintf(message, "X%d,%d", p.xPul, p.yPul);
 8000c34:	683a      	ldr	r2, [r7, #0]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	f107 0008 	add.w	r0, r7, #8
 8000c3c:	4905      	ldr	r1, [pc, #20]	; (8000c54 <sendPos+0x44>)
 8000c3e:	f003 fb43 	bl	80042c8 <siprintf>
  transmit(message);
 8000c42:	f107 0308 	add.w	r3, r7, #8
 8000c46:	4618      	mov	r0, r3
 8000c48:	f7ff ff48 	bl	8000adc <transmit>
}
 8000c4c:	bf00      	nop
 8000c4e:	3728      	adds	r7, #40	; 0x28
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	080055ec 	.word	0x080055ec

08000c58 <handlePos>:

void handlePos(unsigned char *data) {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  Position m;
  sscanf((char *)data, "%d,%d", &m.xPul, &m.yPul);
 8000c60:	f107 0308 	add.w	r3, r7, #8
 8000c64:	3304      	adds	r3, #4
 8000c66:	f107 0208 	add.w	r2, r7, #8
 8000c6a:	490c      	ldr	r1, [pc, #48]	; (8000c9c <handlePos+0x44>)
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f003 fb4b 	bl	8004308 <siscanf>
#ifdef TRACK
  curPos.xPul += m.xPul;
 8000c72:	4b0b      	ldr	r3, [pc, #44]	; (8000ca0 <handlePos+0x48>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	68bb      	ldr	r3, [r7, #8]
 8000c78:	4413      	add	r3, r2
 8000c7a:	4a09      	ldr	r2, [pc, #36]	; (8000ca0 <handlePos+0x48>)
 8000c7c:	6013      	str	r3, [r2, #0]
  curPos.yPul += m.yPul;
 8000c7e:	4b08      	ldr	r3, [pc, #32]	; (8000ca0 <handlePos+0x48>)
 8000c80:	685a      	ldr	r2, [r3, #4]
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	4413      	add	r3, r2
 8000c86:	4a06      	ldr	r2, [pc, #24]	; (8000ca0 <handlePos+0x48>)
 8000c88:	6053      	str	r3, [r2, #4]
  sendPos(curPos);
 8000c8a:	4b05      	ldr	r3, [pc, #20]	; (8000ca0 <handlePos+0x48>)
 8000c8c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000c90:	f7ff ffbe 	bl	8000c10 <sendPos>
#else
  enqueueMove(&m);
#endif
}
 8000c94:	bf00      	nop
 8000c96:	3710      	adds	r7, #16
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	080055f4 	.word	0x080055f4
 8000ca0:	200001d4 	.word	0x200001d4

08000ca4 <HAL_UART_RxCpltCallback>:
  htim12.Instance->CNT = 0;
  htim1.Instance->CNT = 0;
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0, GPIO_PIN_SET);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  switch (c) {
 8000cac:	4b21      	ldr	r3, [pc, #132]	; (8000d34 <HAL_UART_RxCpltCallback+0x90>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b23      	cmp	r3, #35	; 0x23
 8000cb2:	d002      	beq.n	8000cba <HAL_UART_RxCpltCallback+0x16>
 8000cb4:	2b3b      	cmp	r3, #59	; 0x3b
 8000cb6:	d013      	beq.n	8000ce0 <HAL_UART_RxCpltCallback+0x3c>
 8000cb8:	e02d      	b.n	8000d16 <HAL_UART_RxCpltCallback+0x72>
  case '#':
    msg[i] = buffer[i] = '\0';
 8000cba:	4b1f      	ldr	r3, [pc, #124]	; (8000d38 <HAL_UART_RxCpltCallback+0x94>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	2000      	movs	r0, #0
 8000cc0:	4a1e      	ldr	r2, [pc, #120]	; (8000d3c <HAL_UART_RxCpltCallback+0x98>)
 8000cc2:	4601      	mov	r1, r0
 8000cc4:	54d1      	strb	r1, [r2, r3]
 8000cc6:	4b1c      	ldr	r3, [pc, #112]	; (8000d38 <HAL_UART_RxCpltCallback+0x94>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a1d      	ldr	r2, [pc, #116]	; (8000d40 <HAL_UART_RxCpltCallback+0x9c>)
 8000ccc:	4601      	mov	r1, r0
 8000cce:	54d1      	strb	r1, [r2, r3]
    strcpy((char *)msg, (char *)buffer);
 8000cd0:	491a      	ldr	r1, [pc, #104]	; (8000d3c <HAL_UART_RxCpltCallback+0x98>)
 8000cd2:	481b      	ldr	r0, [pc, #108]	; (8000d40 <HAL_UART_RxCpltCallback+0x9c>)
 8000cd4:	f003 fb78 	bl	80043c8 <strcpy>
    i = 0;
 8000cd8:	4b17      	ldr	r3, [pc, #92]	; (8000d38 <HAL_UART_RxCpltCallback+0x94>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
    break;
 8000cde:	e024      	b.n	8000d2a <HAL_UART_RxCpltCallback+0x86>
  case ';':
    buffer[i] = '\0';
 8000ce0:	4b15      	ldr	r3, [pc, #84]	; (8000d38 <HAL_UART_RxCpltCallback+0x94>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a15      	ldr	r2, [pc, #84]	; (8000d3c <HAL_UART_RxCpltCallback+0x98>)
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	54d1      	strb	r1, [r2, r3]
    if (strcmp((char *)msg, (char *)buffer) || msgReady)
 8000cea:	4914      	ldr	r1, [pc, #80]	; (8000d3c <HAL_UART_RxCpltCallback+0x98>)
 8000cec:	4814      	ldr	r0, [pc, #80]	; (8000d40 <HAL_UART_RxCpltCallback+0x9c>)
 8000cee:	f7ff fa69 	bl	80001c4 <strcmp>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d103      	bne.n	8000d00 <HAL_UART_RxCpltCallback+0x5c>
 8000cf8:	4b12      	ldr	r3, [pc, #72]	; (8000d44 <HAL_UART_RxCpltCallback+0xa0>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d003      	beq.n	8000d08 <HAL_UART_RxCpltCallback+0x64>
      gameState = DISCONNECTED;
 8000d00:	4b11      	ldr	r3, [pc, #68]	; (8000d48 <HAL_UART_RxCpltCallback+0xa4>)
 8000d02:	2244      	movs	r2, #68	; 0x44
 8000d04:	701a      	strb	r2, [r3, #0]
 8000d06:	e002      	b.n	8000d0e <HAL_UART_RxCpltCallback+0x6a>
    else
      msgReady = 1;
 8000d08:	4b0e      	ldr	r3, [pc, #56]	; (8000d44 <HAL_UART_RxCpltCallback+0xa0>)
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	601a      	str	r2, [r3, #0]
    i = 0;
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	; (8000d38 <HAL_UART_RxCpltCallback+0x94>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	601a      	str	r2, [r3, #0]
    break;
 8000d14:	e009      	b.n	8000d2a <HAL_UART_RxCpltCallback+0x86>
  default:
    buffer[i++] = c;
 8000d16:	4b08      	ldr	r3, [pc, #32]	; (8000d38 <HAL_UART_RxCpltCallback+0x94>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	1c5a      	adds	r2, r3, #1
 8000d1c:	4906      	ldr	r1, [pc, #24]	; (8000d38 <HAL_UART_RxCpltCallback+0x94>)
 8000d1e:	600a      	str	r2, [r1, #0]
 8000d20:	4a04      	ldr	r2, [pc, #16]	; (8000d34 <HAL_UART_RxCpltCallback+0x90>)
 8000d22:	7811      	ldrb	r1, [r2, #0]
 8000d24:	4a05      	ldr	r2, [pc, #20]	; (8000d3c <HAL_UART_RxCpltCallback+0x98>)
 8000d26:	54d1      	strb	r1, [r2, r3]
  }
}
 8000d28:	bf00      	nop
 8000d2a:	bf00      	nop
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	20000188 	.word	0x20000188
 8000d38:	200001ac 	.word	0x200001ac
 8000d3c:	2000018c 	.word	0x2000018c
 8000d40:	200001b4 	.word	0x200001b4
 8000d44:	200001b0 	.word	0x200001b0
 8000d48:	20000000 	.word	0x20000000

08000d4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d50:	b672      	cpsid	i
}
 8000d52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d54:	e7fe      	b.n	8000d54 <Error_Handler+0x8>
	...

08000d58 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d5e:	2300      	movs	r3, #0
 8000d60:	607b      	str	r3, [r7, #4]
 8000d62:	4b0f      	ldr	r3, [pc, #60]	; (8000da0 <HAL_MspInit+0x48>)
 8000d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d66:	4a0e      	ldr	r2, [pc, #56]	; (8000da0 <HAL_MspInit+0x48>)
 8000d68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d6c:	6453      	str	r3, [r2, #68]	; 0x44
 8000d6e:	4b0c      	ldr	r3, [pc, #48]	; (8000da0 <HAL_MspInit+0x48>)
 8000d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d76:	607b      	str	r3, [r7, #4]
 8000d78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	603b      	str	r3, [r7, #0]
 8000d7e:	4b08      	ldr	r3, [pc, #32]	; (8000da0 <HAL_MspInit+0x48>)
 8000d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d82:	4a07      	ldr	r2, [pc, #28]	; (8000da0 <HAL_MspInit+0x48>)
 8000d84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d88:	6413      	str	r3, [r2, #64]	; 0x40
 8000d8a:	4b05      	ldr	r3, [pc, #20]	; (8000da0 <HAL_MspInit+0x48>)
 8000d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d92:	603b      	str	r3, [r7, #0]
 8000d94:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d96:	bf00      	nop
 8000d98:	370c      	adds	r7, #12
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bc80      	pop	{r7}
 8000d9e:	4770      	bx	lr
 8000da0:	40023800 	.word	0x40023800

08000da4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b08a      	sub	sp, #40	; 0x28
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dac:	f107 0314 	add.w	r3, r7, #20
 8000db0:	2200      	movs	r2, #0
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	605a      	str	r2, [r3, #4]
 8000db6:	609a      	str	r2, [r3, #8]
 8000db8:	60da      	str	r2, [r3, #12]
 8000dba:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a17      	ldr	r2, [pc, #92]	; (8000e20 <HAL_DAC_MspInit+0x7c>)
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d127      	bne.n	8000e16 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	613b      	str	r3, [r7, #16]
 8000dca:	4b16      	ldr	r3, [pc, #88]	; (8000e24 <HAL_DAC_MspInit+0x80>)
 8000dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dce:	4a15      	ldr	r2, [pc, #84]	; (8000e24 <HAL_DAC_MspInit+0x80>)
 8000dd0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000dd4:	6413      	str	r3, [r2, #64]	; 0x40
 8000dd6:	4b13      	ldr	r3, [pc, #76]	; (8000e24 <HAL_DAC_MspInit+0x80>)
 8000dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dda:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000dde:	613b      	str	r3, [r7, #16]
 8000de0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	60fb      	str	r3, [r7, #12]
 8000de6:	4b0f      	ldr	r3, [pc, #60]	; (8000e24 <HAL_DAC_MspInit+0x80>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dea:	4a0e      	ldr	r2, [pc, #56]	; (8000e24 <HAL_DAC_MspInit+0x80>)
 8000dec:	f043 0301 	orr.w	r3, r3, #1
 8000df0:	6313      	str	r3, [r2, #48]	; 0x30
 8000df2:	4b0c      	ldr	r3, [pc, #48]	; (8000e24 <HAL_DAC_MspInit+0x80>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df6:	f003 0301 	and.w	r3, r3, #1
 8000dfa:	60fb      	str	r3, [r7, #12]
 8000dfc:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000dfe:	2330      	movs	r3, #48	; 0x30
 8000e00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e02:	2303      	movs	r3, #3
 8000e04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e06:	2300      	movs	r3, #0
 8000e08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e0a:	f107 0314 	add.w	r3, r7, #20
 8000e0e:	4619      	mov	r1, r3
 8000e10:	4805      	ldr	r0, [pc, #20]	; (8000e28 <HAL_DAC_MspInit+0x84>)
 8000e12:	f000 fc39 	bl	8001688 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8000e16:	bf00      	nop
 8000e18:	3728      	adds	r7, #40	; 0x28
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	40007400 	.word	0x40007400
 8000e24:	40023800 	.word	0x40023800
 8000e28:	40020000 	.word	0x40020000

08000e2c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a05      	ldr	r2, [pc, #20]	; (8000e50 <HAL_RTC_MspInit+0x24>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d102      	bne.n	8000e44 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000e3e:	4b05      	ldr	r3, [pc, #20]	; (8000e54 <HAL_RTC_MspInit+0x28>)
 8000e40:	2201      	movs	r2, #1
 8000e42:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000e44:	bf00      	nop
 8000e46:	370c      	adds	r7, #12
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bc80      	pop	{r7}
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	40002800 	.word	0x40002800
 8000e54:	42470e3c 	.word	0x42470e3c

08000e58 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b085      	sub	sp, #20
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	4a0a      	ldr	r2, [pc, #40]	; (8000e90 <HAL_TIM_PWM_MspInit+0x38>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d10d      	bne.n	8000e86 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	4b09      	ldr	r3, [pc, #36]	; (8000e94 <HAL_TIM_PWM_MspInit+0x3c>)
 8000e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e72:	4a08      	ldr	r2, [pc, #32]	; (8000e94 <HAL_TIM_PWM_MspInit+0x3c>)
 8000e74:	f043 0301 	orr.w	r3, r3, #1
 8000e78:	6453      	str	r3, [r2, #68]	; 0x44
 8000e7a:	4b06      	ldr	r3, [pc, #24]	; (8000e94 <HAL_TIM_PWM_MspInit+0x3c>)
 8000e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e7e:	f003 0301 	and.w	r3, r3, #1
 8000e82:	60fb      	str	r3, [r7, #12]
 8000e84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000e86:	bf00      	nop
 8000e88:	3714      	adds	r7, #20
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bc80      	pop	{r7}
 8000e8e:	4770      	bx	lr
 8000e90:	40010000 	.word	0x40010000
 8000e94:	40023800 	.word	0x40023800

08000e98 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM12)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a0a      	ldr	r2, [pc, #40]	; (8000ed0 <HAL_TIM_Base_MspInit+0x38>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d10d      	bne.n	8000ec6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	4b09      	ldr	r3, [pc, #36]	; (8000ed4 <HAL_TIM_Base_MspInit+0x3c>)
 8000eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb2:	4a08      	ldr	r2, [pc, #32]	; (8000ed4 <HAL_TIM_Base_MspInit+0x3c>)
 8000eb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000eb8:	6413      	str	r3, [r2, #64]	; 0x40
 8000eba:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <HAL_TIM_Base_MspInit+0x3c>)
 8000ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8000ec6:	bf00      	nop
 8000ec8:	3714      	adds	r7, #20
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr
 8000ed0:	40001800 	.word	0x40001800
 8000ed4:	40023800 	.word	0x40023800

08000ed8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b08a      	sub	sp, #40	; 0x28
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee0:	f107 0314 	add.w	r3, r7, #20
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	605a      	str	r2, [r3, #4]
 8000eea:	609a      	str	r2, [r3, #8]
 8000eec:	60da      	str	r2, [r3, #12]
 8000eee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a25      	ldr	r2, [pc, #148]	; (8000f8c <HAL_TIM_MspPostInit+0xb4>)
 8000ef6:	4293      	cmp	r3, r2
 8000ef8:	d11f      	bne.n	8000f3a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	4b24      	ldr	r3, [pc, #144]	; (8000f90 <HAL_TIM_MspPostInit+0xb8>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	4a23      	ldr	r2, [pc, #140]	; (8000f90 <HAL_TIM_MspPostInit+0xb8>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0a:	4b21      	ldr	r3, [pc, #132]	; (8000f90 <HAL_TIM_MspPostInit+0xb8>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	613b      	str	r3, [r7, #16]
 8000f14:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000f16:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f24:	2300      	movs	r3, #0
 8000f26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000f28:	2301      	movs	r3, #1
 8000f2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2c:	f107 0314 	add.w	r3, r7, #20
 8000f30:	4619      	mov	r1, r3
 8000f32:	4818      	ldr	r0, [pc, #96]	; (8000f94 <HAL_TIM_MspPostInit+0xbc>)
 8000f34:	f000 fba8 	bl	8001688 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8000f38:	e023      	b.n	8000f82 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM12)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a16      	ldr	r2, [pc, #88]	; (8000f98 <HAL_TIM_MspPostInit+0xc0>)
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d11e      	bne.n	8000f82 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f44:	2300      	movs	r3, #0
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	4b11      	ldr	r3, [pc, #68]	; (8000f90 <HAL_TIM_MspPostInit+0xb8>)
 8000f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4c:	4a10      	ldr	r2, [pc, #64]	; (8000f90 <HAL_TIM_MspPostInit+0xb8>)
 8000f4e:	f043 0302 	orr.w	r3, r3, #2
 8000f52:	6313      	str	r3, [r2, #48]	; 0x30
 8000f54:	4b0e      	ldr	r3, [pc, #56]	; (8000f90 <HAL_TIM_MspPostInit+0xb8>)
 8000f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f58:	f003 0302 	and.w	r3, r3, #2
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000f60:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000f64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f66:	2302      	movs	r3, #2
 8000f68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8000f72:	2309      	movs	r3, #9
 8000f74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f76:	f107 0314 	add.w	r3, r7, #20
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4807      	ldr	r0, [pc, #28]	; (8000f9c <HAL_TIM_MspPostInit+0xc4>)
 8000f7e:	f000 fb83 	bl	8001688 <HAL_GPIO_Init>
}
 8000f82:	bf00      	nop
 8000f84:	3728      	adds	r7, #40	; 0x28
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40010000 	.word	0x40010000
 8000f90:	40023800 	.word	0x40023800
 8000f94:	40020000 	.word	0x40020000
 8000f98:	40001800 	.word	0x40001800
 8000f9c:	40020400 	.word	0x40020400

08000fa0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b08a      	sub	sp, #40	; 0x28
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa8:	f107 0314 	add.w	r3, r7, #20
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
 8000fb0:	605a      	str	r2, [r3, #4]
 8000fb2:	609a      	str	r2, [r3, #8]
 8000fb4:	60da      	str	r2, [r3, #12]
 8000fb6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a1d      	ldr	r2, [pc, #116]	; (8001034 <HAL_UART_MspInit+0x94>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d133      	bne.n	800102a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	613b      	str	r3, [r7, #16]
 8000fc6:	4b1c      	ldr	r3, [pc, #112]	; (8001038 <HAL_UART_MspInit+0x98>)
 8000fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fca:	4a1b      	ldr	r2, [pc, #108]	; (8001038 <HAL_UART_MspInit+0x98>)
 8000fcc:	f043 0320 	orr.w	r3, r3, #32
 8000fd0:	6453      	str	r3, [r2, #68]	; 0x44
 8000fd2:	4b19      	ldr	r3, [pc, #100]	; (8001038 <HAL_UART_MspInit+0x98>)
 8000fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fd6:	f003 0320 	and.w	r3, r3, #32
 8000fda:	613b      	str	r3, [r7, #16]
 8000fdc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60fb      	str	r3, [r7, #12]
 8000fe2:	4b15      	ldr	r3, [pc, #84]	; (8001038 <HAL_UART_MspInit+0x98>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe6:	4a14      	ldr	r2, [pc, #80]	; (8001038 <HAL_UART_MspInit+0x98>)
 8000fe8:	f043 0304 	orr.w	r3, r3, #4
 8000fec:	6313      	str	r3, [r2, #48]	; 0x30
 8000fee:	4b12      	ldr	r3, [pc, #72]	; (8001038 <HAL_UART_MspInit+0x98>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff2:	f003 0304 	and.w	r3, r3, #4
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ffa:	23c0      	movs	r3, #192	; 0xc0
 8000ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffe:	2302      	movs	r3, #2
 8001000:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001006:	2303      	movs	r3, #3
 8001008:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800100a:	2308      	movs	r3, #8
 800100c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	4619      	mov	r1, r3
 8001014:	4809      	ldr	r0, [pc, #36]	; (800103c <HAL_UART_MspInit+0x9c>)
 8001016:	f000 fb37 	bl	8001688 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800101a:	2200      	movs	r2, #0
 800101c:	2100      	movs	r1, #0
 800101e:	2047      	movs	r0, #71	; 0x47
 8001020:	f000 f9f1 	bl	8001406 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001024:	2047      	movs	r0, #71	; 0x47
 8001026:	f000 fa0a 	bl	800143e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800102a:	bf00      	nop
 800102c:	3728      	adds	r7, #40	; 0x28
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40011400 	.word	0x40011400
 8001038:	40023800 	.word	0x40023800
 800103c:	40020800 	.word	0x40020800

08001040 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001044:	e7fe      	b.n	8001044 <NMI_Handler+0x4>

08001046 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001046:	b480      	push	{r7}
 8001048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800104a:	e7fe      	b.n	800104a <HardFault_Handler+0x4>

0800104c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001050:	e7fe      	b.n	8001050 <MemManage_Handler+0x4>

08001052 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001052:	b480      	push	{r7}
 8001054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001056:	e7fe      	b.n	8001056 <BusFault_Handler+0x4>

08001058 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800105c:	e7fe      	b.n	800105c <UsageFault_Handler+0x4>

0800105e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800105e:	b480      	push	{r7}
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001062:	bf00      	nop
 8001064:	46bd      	mov	sp, r7
 8001066:	bc80      	pop	{r7}
 8001068:	4770      	bx	lr

0800106a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800106a:	b480      	push	{r7}
 800106c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	46bd      	mov	sp, r7
 8001072:	bc80      	pop	{r7}
 8001074:	4770      	bx	lr

08001076 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001076:	b480      	push	{r7}
 8001078:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800107a:	bf00      	nop
 800107c:	46bd      	mov	sp, r7
 800107e:	bc80      	pop	{r7}
 8001080:	4770      	bx	lr

08001082 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001086:	f000 f8cb 	bl	8001220 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
	...

08001090 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001094:	4804      	ldr	r0, [pc, #16]	; (80010a8 <USART6_IRQHandler+0x18>)
 8001096:	f002 fb07 	bl	80036a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */
  HAL_UART_Receive_IT(&huart6, &c, 1);
 800109a:	2201      	movs	r2, #1
 800109c:	4903      	ldr	r1, [pc, #12]	; (80010ac <USART6_IRQHandler+0x1c>)
 800109e:	4802      	ldr	r0, [pc, #8]	; (80010a8 <USART6_IRQHandler+0x18>)
 80010a0:	f002 fadc 	bl	800365c <HAL_UART_Receive_IT>
  /* USER CODE END USART6_IRQn 1 */
}
 80010a4:	bf00      	nop
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20000140 	.word	0x20000140
 80010ac:	20000188 	.word	0x20000188

080010b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010b8:	4a14      	ldr	r2, [pc, #80]	; (800110c <_sbrk+0x5c>)
 80010ba:	4b15      	ldr	r3, [pc, #84]	; (8001110 <_sbrk+0x60>)
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010c4:	4b13      	ldr	r3, [pc, #76]	; (8001114 <_sbrk+0x64>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d102      	bne.n	80010d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010cc:	4b11      	ldr	r3, [pc, #68]	; (8001114 <_sbrk+0x64>)
 80010ce:	4a12      	ldr	r2, [pc, #72]	; (8001118 <_sbrk+0x68>)
 80010d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010d2:	4b10      	ldr	r3, [pc, #64]	; (8001114 <_sbrk+0x64>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4413      	add	r3, r2
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d207      	bcs.n	80010f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010e0:	f003 f946 	bl	8004370 <__errno>
 80010e4:	4603      	mov	r3, r0
 80010e6:	220c      	movs	r2, #12
 80010e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ea:	f04f 33ff 	mov.w	r3, #4294967295
 80010ee:	e009      	b.n	8001104 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010f0:	4b08      	ldr	r3, [pc, #32]	; (8001114 <_sbrk+0x64>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010f6:	4b07      	ldr	r3, [pc, #28]	; (8001114 <_sbrk+0x64>)
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4413      	add	r3, r2
 80010fe:	4a05      	ldr	r2, [pc, #20]	; (8001114 <_sbrk+0x64>)
 8001100:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001102:	68fb      	ldr	r3, [r7, #12]
}
 8001104:	4618      	mov	r0, r3
 8001106:	3718      	adds	r7, #24
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20020000 	.word	0x20020000
 8001110:	00000400 	.word	0x00000400
 8001114:	200001dc 	.word	0x200001dc
 8001118:	20000330 	.word	0x20000330

0800111c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001120:	bf00      	nop
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr

08001128 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001128:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001160 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 800112c:	f7ff fff6 	bl	800111c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001130:	480c      	ldr	r0, [pc, #48]	; (8001164 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001132:	490d      	ldr	r1, [pc, #52]	; (8001168 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001134:	4a0d      	ldr	r2, [pc, #52]	; (800116c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001136:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001138:	e002      	b.n	8001140 <LoopCopyDataInit>

0800113a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800113a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800113c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800113e:	3304      	adds	r3, #4

08001140 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001140:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001142:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001144:	d3f9      	bcc.n	800113a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001146:	4a0a      	ldr	r2, [pc, #40]	; (8001170 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001148:	4c0a      	ldr	r4, [pc, #40]	; (8001174 <LoopFillZerobss+0x22>)
  movs r3, #0
 800114a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800114c:	e001      	b.n	8001152 <LoopFillZerobss>

0800114e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800114e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001150:	3204      	adds	r2, #4

08001152 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001152:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001154:	d3fb      	bcc.n	800114e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001156:	f003 f911 	bl	800437c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800115a:	f7ff f9c5 	bl	80004e8 <main>
  bx  lr
 800115e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001160:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001164:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001168:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 800116c:	08005788 	.word	0x08005788
  ldr r2, =_sbss
 8001170:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001174:	2000032c 	.word	0x2000032c

08001178 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001178:	e7fe      	b.n	8001178 <ADC_IRQHandler>
	...

0800117c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001180:	4b0e      	ldr	r3, [pc, #56]	; (80011bc <HAL_Init+0x40>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a0d      	ldr	r2, [pc, #52]	; (80011bc <HAL_Init+0x40>)
 8001186:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800118a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 800118c:	4b0b      	ldr	r3, [pc, #44]	; (80011bc <HAL_Init+0x40>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a0a      	ldr	r2, [pc, #40]	; (80011bc <HAL_Init+0x40>)
 8001192:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001196:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001198:	4b08      	ldr	r3, [pc, #32]	; (80011bc <HAL_Init+0x40>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a07      	ldr	r2, [pc, #28]	; (80011bc <HAL_Init+0x40>)
 800119e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011a4:	2003      	movs	r0, #3
 80011a6:	f000 f923 	bl	80013f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011aa:	200f      	movs	r0, #15
 80011ac:	f000 f808 	bl	80011c0 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80011b0:	f7ff fdd2 	bl	8000d58 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40023c00 	.word	0x40023c00

080011c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011c8:	4b12      	ldr	r3, [pc, #72]	; (8001214 <HAL_InitTick+0x54>)
 80011ca:	681a      	ldr	r2, [r3, #0]
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <HAL_InitTick+0x58>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	4619      	mov	r1, r3
 80011d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80011da:	fbb2 f3f3 	udiv	r3, r2, r3
 80011de:	4618      	mov	r0, r3
 80011e0:	f000 f93b 	bl	800145a <HAL_SYSTICK_Config>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e00e      	b.n	800120c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	2b0f      	cmp	r3, #15
 80011f2:	d80a      	bhi.n	800120a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011f4:	2200      	movs	r2, #0
 80011f6:	6879      	ldr	r1, [r7, #4]
 80011f8:	f04f 30ff 	mov.w	r0, #4294967295
 80011fc:	f000 f903 	bl	8001406 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001200:	4a06      	ldr	r2, [pc, #24]	; (800121c <HAL_InitTick+0x5c>)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001206:	2300      	movs	r3, #0
 8001208:	e000      	b.n	800120c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
}
 800120c:	4618      	mov	r0, r3
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000004 	.word	0x20000004
 8001218:	2000000c 	.word	0x2000000c
 800121c:	20000008 	.word	0x20000008

08001220 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001224:	4b05      	ldr	r3, [pc, #20]	; (800123c <HAL_IncTick+0x1c>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	4b05      	ldr	r3, [pc, #20]	; (8001240 <HAL_IncTick+0x20>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4413      	add	r3, r2
 8001230:	4a03      	ldr	r2, [pc, #12]	; (8001240 <HAL_IncTick+0x20>)
 8001232:	6013      	str	r3, [r2, #0]
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	bc80      	pop	{r7}
 800123a:	4770      	bx	lr
 800123c:	2000000c 	.word	0x2000000c
 8001240:	200001e0 	.word	0x200001e0

08001244 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  return uwTick;
 8001248:	4b02      	ldr	r3, [pc, #8]	; (8001254 <HAL_GetTick+0x10>)
 800124a:	681b      	ldr	r3, [r3, #0]
}
 800124c:	4618      	mov	r0, r3
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr
 8001254:	200001e0 	.word	0x200001e0

08001258 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	f003 0307 	and.w	r3, r3, #7
 8001266:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001268:	4b0c      	ldr	r3, [pc, #48]	; (800129c <__NVIC_SetPriorityGrouping+0x44>)
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800126e:	68ba      	ldr	r2, [r7, #8]
 8001270:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001274:	4013      	ands	r3, r2
 8001276:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800127c:	68bb      	ldr	r3, [r7, #8]
 800127e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001280:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001284:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001288:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800128a:	4a04      	ldr	r2, [pc, #16]	; (800129c <__NVIC_SetPriorityGrouping+0x44>)
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	60d3      	str	r3, [r2, #12]
}
 8001290:	bf00      	nop
 8001292:	3714      	adds	r7, #20
 8001294:	46bd      	mov	sp, r7
 8001296:	bc80      	pop	{r7}
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	e000ed00 	.word	0xe000ed00

080012a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012a4:	4b04      	ldr	r3, [pc, #16]	; (80012b8 <__NVIC_GetPriorityGrouping+0x18>)
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	0a1b      	lsrs	r3, r3, #8
 80012aa:	f003 0307 	and.w	r3, r3, #7
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bc80      	pop	{r7}
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	e000ed00 	.word	0xe000ed00

080012bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4603      	mov	r3, r0
 80012c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	db0b      	blt.n	80012e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	f003 021f 	and.w	r2, r3, #31
 80012d4:	4906      	ldr	r1, [pc, #24]	; (80012f0 <__NVIC_EnableIRQ+0x34>)
 80012d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012da:	095b      	lsrs	r3, r3, #5
 80012dc:	2001      	movs	r0, #1
 80012de:	fa00 f202 	lsl.w	r2, r0, r2
 80012e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80012e6:	bf00      	nop
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bc80      	pop	{r7}
 80012ee:	4770      	bx	lr
 80012f0:	e000e100 	.word	0xe000e100

080012f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	6039      	str	r1, [r7, #0]
 80012fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001300:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001304:	2b00      	cmp	r3, #0
 8001306:	db0a      	blt.n	800131e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	b2da      	uxtb	r2, r3
 800130c:	490c      	ldr	r1, [pc, #48]	; (8001340 <__NVIC_SetPriority+0x4c>)
 800130e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001312:	0112      	lsls	r2, r2, #4
 8001314:	b2d2      	uxtb	r2, r2
 8001316:	440b      	add	r3, r1
 8001318:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800131c:	e00a      	b.n	8001334 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	b2da      	uxtb	r2, r3
 8001322:	4908      	ldr	r1, [pc, #32]	; (8001344 <__NVIC_SetPriority+0x50>)
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	f003 030f 	and.w	r3, r3, #15
 800132a:	3b04      	subs	r3, #4
 800132c:	0112      	lsls	r2, r2, #4
 800132e:	b2d2      	uxtb	r2, r2
 8001330:	440b      	add	r3, r1
 8001332:	761a      	strb	r2, [r3, #24]
}
 8001334:	bf00      	nop
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	bc80      	pop	{r7}
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	e000e100 	.word	0xe000e100
 8001344:	e000ed00 	.word	0xe000ed00

08001348 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001348:	b480      	push	{r7}
 800134a:	b089      	sub	sp, #36	; 0x24
 800134c:	af00      	add	r7, sp, #0
 800134e:	60f8      	str	r0, [r7, #12]
 8001350:	60b9      	str	r1, [r7, #8]
 8001352:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	f003 0307 	and.w	r3, r3, #7
 800135a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	f1c3 0307 	rsb	r3, r3, #7
 8001362:	2b04      	cmp	r3, #4
 8001364:	bf28      	it	cs
 8001366:	2304      	movcs	r3, #4
 8001368:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800136a:	69fb      	ldr	r3, [r7, #28]
 800136c:	3304      	adds	r3, #4
 800136e:	2b06      	cmp	r3, #6
 8001370:	d902      	bls.n	8001378 <NVIC_EncodePriority+0x30>
 8001372:	69fb      	ldr	r3, [r7, #28]
 8001374:	3b03      	subs	r3, #3
 8001376:	e000      	b.n	800137a <NVIC_EncodePriority+0x32>
 8001378:	2300      	movs	r3, #0
 800137a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800137c:	f04f 32ff 	mov.w	r2, #4294967295
 8001380:	69bb      	ldr	r3, [r7, #24]
 8001382:	fa02 f303 	lsl.w	r3, r2, r3
 8001386:	43da      	mvns	r2, r3
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	401a      	ands	r2, r3
 800138c:	697b      	ldr	r3, [r7, #20]
 800138e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001390:	f04f 31ff 	mov.w	r1, #4294967295
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	fa01 f303 	lsl.w	r3, r1, r3
 800139a:	43d9      	mvns	r1, r3
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013a0:	4313      	orrs	r3, r2
         );
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3724      	adds	r7, #36	; 0x24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bc80      	pop	{r7}
 80013aa:	4770      	bx	lr

080013ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	3b01      	subs	r3, #1
 80013b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80013bc:	d301      	bcc.n	80013c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013be:	2301      	movs	r3, #1
 80013c0:	e00f      	b.n	80013e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013c2:	4a0a      	ldr	r2, [pc, #40]	; (80013ec <SysTick_Config+0x40>)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	3b01      	subs	r3, #1
 80013c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013ca:	210f      	movs	r1, #15
 80013cc:	f04f 30ff 	mov.w	r0, #4294967295
 80013d0:	f7ff ff90 	bl	80012f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013d4:	4b05      	ldr	r3, [pc, #20]	; (80013ec <SysTick_Config+0x40>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013da:	4b04      	ldr	r3, [pc, #16]	; (80013ec <SysTick_Config+0x40>)
 80013dc:	2207      	movs	r2, #7
 80013de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	e000e010 	.word	0xe000e010

080013f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f7ff ff2d 	bl	8001258 <__NVIC_SetPriorityGrouping>
}
 80013fe:	bf00      	nop
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}

08001406 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001406:	b580      	push	{r7, lr}
 8001408:	b086      	sub	sp, #24
 800140a:	af00      	add	r7, sp, #0
 800140c:	4603      	mov	r3, r0
 800140e:	60b9      	str	r1, [r7, #8]
 8001410:	607a      	str	r2, [r7, #4]
 8001412:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001414:	2300      	movs	r3, #0
 8001416:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001418:	f7ff ff42 	bl	80012a0 <__NVIC_GetPriorityGrouping>
 800141c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800141e:	687a      	ldr	r2, [r7, #4]
 8001420:	68b9      	ldr	r1, [r7, #8]
 8001422:	6978      	ldr	r0, [r7, #20]
 8001424:	f7ff ff90 	bl	8001348 <NVIC_EncodePriority>
 8001428:	4602      	mov	r2, r0
 800142a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800142e:	4611      	mov	r1, r2
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff ff5f 	bl	80012f4 <__NVIC_SetPriority>
}
 8001436:	bf00      	nop
 8001438:	3718      	adds	r7, #24
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}

0800143e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	b082      	sub	sp, #8
 8001442:	af00      	add	r7, sp, #0
 8001444:	4603      	mov	r3, r0
 8001446:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff ff35 	bl	80012bc <__NVIC_EnableIRQ>
}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b082      	sub	sp, #8
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff ffa2 	bl	80013ac <SysTick_Config>
 8001468:	4603      	mov	r3, r0
}
 800146a:	4618      	mov	r0, r3
 800146c:	3708      	adds	r7, #8
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}

08001472 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	b082      	sub	sp, #8
 8001476:	af00      	add	r7, sp, #0
 8001478:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d101      	bne.n	8001484 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001480:	2301      	movs	r3, #1
 8001482:	e014      	b.n	80014ae <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	791b      	ldrb	r3, [r3, #4]
 8001488:	b2db      	uxtb	r3, r3
 800148a:	2b00      	cmp	r3, #0
 800148c:	d105      	bne.n	800149a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f7ff fc85 	bl	8000da4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2202      	movs	r2, #2
 800149e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2200      	movs	r2, #0
 80014a4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2201      	movs	r2, #1
 80014aa:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3708      	adds	r7, #8
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80014b6:	b480      	push	{r7}
 80014b8:	b089      	sub	sp, #36	; 0x24
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	60f8      	str	r0, [r7, #12]
 80014be:	60b9      	str	r1, [r7, #8]
 80014c0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014c2:	2300      	movs	r3, #0
 80014c4:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d002      	beq.n	80014d2 <HAL_DAC_ConfigChannel+0x1c>
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d101      	bne.n	80014d6 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e042      	b.n	800155c <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	795b      	ldrb	r3, [r3, #5]
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d101      	bne.n	80014e2 <HAL_DAC_ConfigChannel+0x2c>
 80014de:	2302      	movs	r3, #2
 80014e0:	e03c      	b.n	800155c <HAL_DAC_ConfigChannel+0xa6>
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	2201      	movs	r2, #1
 80014e6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2202      	movs	r2, #2
 80014ec:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f003 0310 	and.w	r3, r3, #16
 80014fc:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001500:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8001504:	43db      	mvns	r3, r3
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4013      	ands	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	4313      	orrs	r3, r2
 8001516:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f003 0310 	and.w	r3, r3, #16
 800151e:	697a      	ldr	r2, [r7, #20]
 8001520:	fa02 f303 	lsl.w	r3, r2, r3
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	4313      	orrs	r3, r2
 8001528:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	69ba      	ldr	r2, [r7, #24]
 8001530:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	6819      	ldr	r1, [r3, #0]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f003 0310 	and.w	r3, r3, #16
 800153e:	22c0      	movs	r2, #192	; 0xc0
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	43da      	mvns	r2, r3
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	400a      	ands	r2, r1
 800154c:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	2201      	movs	r2, #1
 8001552:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	2200      	movs	r2, #0
 8001558:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800155a:	7ffb      	ldrb	r3, [r7, #31]
}
 800155c:	4618      	mov	r0, r3
 800155e:	3724      	adds	r7, #36	; 0x24
 8001560:	46bd      	mov	sp, r7
 8001562:	bc80      	pop	{r7}
 8001564:	4770      	bx	lr

08001566 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001566:	b580      	push	{r7, lr}
 8001568:	b084      	sub	sp, #16
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001572:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001574:	f7ff fe66 	bl	8001244 <HAL_GetTick>
 8001578:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001580:	b2db      	uxtb	r3, r3
 8001582:	2b02      	cmp	r3, #2
 8001584:	d008      	beq.n	8001598 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2280      	movs	r2, #128	; 0x80
 800158a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001594:	2301      	movs	r3, #1
 8001596:	e052      	b.n	800163e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f022 0216 	bic.w	r2, r2, #22
 80015a6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	695a      	ldr	r2, [r3, #20]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80015b6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d103      	bne.n	80015c8 <HAL_DMA_Abort+0x62>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d007      	beq.n	80015d8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f022 0208 	bic.w	r2, r2, #8
 80015d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f022 0201 	bic.w	r2, r2, #1
 80015e6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015e8:	e013      	b.n	8001612 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80015ea:	f7ff fe2b 	bl	8001244 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b05      	cmp	r3, #5
 80015f6:	d90c      	bls.n	8001612 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2220      	movs	r2, #32
 80015fc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2203      	movs	r2, #3
 8001602:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e015      	b.n	800163e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 0301 	and.w	r3, r3, #1
 800161c:	2b00      	cmp	r3, #0
 800161e:	d1e4      	bne.n	80015ea <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001624:	223f      	movs	r2, #63	; 0x3f
 8001626:	409a      	lsls	r2, r3
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2201      	movs	r2, #1
 8001630:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2200      	movs	r2, #0
 8001638:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800163c:	2300      	movs	r3, #0
}
 800163e:	4618      	mov	r0, r3
 8001640:	3710      	adds	r7, #16
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}

08001646 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001646:	b480      	push	{r7}
 8001648:	b083      	sub	sp, #12
 800164a:	af00      	add	r7, sp, #0
 800164c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001654:	b2db      	uxtb	r3, r3
 8001656:	2b02      	cmp	r3, #2
 8001658:	d004      	beq.n	8001664 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2280      	movs	r2, #128	; 0x80
 800165e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	e00c      	b.n	800167e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2205      	movs	r2, #5
 8001668:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f022 0201 	bic.w	r2, r2, #1
 800167a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr

08001688 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001688:	b480      	push	{r7}
 800168a:	b087      	sub	sp, #28
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
 8001690:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001696:	e16f      	b.n	8001978 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	2101      	movs	r1, #1
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	fa01 f303 	lsl.w	r3, r1, r3
 80016a4:	4013      	ands	r3, r2
 80016a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f000 8161 	beq.w	8001972 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	f003 0303 	and.w	r3, r3, #3
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d005      	beq.n	80016c8 <HAL_GPIO_Init+0x40>
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f003 0303 	and.w	r3, r3, #3
 80016c4:	2b02      	cmp	r3, #2
 80016c6:	d130      	bne.n	800172a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	2203      	movs	r2, #3
 80016d4:	fa02 f303 	lsl.w	r3, r2, r3
 80016d8:	43db      	mvns	r3, r3
 80016da:	693a      	ldr	r2, [r7, #16]
 80016dc:	4013      	ands	r3, r2
 80016de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	68da      	ldr	r2, [r3, #12]
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	005b      	lsls	r3, r3, #1
 80016e8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ec:	693a      	ldr	r2, [r7, #16]
 80016ee:	4313      	orrs	r3, r2
 80016f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	693a      	ldr	r2, [r7, #16]
 80016f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80016fe:	2201      	movs	r2, #1
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	fa02 f303 	lsl.w	r3, r2, r3
 8001706:	43db      	mvns	r3, r3
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	4013      	ands	r3, r2
 800170c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	091b      	lsrs	r3, r3, #4
 8001714:	f003 0201 	and.w	r2, r3, #1
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	fa02 f303 	lsl.w	r3, r2, r3
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	4313      	orrs	r3, r2
 8001722:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	693a      	ldr	r2, [r7, #16]
 8001728:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	f003 0303 	and.w	r3, r3, #3
 8001732:	2b03      	cmp	r3, #3
 8001734:	d017      	beq.n	8001766 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	2203      	movs	r2, #3
 8001742:	fa02 f303 	lsl.w	r3, r2, r3
 8001746:	43db      	mvns	r3, r3
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	4013      	ands	r3, r2
 800174c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	689a      	ldr	r2, [r3, #8]
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	fa02 f303 	lsl.w	r3, r2, r3
 800175a:	693a      	ldr	r2, [r7, #16]
 800175c:	4313      	orrs	r3, r2
 800175e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	693a      	ldr	r2, [r7, #16]
 8001764:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f003 0303 	and.w	r3, r3, #3
 800176e:	2b02      	cmp	r3, #2
 8001770:	d123      	bne.n	80017ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	08da      	lsrs	r2, r3, #3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	3208      	adds	r2, #8
 800177a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800177e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	220f      	movs	r2, #15
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	43db      	mvns	r3, r3
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	4013      	ands	r3, r2
 8001794:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	691a      	ldr	r2, [r3, #16]
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	f003 0307 	and.w	r3, r3, #7
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	fa02 f303 	lsl.w	r3, r2, r3
 80017a6:	693a      	ldr	r2, [r7, #16]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	08da      	lsrs	r2, r3, #3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	3208      	adds	r2, #8
 80017b4:	6939      	ldr	r1, [r7, #16]
 80017b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	005b      	lsls	r3, r3, #1
 80017c4:	2203      	movs	r2, #3
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ca:	43db      	mvns	r3, r3
 80017cc:	693a      	ldr	r2, [r7, #16]
 80017ce:	4013      	ands	r3, r2
 80017d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	f003 0203 	and.w	r2, r3, #3
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	fa02 f303 	lsl.w	r3, r2, r3
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	4313      	orrs	r3, r2
 80017e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	f000 80bb 	beq.w	8001972 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fc:	2300      	movs	r3, #0
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	4b64      	ldr	r3, [pc, #400]	; (8001994 <HAL_GPIO_Init+0x30c>)
 8001802:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001804:	4a63      	ldr	r2, [pc, #396]	; (8001994 <HAL_GPIO_Init+0x30c>)
 8001806:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800180a:	6453      	str	r3, [r2, #68]	; 0x44
 800180c:	4b61      	ldr	r3, [pc, #388]	; (8001994 <HAL_GPIO_Init+0x30c>)
 800180e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001810:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001814:	60bb      	str	r3, [r7, #8]
 8001816:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001818:	4a5f      	ldr	r2, [pc, #380]	; (8001998 <HAL_GPIO_Init+0x310>)
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	089b      	lsrs	r3, r3, #2
 800181e:	3302      	adds	r3, #2
 8001820:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001824:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	f003 0303 	and.w	r3, r3, #3
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	220f      	movs	r2, #15
 8001830:	fa02 f303 	lsl.w	r3, r2, r3
 8001834:	43db      	mvns	r3, r3
 8001836:	693a      	ldr	r2, [r7, #16]
 8001838:	4013      	ands	r3, r2
 800183a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	4a57      	ldr	r2, [pc, #348]	; (800199c <HAL_GPIO_Init+0x314>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d031      	beq.n	80018a8 <HAL_GPIO_Init+0x220>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4a56      	ldr	r2, [pc, #344]	; (80019a0 <HAL_GPIO_Init+0x318>)
 8001848:	4293      	cmp	r3, r2
 800184a:	d02b      	beq.n	80018a4 <HAL_GPIO_Init+0x21c>
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	4a55      	ldr	r2, [pc, #340]	; (80019a4 <HAL_GPIO_Init+0x31c>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d025      	beq.n	80018a0 <HAL_GPIO_Init+0x218>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4a54      	ldr	r2, [pc, #336]	; (80019a8 <HAL_GPIO_Init+0x320>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d01f      	beq.n	800189c <HAL_GPIO_Init+0x214>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	4a53      	ldr	r2, [pc, #332]	; (80019ac <HAL_GPIO_Init+0x324>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d019      	beq.n	8001898 <HAL_GPIO_Init+0x210>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4a52      	ldr	r2, [pc, #328]	; (80019b0 <HAL_GPIO_Init+0x328>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d013      	beq.n	8001894 <HAL_GPIO_Init+0x20c>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	4a51      	ldr	r2, [pc, #324]	; (80019b4 <HAL_GPIO_Init+0x32c>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d00d      	beq.n	8001890 <HAL_GPIO_Init+0x208>
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	4a50      	ldr	r2, [pc, #320]	; (80019b8 <HAL_GPIO_Init+0x330>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d007      	beq.n	800188c <HAL_GPIO_Init+0x204>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	4a4f      	ldr	r2, [pc, #316]	; (80019bc <HAL_GPIO_Init+0x334>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d101      	bne.n	8001888 <HAL_GPIO_Init+0x200>
 8001884:	2308      	movs	r3, #8
 8001886:	e010      	b.n	80018aa <HAL_GPIO_Init+0x222>
 8001888:	2309      	movs	r3, #9
 800188a:	e00e      	b.n	80018aa <HAL_GPIO_Init+0x222>
 800188c:	2307      	movs	r3, #7
 800188e:	e00c      	b.n	80018aa <HAL_GPIO_Init+0x222>
 8001890:	2306      	movs	r3, #6
 8001892:	e00a      	b.n	80018aa <HAL_GPIO_Init+0x222>
 8001894:	2305      	movs	r3, #5
 8001896:	e008      	b.n	80018aa <HAL_GPIO_Init+0x222>
 8001898:	2304      	movs	r3, #4
 800189a:	e006      	b.n	80018aa <HAL_GPIO_Init+0x222>
 800189c:	2303      	movs	r3, #3
 800189e:	e004      	b.n	80018aa <HAL_GPIO_Init+0x222>
 80018a0:	2302      	movs	r3, #2
 80018a2:	e002      	b.n	80018aa <HAL_GPIO_Init+0x222>
 80018a4:	2301      	movs	r3, #1
 80018a6:	e000      	b.n	80018aa <HAL_GPIO_Init+0x222>
 80018a8:	2300      	movs	r3, #0
 80018aa:	697a      	ldr	r2, [r7, #20]
 80018ac:	f002 0203 	and.w	r2, r2, #3
 80018b0:	0092      	lsls	r2, r2, #2
 80018b2:	4093      	lsls	r3, r2
 80018b4:	461a      	mov	r2, r3
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80018bc:	4936      	ldr	r1, [pc, #216]	; (8001998 <HAL_GPIO_Init+0x310>)
 80018be:	697b      	ldr	r3, [r7, #20]
 80018c0:	089b      	lsrs	r3, r3, #2
 80018c2:	3302      	adds	r3, #2
 80018c4:	693a      	ldr	r2, [r7, #16]
 80018c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018ca:	4b3d      	ldr	r3, [pc, #244]	; (80019c0 <HAL_GPIO_Init+0x338>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	43db      	mvns	r3, r3
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	4013      	ands	r3, r2
 80018d8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d003      	beq.n	80018ee <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80018ee:	4a34      	ldr	r2, [pc, #208]	; (80019c0 <HAL_GPIO_Init+0x338>)
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018f4:	4b32      	ldr	r3, [pc, #200]	; (80019c0 <HAL_GPIO_Init+0x338>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	43db      	mvns	r3, r3
 80018fe:	693a      	ldr	r2, [r7, #16]
 8001900:	4013      	ands	r3, r2
 8001902:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800190c:	2b00      	cmp	r3, #0
 800190e:	d003      	beq.n	8001918 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001910:	693a      	ldr	r2, [r7, #16]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	4313      	orrs	r3, r2
 8001916:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001918:	4a29      	ldr	r2, [pc, #164]	; (80019c0 <HAL_GPIO_Init+0x338>)
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800191e:	4b28      	ldr	r3, [pc, #160]	; (80019c0 <HAL_GPIO_Init+0x338>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	43db      	mvns	r3, r3
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	4013      	ands	r3, r2
 800192c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d003      	beq.n	8001942 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	4313      	orrs	r3, r2
 8001940:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001942:	4a1f      	ldr	r2, [pc, #124]	; (80019c0 <HAL_GPIO_Init+0x338>)
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001948:	4b1d      	ldr	r3, [pc, #116]	; (80019c0 <HAL_GPIO_Init+0x338>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	43db      	mvns	r3, r3
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	4013      	ands	r3, r2
 8001956:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001960:	2b00      	cmp	r3, #0
 8001962:	d003      	beq.n	800196c <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8001964:	693a      	ldr	r2, [r7, #16]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	4313      	orrs	r3, r2
 800196a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800196c:	4a14      	ldr	r2, [pc, #80]	; (80019c0 <HAL_GPIO_Init+0x338>)
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	3301      	adds	r3, #1
 8001976:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	fa22 f303 	lsr.w	r3, r2, r3
 8001982:	2b00      	cmp	r3, #0
 8001984:	f47f ae88 	bne.w	8001698 <HAL_GPIO_Init+0x10>
  }
}
 8001988:	bf00      	nop
 800198a:	bf00      	nop
 800198c:	371c      	adds	r7, #28
 800198e:	46bd      	mov	sp, r7
 8001990:	bc80      	pop	{r7}
 8001992:	4770      	bx	lr
 8001994:	40023800 	.word	0x40023800
 8001998:	40013800 	.word	0x40013800
 800199c:	40020000 	.word	0x40020000
 80019a0:	40020400 	.word	0x40020400
 80019a4:	40020800 	.word	0x40020800
 80019a8:	40020c00 	.word	0x40020c00
 80019ac:	40021000 	.word	0x40021000
 80019b0:	40021400 	.word	0x40021400
 80019b4:	40021800 	.word	0x40021800
 80019b8:	40021c00 	.word	0x40021c00
 80019bc:	40022000 	.word	0x40022000
 80019c0:	40013c00 	.word	0x40013c00

080019c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	460b      	mov	r3, r1
 80019ce:	807b      	strh	r3, [r7, #2]
 80019d0:	4613      	mov	r3, r2
 80019d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019d4:	787b      	ldrb	r3, [r7, #1]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d003      	beq.n	80019e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019da:	887a      	ldrh	r2, [r7, #2]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80019e0:	e003      	b.n	80019ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80019e2:	887b      	ldrh	r3, [r7, #2]
 80019e4:	041a      	lsls	r2, r3, #16
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	619a      	str	r2, [r3, #24]
}
 80019ea:	bf00      	nop
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bc80      	pop	{r7}
 80019f2:	4770      	bx	lr

080019f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08a      	sub	sp, #40	; 0x28
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d101      	bne.n	8001a06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e23b      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d050      	beq.n	8001ab4 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a12:	4b9e      	ldr	r3, [pc, #632]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f003 030c 	and.w	r3, r3, #12
 8001a1a:	2b04      	cmp	r3, #4
 8001a1c:	d00c      	beq.n	8001a38 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a1e:	4b9b      	ldr	r3, [pc, #620]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a26:	2b08      	cmp	r3, #8
 8001a28:	d112      	bne.n	8001a50 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a2a:	4b98      	ldr	r3, [pc, #608]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a36:	d10b      	bne.n	8001a50 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a38:	4b94      	ldr	r3, [pc, #592]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d036      	beq.n	8001ab2 <HAL_RCC_OscConfig+0xbe>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d132      	bne.n	8001ab2 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e216      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685a      	ldr	r2, [r3, #4]
 8001a54:	4b8e      	ldr	r3, [pc, #568]	; (8001c90 <HAL_RCC_OscConfig+0x29c>)
 8001a56:	b2d2      	uxtb	r2, r2
 8001a58:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d013      	beq.n	8001a8a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a62:	f7ff fbef 	bl	8001244 <HAL_GetTick>
 8001a66:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a68:	e008      	b.n	8001a7c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a6a:	f7ff fbeb 	bl	8001244 <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	6a3b      	ldr	r3, [r7, #32]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	2b64      	cmp	r3, #100	; 0x64
 8001a76:	d901      	bls.n	8001a7c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	e200      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a7c:	4b83      	ldr	r3, [pc, #524]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d0f0      	beq.n	8001a6a <HAL_RCC_OscConfig+0x76>
 8001a88:	e014      	b.n	8001ab4 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a8a:	f7ff fbdb 	bl	8001244 <HAL_GetTick>
 8001a8e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a90:	e008      	b.n	8001aa4 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a92:	f7ff fbd7 	bl	8001244 <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	6a3b      	ldr	r3, [r7, #32]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	2b64      	cmp	r3, #100	; 0x64
 8001a9e:	d901      	bls.n	8001aa4 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	e1ec      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aa4:	4b79      	ldr	r3, [pc, #484]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d1f0      	bne.n	8001a92 <HAL_RCC_OscConfig+0x9e>
 8001ab0:	e000      	b.n	8001ab4 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ab2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d077      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ac0:	4b72      	ldr	r3, [pc, #456]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f003 030c 	and.w	r3, r3, #12
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d00b      	beq.n	8001ae4 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001acc:	4b6f      	ldr	r3, [pc, #444]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ad4:	2b08      	cmp	r3, #8
 8001ad6:	d126      	bne.n	8001b26 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ad8:	4b6c      	ldr	r3, [pc, #432]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d120      	bne.n	8001b26 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ae4:	4b69      	ldr	r3, [pc, #420]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0302 	and.w	r3, r3, #2
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d005      	beq.n	8001afc <HAL_RCC_OscConfig+0x108>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d001      	beq.n	8001afc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e1c0      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001afc:	4b63      	ldr	r3, [pc, #396]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	691b      	ldr	r3, [r3, #16]
 8001b08:	21f8      	movs	r1, #248	; 0xf8
 8001b0a:	61b9      	str	r1, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0c:	69b9      	ldr	r1, [r7, #24]
 8001b0e:	fa91 f1a1 	rbit	r1, r1
 8001b12:	6179      	str	r1, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b14:	6979      	ldr	r1, [r7, #20]
 8001b16:	fab1 f181 	clz	r1, r1
 8001b1a:	b2c9      	uxtb	r1, r1
 8001b1c:	408b      	lsls	r3, r1
 8001b1e:	495b      	ldr	r1, [pc, #364]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001b20:	4313      	orrs	r3, r2
 8001b22:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b24:	e044      	b.n	8001bb0 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d02a      	beq.n	8001b84 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b2e:	4b59      	ldr	r3, [pc, #356]	; (8001c94 <HAL_RCC_OscConfig+0x2a0>)
 8001b30:	2201      	movs	r2, #1
 8001b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b34:	f7ff fb86 	bl	8001244 <HAL_GetTick>
 8001b38:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b3a:	e008      	b.n	8001b4e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b3c:	f7ff fb82 	bl	8001244 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	6a3b      	ldr	r3, [r7, #32]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d901      	bls.n	8001b4e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e197      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b4e:	4b4f      	ldr	r3, [pc, #316]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 0302 	and.w	r3, r3, #2
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d0f0      	beq.n	8001b3c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b5a:	4b4c      	ldr	r3, [pc, #304]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	691b      	ldr	r3, [r3, #16]
 8001b66:	21f8      	movs	r1, #248	; 0xf8
 8001b68:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b6a:	6939      	ldr	r1, [r7, #16]
 8001b6c:	fa91 f1a1 	rbit	r1, r1
 8001b70:	60f9      	str	r1, [r7, #12]
  return result;
 8001b72:	68f9      	ldr	r1, [r7, #12]
 8001b74:	fab1 f181 	clz	r1, r1
 8001b78:	b2c9      	uxtb	r1, r1
 8001b7a:	408b      	lsls	r3, r1
 8001b7c:	4943      	ldr	r1, [pc, #268]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	600b      	str	r3, [r1, #0]
 8001b82:	e015      	b.n	8001bb0 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b84:	4b43      	ldr	r3, [pc, #268]	; (8001c94 <HAL_RCC_OscConfig+0x2a0>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b8a:	f7ff fb5b 	bl	8001244 <HAL_GetTick>
 8001b8e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b90:	e008      	b.n	8001ba4 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b92:	f7ff fb57 	bl	8001244 <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	6a3b      	ldr	r3, [r7, #32]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e16c      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ba4:	4b39      	ldr	r3, [pc, #228]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0302 	and.w	r3, r3, #2
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d1f0      	bne.n	8001b92 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 0308 	and.w	r3, r3, #8
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d030      	beq.n	8001c1e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	695b      	ldr	r3, [r3, #20]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d016      	beq.n	8001bf2 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bc4:	4b34      	ldr	r3, [pc, #208]	; (8001c98 <HAL_RCC_OscConfig+0x2a4>)
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bca:	f7ff fb3b 	bl	8001244 <HAL_GetTick>
 8001bce:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bd0:	e008      	b.n	8001be4 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bd2:	f7ff fb37 	bl	8001244 <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	6a3b      	ldr	r3, [r7, #32]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d901      	bls.n	8001be4 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8001be0:	2303      	movs	r3, #3
 8001be2:	e14c      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001be4:	4b29      	ldr	r3, [pc, #164]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001be6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001be8:	f003 0302 	and.w	r3, r3, #2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d0f0      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x1de>
 8001bf0:	e015      	b.n	8001c1e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bf2:	4b29      	ldr	r3, [pc, #164]	; (8001c98 <HAL_RCC_OscConfig+0x2a4>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bf8:	f7ff fb24 	bl	8001244 <HAL_GetTick>
 8001bfc:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bfe:	e008      	b.n	8001c12 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c00:	f7ff fb20 	bl	8001244 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	6a3b      	ldr	r3, [r7, #32]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e135      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c12:	4b1e      	ldr	r3, [pc, #120]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001c14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d1f0      	bne.n	8001c00 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 0304 	and.w	r3, r3, #4
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	f000 8087 	beq.w	8001d3a <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c32:	4b16      	ldr	r3, [pc, #88]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d110      	bne.n	8001c60 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c46:	4a11      	ldr	r2, [pc, #68]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c4e:	4b0f      	ldr	r3, [pc, #60]	; (8001c8c <HAL_RCC_OscConfig+0x298>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c56:	60bb      	str	r3, [r7, #8]
 8001c58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001c60:	4b0e      	ldr	r3, [pc, #56]	; (8001c9c <HAL_RCC_OscConfig+0x2a8>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a0d      	ldr	r2, [pc, #52]	; (8001c9c <HAL_RCC_OscConfig+0x2a8>)
 8001c66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c6a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <HAL_RCC_OscConfig+0x2a8>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d122      	bne.n	8001cbe <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c78:	4b08      	ldr	r3, [pc, #32]	; (8001c9c <HAL_RCC_OscConfig+0x2a8>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a07      	ldr	r2, [pc, #28]	; (8001c9c <HAL_RCC_OscConfig+0x2a8>)
 8001c7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c82:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c84:	f7ff fade 	bl	8001244 <HAL_GetTick>
 8001c88:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c8a:	e012      	b.n	8001cb2 <HAL_RCC_OscConfig+0x2be>
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40023802 	.word	0x40023802
 8001c94:	42470000 	.word	0x42470000
 8001c98:	42470e80 	.word	0x42470e80
 8001c9c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ca0:	f7ff fad0 	bl	8001244 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	6a3b      	ldr	r3, [r7, #32]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	2b02      	cmp	r3, #2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e0e5      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cb2:	4b75      	ldr	r3, [pc, #468]	; (8001e88 <HAL_RCC_OscConfig+0x494>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d0f0      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689a      	ldr	r2, [r3, #8]
 8001cc2:	4b72      	ldr	r3, [pc, #456]	; (8001e8c <HAL_RCC_OscConfig+0x498>)
 8001cc4:	b2d2      	uxtb	r2, r2
 8001cc6:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d015      	beq.n	8001cfc <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cd0:	f7ff fab8 	bl	8001244 <HAL_GetTick>
 8001cd4:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cd6:	e00a      	b.n	8001cee <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cd8:	f7ff fab4 	bl	8001244 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	6a3b      	ldr	r3, [r7, #32]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e0c7      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cee:	4b68      	ldr	r3, [pc, #416]	; (8001e90 <HAL_RCC_OscConfig+0x49c>)
 8001cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cf2:	f003 0302 	and.w	r3, r3, #2
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d0ee      	beq.n	8001cd8 <HAL_RCC_OscConfig+0x2e4>
 8001cfa:	e014      	b.n	8001d26 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cfc:	f7ff faa2 	bl	8001244 <HAL_GetTick>
 8001d00:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d02:	e00a      	b.n	8001d1a <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d04:	f7ff fa9e 	bl	8001244 <HAL_GetTick>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	6a3b      	ldr	r3, [r7, #32]
 8001d0c:	1ad3      	subs	r3, r2, r3
 8001d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d901      	bls.n	8001d1a <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8001d16:	2303      	movs	r3, #3
 8001d18:	e0b1      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d1a:	4b5d      	ldr	r3, [pc, #372]	; (8001e90 <HAL_RCC_OscConfig+0x49c>)
 8001d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d1ee      	bne.n	8001d04 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d105      	bne.n	8001d3a <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d2e:	4b58      	ldr	r3, [pc, #352]	; (8001e90 <HAL_RCC_OscConfig+0x49c>)
 8001d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d32:	4a57      	ldr	r2, [pc, #348]	; (8001e90 <HAL_RCC_OscConfig+0x49c>)
 8001d34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d38:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	699b      	ldr	r3, [r3, #24]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 809c 	beq.w	8001e7c <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d44:	4b52      	ldr	r3, [pc, #328]	; (8001e90 <HAL_RCC_OscConfig+0x49c>)
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f003 030c 	and.w	r3, r3, #12
 8001d4c:	2b08      	cmp	r3, #8
 8001d4e:	d061      	beq.n	8001e14 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d146      	bne.n	8001de6 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d58:	4b4e      	ldr	r3, [pc, #312]	; (8001e94 <HAL_RCC_OscConfig+0x4a0>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d5e:	f7ff fa71 	bl	8001244 <HAL_GetTick>
 8001d62:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d64:	e008      	b.n	8001d78 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d66:	f7ff fa6d 	bl	8001244 <HAL_GetTick>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	6a3b      	ldr	r3, [r7, #32]
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	2b64      	cmp	r3, #100	; 0x64
 8001d72:	d901      	bls.n	8001d78 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e082      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d78:	4b45      	ldr	r3, [pc, #276]	; (8001e90 <HAL_RCC_OscConfig+0x49c>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d1f0      	bne.n	8001d66 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d84:	4b42      	ldr	r3, [pc, #264]	; (8001e90 <HAL_RCC_OscConfig+0x49c>)
 8001d86:	685a      	ldr	r2, [r3, #4]
 8001d88:	4b43      	ldr	r3, [pc, #268]	; (8001e98 <HAL_RCC_OscConfig+0x4a4>)
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	69d1      	ldr	r1, [r2, #28]
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	6a12      	ldr	r2, [r2, #32]
 8001d94:	4311      	orrs	r1, r2
 8001d96:	687a      	ldr	r2, [r7, #4]
 8001d98:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001d9a:	0192      	lsls	r2, r2, #6
 8001d9c:	4311      	orrs	r1, r2
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001da2:	0612      	lsls	r2, r2, #24
 8001da4:	4311      	orrs	r1, r2
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001daa:	0852      	lsrs	r2, r2, #1
 8001dac:	3a01      	subs	r2, #1
 8001dae:	0412      	lsls	r2, r2, #16
 8001db0:	430a      	orrs	r2, r1
 8001db2:	4937      	ldr	r1, [pc, #220]	; (8001e90 <HAL_RCC_OscConfig+0x49c>)
 8001db4:	4313      	orrs	r3, r2
 8001db6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001db8:	4b36      	ldr	r3, [pc, #216]	; (8001e94 <HAL_RCC_OscConfig+0x4a0>)
 8001dba:	2201      	movs	r2, #1
 8001dbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dbe:	f7ff fa41 	bl	8001244 <HAL_GetTick>
 8001dc2:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dc4:	e008      	b.n	8001dd8 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dc6:	f7ff fa3d 	bl	8001244 <HAL_GetTick>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	6a3b      	ldr	r3, [r7, #32]
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	2b64      	cmp	r3, #100	; 0x64
 8001dd2:	d901      	bls.n	8001dd8 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e052      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dd8:	4b2d      	ldr	r3, [pc, #180]	; (8001e90 <HAL_RCC_OscConfig+0x49c>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d0f0      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x3d2>
 8001de4:	e04a      	b.n	8001e7c <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001de6:	4b2b      	ldr	r3, [pc, #172]	; (8001e94 <HAL_RCC_OscConfig+0x4a0>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dec:	f7ff fa2a 	bl	8001244 <HAL_GetTick>
 8001df0:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001df2:	e008      	b.n	8001e06 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001df4:	f7ff fa26 	bl	8001244 <HAL_GetTick>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	6a3b      	ldr	r3, [r7, #32]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b64      	cmp	r3, #100	; 0x64
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e03b      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e06:	4b22      	ldr	r3, [pc, #136]	; (8001e90 <HAL_RCC_OscConfig+0x49c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d1f0      	bne.n	8001df4 <HAL_RCC_OscConfig+0x400>
 8001e12:	e033      	b.n	8001e7c <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d101      	bne.n	8001e20 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e02e      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8001e20:	4b1b      	ldr	r3, [pc, #108]	; (8001e90 <HAL_RCC_OscConfig+0x49c>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	69db      	ldr	r3, [r3, #28]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d121      	bne.n	8001e78 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d11a      	bne.n	8001e78 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e42:	69fa      	ldr	r2, [r7, #28]
 8001e44:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001e48:	4013      	ands	r3, r2
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e4e:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d111      	bne.n	8001e78 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e5e:	085b      	lsrs	r3, r3, #1
 8001e60:	3b01      	subs	r3, #1
 8001e62:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d107      	bne.n	8001e78 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e72:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d001      	beq.n	8001e7c <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	e000      	b.n	8001e7e <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 8001e7c:	2300      	movs	r3, #0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	3728      	adds	r7, #40	; 0x28
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40007000 	.word	0x40007000
 8001e8c:	40023870 	.word	0x40023870
 8001e90:	40023800 	.word	0x40023800
 8001e94:	42470060 	.word	0x42470060
 8001e98:	f0bc8000 	.word	0xf0bc8000

08001e9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b086      	sub	sp, #24
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d101      	bne.n	8001eb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e0d2      	b.n	8002056 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001eb0:	4b6b      	ldr	r3, [pc, #428]	; (8002060 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 030f 	and.w	r3, r3, #15
 8001eb8:	683a      	ldr	r2, [r7, #0]
 8001eba:	429a      	cmp	r2, r3
 8001ebc:	d90c      	bls.n	8001ed8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ebe:	4b68      	ldr	r3, [pc, #416]	; (8002060 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec0:	683a      	ldr	r2, [r7, #0]
 8001ec2:	b2d2      	uxtb	r2, r2
 8001ec4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ec6:	4b66      	ldr	r3, [pc, #408]	; (8002060 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 030f 	and.w	r3, r3, #15
 8001ece:	683a      	ldr	r2, [r7, #0]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d001      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e0be      	b.n	8002056 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0302 	and.w	r3, r3, #2
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d020      	beq.n	8001f26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0304 	and.w	r3, r3, #4
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d005      	beq.n	8001efc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ef0:	4b5c      	ldr	r3, [pc, #368]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	4a5b      	ldr	r2, [pc, #364]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8001ef6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001efa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0308 	and.w	r3, r3, #8
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d005      	beq.n	8001f14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8001f08:	4b56      	ldr	r3, [pc, #344]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	4a55      	ldr	r2, [pc, #340]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8001f0e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001f12:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f14:	4b53      	ldr	r3, [pc, #332]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	4950      	ldr	r1, [pc, #320]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8001f22:	4313      	orrs	r3, r2
 8001f24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d040      	beq.n	8001fb4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d107      	bne.n	8001f4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f3a:	4b4a      	ldr	r3, [pc, #296]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d115      	bne.n	8001f72 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e085      	b.n	8002056 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	2b02      	cmp	r3, #2
 8001f50:	d107      	bne.n	8001f62 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f52:	4b44      	ldr	r3, [pc, #272]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d109      	bne.n	8001f72 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e079      	b.n	8002056 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f62:	4b40      	ldr	r3, [pc, #256]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d101      	bne.n	8001f72 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e071      	b.n	8002056 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f72:	4b3c      	ldr	r3, [pc, #240]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	f023 0203 	bic.w	r2, r3, #3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	4939      	ldr	r1, [pc, #228]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8001f80:	4313      	orrs	r3, r2
 8001f82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f84:	f7ff f95e 	bl	8001244 <HAL_GetTick>
 8001f88:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f8a:	e00a      	b.n	8001fa2 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f8c:	f7ff f95a 	bl	8001244 <HAL_GetTick>
 8001f90:	4602      	mov	r2, r0
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e059      	b.n	8002056 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fa2:	4b30      	ldr	r3, [pc, #192]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	f003 020c 	and.w	r2, r3, #12
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d1eb      	bne.n	8001f8c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001fb4:	4b2a      	ldr	r3, [pc, #168]	; (8002060 <HAL_RCC_ClockConfig+0x1c4>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f003 030f 	and.w	r3, r3, #15
 8001fbc:	683a      	ldr	r2, [r7, #0]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d20c      	bcs.n	8001fdc <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fc2:	4b27      	ldr	r3, [pc, #156]	; (8002060 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc4:	683a      	ldr	r2, [r7, #0]
 8001fc6:	b2d2      	uxtb	r2, r2
 8001fc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fca:	4b25      	ldr	r3, [pc, #148]	; (8002060 <HAL_RCC_ClockConfig+0x1c4>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 030f 	and.w	r3, r3, #15
 8001fd2:	683a      	ldr	r2, [r7, #0]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d001      	beq.n	8001fdc <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e03c      	b.n	8002056 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 0304 	and.w	r3, r3, #4
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d008      	beq.n	8001ffa <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fe8:	4b1e      	ldr	r3, [pc, #120]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8001fea:	689b      	ldr	r3, [r3, #8]
 8001fec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	491b      	ldr	r1, [pc, #108]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 0308 	and.w	r3, r3, #8
 8002002:	2b00      	cmp	r3, #0
 8002004:	d009      	beq.n	800201a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002006:	4b17      	ldr	r3, [pc, #92]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	691b      	ldr	r3, [r3, #16]
 8002012:	00db      	lsls	r3, r3, #3
 8002014:	4913      	ldr	r1, [pc, #76]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8002016:	4313      	orrs	r3, r2
 8002018:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 800201a:	f000 f82b 	bl	8002074 <HAL_RCC_GetSysClockFreq>
 800201e:	4601      	mov	r1, r0
 8002020:	4b10      	ldr	r3, [pc, #64]	; (8002064 <HAL_RCC_ClockConfig+0x1c8>)
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002028:	22f0      	movs	r2, #240	; 0xf0
 800202a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202c:	693a      	ldr	r2, [r7, #16]
 800202e:	fa92 f2a2 	rbit	r2, r2
 8002032:	60fa      	str	r2, [r7, #12]
  return result;
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	fab2 f282 	clz	r2, r2
 800203a:	b2d2      	uxtb	r2, r2
 800203c:	40d3      	lsrs	r3, r2
 800203e:	4a0a      	ldr	r2, [pc, #40]	; (8002068 <HAL_RCC_ClockConfig+0x1cc>)
 8002040:	5cd3      	ldrb	r3, [r2, r3]
 8002042:	fa21 f303 	lsr.w	r3, r1, r3
 8002046:	4a09      	ldr	r2, [pc, #36]	; (800206c <HAL_RCC_ClockConfig+0x1d0>)
 8002048:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800204a:	4b09      	ldr	r3, [pc, #36]	; (8002070 <HAL_RCC_ClockConfig+0x1d4>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff f8b6 	bl	80011c0 <HAL_InitTick>

  return HAL_OK;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3718      	adds	r7, #24
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40023c00 	.word	0x40023c00
 8002064:	40023800 	.word	0x40023800
 8002068:	08005610 	.word	0x08005610
 800206c:	20000004 	.word	0x20000004
 8002070:	20000008 	.word	0x20000008

08002074 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002074:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002078:	b090      	sub	sp, #64	; 0x40
 800207a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800207c:	2300      	movs	r3, #0
 800207e:	637b      	str	r3, [r7, #52]	; 0x34
 8002080:	2300      	movs	r3, #0
 8002082:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002084:	2300      	movs	r3, #0
 8002086:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002088:	2300      	movs	r3, #0
 800208a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800208c:	4b59      	ldr	r3, [pc, #356]	; (80021f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	f003 030c 	and.w	r3, r3, #12
 8002094:	2b08      	cmp	r3, #8
 8002096:	d00d      	beq.n	80020b4 <HAL_RCC_GetSysClockFreq+0x40>
 8002098:	2b08      	cmp	r3, #8
 800209a:	f200 80a2 	bhi.w	80021e2 <HAL_RCC_GetSysClockFreq+0x16e>
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d002      	beq.n	80020a8 <HAL_RCC_GetSysClockFreq+0x34>
 80020a2:	2b04      	cmp	r3, #4
 80020a4:	d003      	beq.n	80020ae <HAL_RCC_GetSysClockFreq+0x3a>
 80020a6:	e09c      	b.n	80021e2 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80020a8:	4b53      	ldr	r3, [pc, #332]	; (80021f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80020aa:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80020ac:	e09c      	b.n	80021e8 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80020ae:	4b53      	ldr	r3, [pc, #332]	; (80021fc <HAL_RCC_GetSysClockFreq+0x188>)
 80020b0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80020b2:	e099      	b.n	80021e8 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80020b4:	4b4f      	ldr	r3, [pc, #316]	; (80021f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80020bc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80020be:	4b4d      	ldr	r3, [pc, #308]	; (80021f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d027      	beq.n	800211a <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020ca:	4b4a      	ldr	r3, [pc, #296]	; (80021f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	099b      	lsrs	r3, r3, #6
 80020d0:	2200      	movs	r2, #0
 80020d2:	623b      	str	r3, [r7, #32]
 80020d4:	627a      	str	r2, [r7, #36]	; 0x24
 80020d6:	6a3b      	ldr	r3, [r7, #32]
 80020d8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80020dc:	2100      	movs	r1, #0
 80020de:	4b47      	ldr	r3, [pc, #284]	; (80021fc <HAL_RCC_GetSysClockFreq+0x188>)
 80020e0:	fb03 f201 	mul.w	r2, r3, r1
 80020e4:	2300      	movs	r3, #0
 80020e6:	fb00 f303 	mul.w	r3, r0, r3
 80020ea:	4413      	add	r3, r2
 80020ec:	4a43      	ldr	r2, [pc, #268]	; (80021fc <HAL_RCC_GetSysClockFreq+0x188>)
 80020ee:	fba0 2102 	umull	r2, r1, r0, r2
 80020f2:	62f9      	str	r1, [r7, #44]	; 0x2c
 80020f4:	62ba      	str	r2, [r7, #40]	; 0x28
 80020f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020f8:	4413      	add	r3, r2
 80020fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020fe:	2200      	movs	r2, #0
 8002100:	61bb      	str	r3, [r7, #24]
 8002102:	61fa      	str	r2, [r7, #28]
 8002104:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002108:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800210c:	f7fe f86c 	bl	80001e8 <__aeabi_uldivmod>
 8002110:	4602      	mov	r2, r0
 8002112:	460b      	mov	r3, r1
 8002114:	4613      	mov	r3, r2
 8002116:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002118:	e055      	b.n	80021c6 <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800211a:	4b36      	ldr	r3, [pc, #216]	; (80021f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	099b      	lsrs	r3, r3, #6
 8002120:	2200      	movs	r2, #0
 8002122:	613b      	str	r3, [r7, #16]
 8002124:	617a      	str	r2, [r7, #20]
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800212c:	f04f 0b00 	mov.w	fp, #0
 8002130:	4652      	mov	r2, sl
 8002132:	465b      	mov	r3, fp
 8002134:	f04f 0000 	mov.w	r0, #0
 8002138:	f04f 0100 	mov.w	r1, #0
 800213c:	0159      	lsls	r1, r3, #5
 800213e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002142:	0150      	lsls	r0, r2, #5
 8002144:	4602      	mov	r2, r0
 8002146:	460b      	mov	r3, r1
 8002148:	ebb2 080a 	subs.w	r8, r2, sl
 800214c:	eb63 090b 	sbc.w	r9, r3, fp
 8002150:	f04f 0200 	mov.w	r2, #0
 8002154:	f04f 0300 	mov.w	r3, #0
 8002158:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800215c:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002160:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002164:	ebb2 0408 	subs.w	r4, r2, r8
 8002168:	eb63 0509 	sbc.w	r5, r3, r9
 800216c:	f04f 0200 	mov.w	r2, #0
 8002170:	f04f 0300 	mov.w	r3, #0
 8002174:	00eb      	lsls	r3, r5, #3
 8002176:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800217a:	00e2      	lsls	r2, r4, #3
 800217c:	4614      	mov	r4, r2
 800217e:	461d      	mov	r5, r3
 8002180:	eb14 030a 	adds.w	r3, r4, sl
 8002184:	603b      	str	r3, [r7, #0]
 8002186:	eb45 030b 	adc.w	r3, r5, fp
 800218a:	607b      	str	r3, [r7, #4]
 800218c:	f04f 0200 	mov.w	r2, #0
 8002190:	f04f 0300 	mov.w	r3, #0
 8002194:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002198:	4629      	mov	r1, r5
 800219a:	028b      	lsls	r3, r1, #10
 800219c:	4620      	mov	r0, r4
 800219e:	4629      	mov	r1, r5
 80021a0:	4604      	mov	r4, r0
 80021a2:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80021a6:	4601      	mov	r1, r0
 80021a8:	028a      	lsls	r2, r1, #10
 80021aa:	4610      	mov	r0, r2
 80021ac:	4619      	mov	r1, r3
 80021ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021b0:	2200      	movs	r2, #0
 80021b2:	60bb      	str	r3, [r7, #8]
 80021b4:	60fa      	str	r2, [r7, #12]
 80021b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80021ba:	f7fe f815 	bl	80001e8 <__aeabi_uldivmod>
 80021be:	4602      	mov	r2, r0
 80021c0:	460b      	mov	r3, r1
 80021c2:	4613      	mov	r3, r2
 80021c4:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80021c6:	4b0b      	ldr	r3, [pc, #44]	; (80021f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	0c1b      	lsrs	r3, r3, #16
 80021cc:	f003 0303 	and.w	r3, r3, #3
 80021d0:	3301      	adds	r3, #1
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80021d6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80021d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021da:	fbb2 f3f3 	udiv	r3, r2, r3
 80021de:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80021e0:	e002      	b.n	80021e8 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80021e2:	4b05      	ldr	r3, [pc, #20]	; (80021f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80021e4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80021e6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3740      	adds	r7, #64	; 0x40
 80021ee:	46bd      	mov	sp, r7
 80021f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80021f4:	40023800 	.word	0x40023800
 80021f8:	00f42400 	.word	0x00f42400
 80021fc:	017d7840 	.word	0x017d7840

08002200 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002204:	4b02      	ldr	r3, [pc, #8]	; (8002210 <HAL_RCC_GetHCLKFreq+0x10>)
 8002206:	681b      	ldr	r3, [r3, #0]
}
 8002208:	4618      	mov	r0, r3
 800220a:	46bd      	mov	sp, r7
 800220c:	bc80      	pop	{r7}
 800220e:	4770      	bx	lr
 8002210:	20000004 	.word	0x20000004

08002214 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800221a:	f7ff fff1 	bl	8002200 <HAL_RCC_GetHCLKFreq>
 800221e:	4601      	mov	r1, r0
 8002220:	4b0b      	ldr	r3, [pc, #44]	; (8002250 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8002228:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800222c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	fa92 f2a2 	rbit	r2, r2
 8002234:	603a      	str	r2, [r7, #0]
  return result;
 8002236:	683a      	ldr	r2, [r7, #0]
 8002238:	fab2 f282 	clz	r2, r2
 800223c:	b2d2      	uxtb	r2, r2
 800223e:	40d3      	lsrs	r3, r2
 8002240:	4a04      	ldr	r2, [pc, #16]	; (8002254 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002242:	5cd3      	ldrb	r3, [r2, r3]
 8002244:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002248:	4618      	mov	r0, r3
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	40023800 	.word	0x40023800
 8002254:	08005620 	.word	0x08005620

08002258 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800225e:	f7ff ffcf 	bl	8002200 <HAL_RCC_GetHCLKFreq>
 8002262:	4601      	mov	r1, r0
 8002264:	4b0b      	ldr	r3, [pc, #44]	; (8002294 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800226c:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8002270:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	fa92 f2a2 	rbit	r2, r2
 8002278:	603a      	str	r2, [r7, #0]
  return result;
 800227a:	683a      	ldr	r2, [r7, #0]
 800227c:	fab2 f282 	clz	r2, r2
 8002280:	b2d2      	uxtb	r2, r2
 8002282:	40d3      	lsrs	r3, r2
 8002284:	4a04      	ldr	r2, [pc, #16]	; (8002298 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002286:	5cd3      	ldrb	r3, [r2, r3]
 8002288:	fa21 f303 	lsr.w	r3, r1, r3
}
 800228c:	4618      	mov	r0, r3
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	40023800 	.word	0x40023800
 8002298:	08005620 	.word	0x08005620

0800229c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *              
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08a      	sub	sp, #40	; 0x28
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022a4:	2300      	movs	r3, #0
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 80022a8:	2300      	movs	r3, #0
 80022aa:	623b      	str	r3, [r7, #32]
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- I2S configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))|| \
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0301 	and.w	r3, r3, #1
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d103      	bne.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x24>
     (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
  if(((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))|| \
 80022bc:	2b08      	cmp	r3, #8
 80022be:	d14c      	bne.n	800235a <HAL_RCCEx_PeriphCLKConfig+0xbe>
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
      
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80022c0:	4b6d      	ldr	r3, [pc, #436]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80022c6:	f7fe ffbd 	bl	8001244 <HAL_GetTick>
 80022ca:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80022cc:	e008      	b.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80022ce:	f7fe ffb9 	bl	8001244 <HAL_GetTick>
 80022d2:	4602      	mov	r2, r0
 80022d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d6:	1ad3      	subs	r3, r2, r3
 80022d8:	2b02      	cmp	r3, #2
 80022da:	d901      	bls.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e0c7      	b.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80022e0:	4b66      	ldr	r3, [pc, #408]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1f0      	bne.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x32>
      } 
    }
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80022f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f6:	697a      	ldr	r2, [r7, #20]
 80022f8:	fa92 f2a2 	rbit	r2, r2
 80022fc:	613a      	str	r2, [r7, #16]
  return result;
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	fab2 f282 	clz	r2, r2
 8002304:	b2d2      	uxtb	r2, r2
 8002306:	fa03 f202 	lsl.w	r2, r3, r2
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 8002312:	61f9      	str	r1, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002314:	69f9      	ldr	r1, [r7, #28]
 8002316:	fa91 f1a1 	rbit	r1, r1
 800231a:	61b9      	str	r1, [r7, #24]
  return result;
 800231c:	69b9      	ldr	r1, [r7, #24]
 800231e:	fab1 f181 	clz	r1, r1
 8002322:	b2c9      	uxtb	r1, r1
 8002324:	408b      	lsls	r3, r1
 8002326:	4955      	ldr	r1, [pc, #340]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002328:	4313      	orrs	r3, r2
 800232a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800232e:	4b52      	ldr	r3, [pc, #328]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002330:	2201      	movs	r2, #1
 8002332:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002334:	f7fe ff86 	bl	8001244 <HAL_GetTick>
 8002338:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800233a:	e008      	b.n	800234e <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800233c:	f7fe ff82 	bl	8001244 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b02      	cmp	r3, #2
 8002348:	d901      	bls.n	800234e <HAL_RCCEx_PeriphCLKConfig+0xb2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e090      	b.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800234e:	4b4b      	ldr	r3, [pc, #300]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d0f0      	beq.n	800233c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
  }
  /*--------------------------------------------------------------------------*/
  
  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0304 	and.w	r3, r3, #4
 8002362:	2b00      	cmp	r3, #0
 8002364:	f000 8083 	beq.w	800246e <HAL_RCCEx_PeriphCLKConfig+0x1d2>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002368:	2300      	movs	r3, #0
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	4b43      	ldr	r3, [pc, #268]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800236e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002370:	4a42      	ldr	r2, [pc, #264]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002372:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002376:	6413      	str	r3, [r2, #64]	; 0x40
 8002378:	4b40      	ldr	r3, [pc, #256]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800237a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002380:	60fb      	str	r3, [r7, #12]
 8002382:	68fb      	ldr	r3, [r7, #12]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002384:	4b3e      	ldr	r3, [pc, #248]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a3d      	ldr	r2, [pc, #244]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800238a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800238e:	6013      	str	r3, [r2, #0]
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8002390:	f7fe ff58 	bl	8001244 <HAL_GetTick>
 8002394:	6278      	str	r0, [r7, #36]	; 0x24
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002396:	e008      	b.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002398:	f7fe ff54 	bl	8001244 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d901      	bls.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e062      	b.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80023aa:	4b35      	ldr	r3, [pc, #212]	; (8002480 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d0f0      	beq.n	8002398 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80023b6:	4b31      	ldr	r3, [pc, #196]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80023b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023be:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80023c0:	6a3b      	ldr	r3, [r7, #32]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d02f      	beq.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023ce:	6a3a      	ldr	r2, [r7, #32]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d028      	beq.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023d4:	4b29      	ldr	r3, [pc, #164]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80023d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023dc:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80023de:	4b29      	ldr	r3, [pc, #164]	; (8002484 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80023e0:	2201      	movs	r2, #1
 80023e2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80023e4:	4b27      	ldr	r3, [pc, #156]	; (8002484 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80023ea:	4a24      	ldr	r2, [pc, #144]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80023ec:	6a3b      	ldr	r3, [r7, #32]
 80023ee:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80023f0:	4b22      	ldr	r3, [pc, #136]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80023f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023f4:	f003 0301 	and.w	r3, r3, #1
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d114      	bne.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x18a>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80023fc:	f7fe ff22 	bl	8001244 <HAL_GetTick>
 8002400:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002402:	e00a      	b.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x17e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002404:	f7fe ff1e 	bl	8001244 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002412:	4293      	cmp	r3, r2
 8002414:	d901      	bls.n	800241a <HAL_RCCEx_PeriphCLKConfig+0x17e>
          {
            return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e02a      	b.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800241a:	4b18      	ldr	r3, [pc, #96]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800241c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b00      	cmp	r3, #0
 8002424:	d0ee      	beq.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x168>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800242e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002432:	d10d      	bne.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8002434:	4b11      	ldr	r3, [pc, #68]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002444:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002448:	490c      	ldr	r1, [pc, #48]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800244a:	4313      	orrs	r3, r2
 800244c:	608b      	str	r3, [r1, #8]
 800244e:	e005      	b.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8002450:	4b0a      	ldr	r3, [pc, #40]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	4a09      	ldr	r2, [pc, #36]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002456:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800245a:	6093      	str	r3, [r2, #8]
 800245c:	4b07      	ldr	r3, [pc, #28]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800245e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002468:	4904      	ldr	r1, [pc, #16]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800246a:	4313      	orrs	r3, r2
 800246c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  return HAL_OK;
 800246e:	2300      	movs	r3, #0
}
 8002470:	4618      	mov	r0, r3
 8002472:	3728      	adds	r7, #40	; 0x28
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	42470068 	.word	0x42470068
 800247c:	40023800 	.word	0x40023800
 8002480:	40007000 	.word	0x40007000
 8002484:	42470e40 	.word	0x42470e40

08002488 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d101      	bne.n	800249e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e073      	b.n	8002586 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	7f5b      	ldrb	r3, [r3, #29]
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d105      	bne.n	80024b4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2200      	movs	r2, #0
 80024ac:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f7fe fcbc 	bl	8000e2c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2202      	movs	r2, #2
 80024b8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	f003 0310 	and.w	r3, r3, #16
 80024c4:	2b10      	cmp	r3, #16
 80024c6:	d055      	beq.n	8002574 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	22ca      	movs	r2, #202	; 0xca
 80024ce:	625a      	str	r2, [r3, #36]	; 0x24
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2253      	movs	r2, #83	; 0x53
 80024d6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f000 f87d 	bl	80025d8 <RTC_EnterInitMode>
 80024de:	4603      	mov	r3, r0
 80024e0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80024e2:	7bfb      	ldrb	r3, [r7, #15]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d12c      	bne.n	8002542 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	6812      	ldr	r2, [r2, #0]
 80024f2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80024f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80024fa:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6899      	ldr	r1, [r3, #8]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685a      	ldr	r2, [r3, #4]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	691b      	ldr	r3, [r3, #16]
 800250a:	431a      	orrs	r2, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	695b      	ldr	r3, [r3, #20]
 8002510:	431a      	orrs	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	430a      	orrs	r2, r1
 8002518:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	68d2      	ldr	r2, [r2, #12]
 8002522:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6919      	ldr	r1, [r3, #16]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	041a      	lsls	r2, r3, #16
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	430a      	orrs	r2, r1
 8002536:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f000 f884 	bl	8002646 <RTC_ExitInitMode>
 800253e:	4603      	mov	r3, r0
 8002540:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002542:	7bfb      	ldrb	r3, [r7, #15]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d110      	bne.n	800256a <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002556:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	699a      	ldr	r2, [r3, #24]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	430a      	orrs	r2, r1
 8002568:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	22ff      	movs	r2, #255	; 0xff
 8002570:	625a      	str	r2, [r3, #36]	; 0x24
 8002572:	e001      	b.n	8002578 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002574:	2300      	movs	r3, #0
 8002576:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002578:	7bfb      	ldrb	r3, [r7, #15]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d102      	bne.n	8002584 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2201      	movs	r2, #1
 8002582:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8002584:	7bfb      	ldrb	r3, [r7, #15]
}
 8002586:	4618      	mov	r0, r3
 8002588:	3710      	adds	r7, #16
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}

0800258e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800258e:	b580      	push	{r7, lr}
 8002590:	b084      	sub	sp, #16
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002596:	2300      	movs	r3, #0
 8002598:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f643 7257 	movw	r2, #16215	; 0x3f57
 80025a2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025a4:	f7fe fe4e 	bl	8001244 <HAL_GetTick>
 80025a8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80025aa:	e009      	b.n	80025c0 <HAL_RTC_WaitForSynchro+0x32>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80025ac:	f7fe fe4a 	bl	8001244 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025ba:	d901      	bls.n	80025c0 <HAL_RTC_WaitForSynchro+0x32>
    {
      return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e007      	b.n	80025d0 <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	f003 0320 	and.w	r3, r3, #32
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d0ee      	beq.n	80025ac <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3710      	adds	r7, #16
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025e0:	2300      	movs	r3, #0
 80025e2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80025e4:	2300      	movs	r3, #0
 80025e6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d122      	bne.n	800263c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	68da      	ldr	r2, [r3, #12]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002604:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002606:	f7fe fe1d 	bl	8001244 <HAL_GetTick>
 800260a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800260c:	e00c      	b.n	8002628 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800260e:	f7fe fe19 	bl	8001244 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800261c:	d904      	bls.n	8002628 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2204      	movs	r2, #4
 8002622:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002632:	2b00      	cmp	r3, #0
 8002634:	d102      	bne.n	800263c <RTC_EnterInitMode+0x64>
 8002636:	7bfb      	ldrb	r3, [r7, #15]
 8002638:	2b01      	cmp	r3, #1
 800263a:	d1e8      	bne.n	800260e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800263c:	7bfb      	ldrb	r3, [r7, #15]
}
 800263e:	4618      	mov	r0, r3
 8002640:	3710      	adds	r7, #16
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b084      	sub	sp, #16
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800264e:	2300      	movs	r3, #0
 8002650:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	68da      	ldr	r2, [r3, #12]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002660:	60da      	str	r2, [r3, #12]

  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f7ff ff93 	bl	800258e <HAL_RTC_WaitForSynchro>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d004      	beq.n	8002678 <RTC_ExitInitMode+0x32>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2204      	movs	r2, #4
 8002672:	775a      	strb	r2, [r3, #29]
    status = HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8002678:	7bfb      	ldrb	r3, [r7, #15]
}
 800267a:	4618      	mov	r0, r3
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b082      	sub	sp, #8
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d101      	bne.n	8002694 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e041      	b.n	8002718 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800269a:	b2db      	uxtb	r3, r3
 800269c:	2b00      	cmp	r3, #0
 800269e:	d106      	bne.n	80026ae <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f7fe fbf5 	bl	8000e98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2202      	movs	r2, #2
 80026b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	3304      	adds	r3, #4
 80026be:	4619      	mov	r1, r3
 80026c0:	4610      	mov	r0, r2
 80026c2:	f000 fb29 	bl	8002d18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2201      	movs	r2, #1
 80026ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2201      	movs	r2, #1
 80026d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2201      	movs	r2, #1
 80026da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2201      	movs	r2, #1
 80026e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2201      	movs	r2, #1
 80026ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2201      	movs	r2, #1
 80026f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2201      	movs	r2, #1
 80026fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2201      	movs	r2, #1
 8002702:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2201      	movs	r2, #1
 8002712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002716:	2300      	movs	r3, #0
}
 8002718:	4618      	mov	r0, r3
 800271a:	3708      	adds	r7, #8
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d101      	bne.n	8002732 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e041      	b.n	80027b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002738:	b2db      	uxtb	r3, r3
 800273a:	2b00      	cmp	r3, #0
 800273c:	d106      	bne.n	800274c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f7fe fb86 	bl	8000e58 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2202      	movs	r2, #2
 8002750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	3304      	adds	r3, #4
 800275c:	4619      	mov	r1, r3
 800275e:	4610      	mov	r0, r2
 8002760:	f000 fada 	bl	8002d18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2201      	movs	r2, #1
 8002770:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2201      	movs	r2, #1
 8002778:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2201      	movs	r2, #1
 8002788:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2201      	movs	r2, #1
 8002790:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2201      	movs	r2, #1
 8002798:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2201      	movs	r2, #1
 80027a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3708      	adds	r7, #8
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
	...

080027c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d109      	bne.n	80027e4 <HAL_TIM_PWM_Start+0x24>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80027d6:	b2db      	uxtb	r3, r3
 80027d8:	2b01      	cmp	r3, #1
 80027da:	bf14      	ite	ne
 80027dc:	2301      	movne	r3, #1
 80027de:	2300      	moveq	r3, #0
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	e022      	b.n	800282a <HAL_TIM_PWM_Start+0x6a>
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	2b04      	cmp	r3, #4
 80027e8:	d109      	bne.n	80027fe <HAL_TIM_PWM_Start+0x3e>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	bf14      	ite	ne
 80027f6:	2301      	movne	r3, #1
 80027f8:	2300      	moveq	r3, #0
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	e015      	b.n	800282a <HAL_TIM_PWM_Start+0x6a>
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	2b08      	cmp	r3, #8
 8002802:	d109      	bne.n	8002818 <HAL_TIM_PWM_Start+0x58>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800280a:	b2db      	uxtb	r3, r3
 800280c:	2b01      	cmp	r3, #1
 800280e:	bf14      	ite	ne
 8002810:	2301      	movne	r3, #1
 8002812:	2300      	moveq	r3, #0
 8002814:	b2db      	uxtb	r3, r3
 8002816:	e008      	b.n	800282a <HAL_TIM_PWM_Start+0x6a>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800281e:	b2db      	uxtb	r3, r3
 8002820:	2b01      	cmp	r3, #1
 8002822:	bf14      	ite	ne
 8002824:	2301      	movne	r3, #1
 8002826:	2300      	moveq	r3, #0
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e07c      	b.n	800292c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d104      	bne.n	8002842 <HAL_TIM_PWM_Start+0x82>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2202      	movs	r2, #2
 800283c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002840:	e013      	b.n	800286a <HAL_TIM_PWM_Start+0xaa>
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	2b04      	cmp	r3, #4
 8002846:	d104      	bne.n	8002852 <HAL_TIM_PWM_Start+0x92>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2202      	movs	r2, #2
 800284c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002850:	e00b      	b.n	800286a <HAL_TIM_PWM_Start+0xaa>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	2b08      	cmp	r3, #8
 8002856:	d104      	bne.n	8002862 <HAL_TIM_PWM_Start+0xa2>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2202      	movs	r2, #2
 800285c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002860:	e003      	b.n	800286a <HAL_TIM_PWM_Start+0xaa>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2202      	movs	r2, #2
 8002866:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2201      	movs	r2, #1
 8002870:	6839      	ldr	r1, [r7, #0]
 8002872:	4618      	mov	r0, r3
 8002874:	f000 fd30 	bl	80032d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a2d      	ldr	r2, [pc, #180]	; (8002934 <HAL_TIM_PWM_Start+0x174>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d004      	beq.n	800288c <HAL_TIM_PWM_Start+0xcc>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a2c      	ldr	r2, [pc, #176]	; (8002938 <HAL_TIM_PWM_Start+0x178>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d101      	bne.n	8002890 <HAL_TIM_PWM_Start+0xd0>
 800288c:	2301      	movs	r3, #1
 800288e:	e000      	b.n	8002892 <HAL_TIM_PWM_Start+0xd2>
 8002890:	2300      	movs	r3, #0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d007      	beq.n	80028a6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028a4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a22      	ldr	r2, [pc, #136]	; (8002934 <HAL_TIM_PWM_Start+0x174>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d022      	beq.n	80028f6 <HAL_TIM_PWM_Start+0x136>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028b8:	d01d      	beq.n	80028f6 <HAL_TIM_PWM_Start+0x136>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a1f      	ldr	r2, [pc, #124]	; (800293c <HAL_TIM_PWM_Start+0x17c>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d018      	beq.n	80028f6 <HAL_TIM_PWM_Start+0x136>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a1d      	ldr	r2, [pc, #116]	; (8002940 <HAL_TIM_PWM_Start+0x180>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d013      	beq.n	80028f6 <HAL_TIM_PWM_Start+0x136>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a1c      	ldr	r2, [pc, #112]	; (8002944 <HAL_TIM_PWM_Start+0x184>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d00e      	beq.n	80028f6 <HAL_TIM_PWM_Start+0x136>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a16      	ldr	r2, [pc, #88]	; (8002938 <HAL_TIM_PWM_Start+0x178>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d009      	beq.n	80028f6 <HAL_TIM_PWM_Start+0x136>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a18      	ldr	r2, [pc, #96]	; (8002948 <HAL_TIM_PWM_Start+0x188>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d004      	beq.n	80028f6 <HAL_TIM_PWM_Start+0x136>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a16      	ldr	r2, [pc, #88]	; (800294c <HAL_TIM_PWM_Start+0x18c>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d111      	bne.n	800291a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f003 0307 	and.w	r3, r3, #7
 8002900:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2b06      	cmp	r3, #6
 8002906:	d010      	beq.n	800292a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f042 0201 	orr.w	r2, r2, #1
 8002916:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002918:	e007      	b.n	800292a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	681a      	ldr	r2, [r3, #0]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f042 0201 	orr.w	r2, r2, #1
 8002928:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3710      	adds	r7, #16
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	40010000 	.word	0x40010000
 8002938:	40010400 	.word	0x40010400
 800293c:	40000400 	.word	0x40000400
 8002940:	40000800 	.word	0x40000800
 8002944:	40000c00 	.word	0x40000c00
 8002948:	40014000 	.word	0x40014000
 800294c:	40001800 	.word	0x40001800

08002950 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d101      	bne.n	8002964 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	e041      	b.n	80029e8 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800296a:	b2db      	uxtb	r3, r3
 800296c:	2b00      	cmp	r3, #0
 800296e:	d106      	bne.n	800297e <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2200      	movs	r2, #0
 8002974:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f000 f839 	bl	80029f0 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2202      	movs	r2, #2
 8002982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	3304      	adds	r3, #4
 800298e:	4619      	mov	r1, r3
 8002990:	4610      	mov	r0, r2
 8002992:	f000 f9c1 	bl	8002d18 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f022 0208 	bic.w	r2, r2, #8
 80029a4:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	6819      	ldr	r1, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	683a      	ldr	r2, [r7, #0]
 80029b2:	430a      	orrs	r2, r1
 80029b4:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2201      	movs	r2, #1
 80029ba:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2201      	movs	r2, #1
 80029c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2201      	movs	r2, #1
 80029d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2201      	movs	r2, #1
 80029da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2201      	movs	r2, #1
 80029e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029e6:	2300      	movs	r3, #0
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3708      	adds	r7, #8
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bc80      	pop	{r7}
 8002a00:	4770      	bx	lr
	...

08002a04 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b086      	sub	sp, #24
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a10:	2300      	movs	r3, #0
 8002a12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d101      	bne.n	8002a22 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002a1e:	2302      	movs	r3, #2
 8002a20:	e0ae      	b.n	8002b80 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	2201      	movs	r2, #1
 8002a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2b0c      	cmp	r3, #12
 8002a2e:	f200 809f 	bhi.w	8002b70 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002a32:	a201      	add	r2, pc, #4	; (adr r2, 8002a38 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a38:	08002a6d 	.word	0x08002a6d
 8002a3c:	08002b71 	.word	0x08002b71
 8002a40:	08002b71 	.word	0x08002b71
 8002a44:	08002b71 	.word	0x08002b71
 8002a48:	08002aad 	.word	0x08002aad
 8002a4c:	08002b71 	.word	0x08002b71
 8002a50:	08002b71 	.word	0x08002b71
 8002a54:	08002b71 	.word	0x08002b71
 8002a58:	08002aef 	.word	0x08002aef
 8002a5c:	08002b71 	.word	0x08002b71
 8002a60:	08002b71 	.word	0x08002b71
 8002a64:	08002b71 	.word	0x08002b71
 8002a68:	08002b2f 	.word	0x08002b2f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68b9      	ldr	r1, [r7, #8]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f000 f9ee 	bl	8002e54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	699a      	ldr	r2, [r3, #24]
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f042 0208 	orr.w	r2, r2, #8
 8002a86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	699a      	ldr	r2, [r3, #24]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 0204 	bic.w	r2, r2, #4
 8002a96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	6999      	ldr	r1, [r3, #24]
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	691a      	ldr	r2, [r3, #16]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	619a      	str	r2, [r3, #24]
      break;
 8002aaa:	e064      	b.n	8002b76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68b9      	ldr	r1, [r7, #8]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f000 fa3e 	bl	8002f34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	699a      	ldr	r2, [r3, #24]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ac6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	699a      	ldr	r2, [r3, #24]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ad6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6999      	ldr	r1, [r3, #24]
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	691b      	ldr	r3, [r3, #16]
 8002ae2:	021a      	lsls	r2, r3, #8
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	619a      	str	r2, [r3, #24]
      break;
 8002aec:	e043      	b.n	8002b76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	68b9      	ldr	r1, [r7, #8]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f000 fa91 	bl	800301c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	69da      	ldr	r2, [r3, #28]
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f042 0208 	orr.w	r2, r2, #8
 8002b08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	69da      	ldr	r2, [r3, #28]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f022 0204 	bic.w	r2, r2, #4
 8002b18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	69d9      	ldr	r1, [r3, #28]
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	691a      	ldr	r2, [r3, #16]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	61da      	str	r2, [r3, #28]
      break;
 8002b2c:	e023      	b.n	8002b76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	68b9      	ldr	r1, [r7, #8]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f000 fae5 	bl	8003104 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	69da      	ldr	r2, [r3, #28]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	69da      	ldr	r2, [r3, #28]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	69d9      	ldr	r1, [r3, #28]
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	021a      	lsls	r2, r3, #8
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	430a      	orrs	r2, r1
 8002b6c:	61da      	str	r2, [r3, #28]
      break;
 8002b6e:	e002      	b.n	8002b76 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	75fb      	strb	r3, [r7, #23]
      break;
 8002b74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	3718      	adds	r7, #24
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}

08002b88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b92:	2300      	movs	r3, #0
 8002b94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d101      	bne.n	8002ba4 <HAL_TIM_ConfigClockSource+0x1c>
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	e0b4      	b.n	8002d0e <HAL_TIM_ConfigClockSource+0x186>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2202      	movs	r2, #2
 8002bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002bc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68ba      	ldr	r2, [r7, #8]
 8002bd2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002bdc:	d03e      	beq.n	8002c5c <HAL_TIM_ConfigClockSource+0xd4>
 8002bde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002be2:	f200 8087 	bhi.w	8002cf4 <HAL_TIM_ConfigClockSource+0x16c>
 8002be6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bea:	f000 8086 	beq.w	8002cfa <HAL_TIM_ConfigClockSource+0x172>
 8002bee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bf2:	d87f      	bhi.n	8002cf4 <HAL_TIM_ConfigClockSource+0x16c>
 8002bf4:	2b70      	cmp	r3, #112	; 0x70
 8002bf6:	d01a      	beq.n	8002c2e <HAL_TIM_ConfigClockSource+0xa6>
 8002bf8:	2b70      	cmp	r3, #112	; 0x70
 8002bfa:	d87b      	bhi.n	8002cf4 <HAL_TIM_ConfigClockSource+0x16c>
 8002bfc:	2b60      	cmp	r3, #96	; 0x60
 8002bfe:	d050      	beq.n	8002ca2 <HAL_TIM_ConfigClockSource+0x11a>
 8002c00:	2b60      	cmp	r3, #96	; 0x60
 8002c02:	d877      	bhi.n	8002cf4 <HAL_TIM_ConfigClockSource+0x16c>
 8002c04:	2b50      	cmp	r3, #80	; 0x50
 8002c06:	d03c      	beq.n	8002c82 <HAL_TIM_ConfigClockSource+0xfa>
 8002c08:	2b50      	cmp	r3, #80	; 0x50
 8002c0a:	d873      	bhi.n	8002cf4 <HAL_TIM_ConfigClockSource+0x16c>
 8002c0c:	2b40      	cmp	r3, #64	; 0x40
 8002c0e:	d058      	beq.n	8002cc2 <HAL_TIM_ConfigClockSource+0x13a>
 8002c10:	2b40      	cmp	r3, #64	; 0x40
 8002c12:	d86f      	bhi.n	8002cf4 <HAL_TIM_ConfigClockSource+0x16c>
 8002c14:	2b30      	cmp	r3, #48	; 0x30
 8002c16:	d064      	beq.n	8002ce2 <HAL_TIM_ConfigClockSource+0x15a>
 8002c18:	2b30      	cmp	r3, #48	; 0x30
 8002c1a:	d86b      	bhi.n	8002cf4 <HAL_TIM_ConfigClockSource+0x16c>
 8002c1c:	2b20      	cmp	r3, #32
 8002c1e:	d060      	beq.n	8002ce2 <HAL_TIM_ConfigClockSource+0x15a>
 8002c20:	2b20      	cmp	r3, #32
 8002c22:	d867      	bhi.n	8002cf4 <HAL_TIM_ConfigClockSource+0x16c>
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d05c      	beq.n	8002ce2 <HAL_TIM_ConfigClockSource+0x15a>
 8002c28:	2b10      	cmp	r3, #16
 8002c2a:	d05a      	beq.n	8002ce2 <HAL_TIM_ConfigClockSource+0x15a>
 8002c2c:	e062      	b.n	8002cf4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c3e:	f000 fb2c 	bl	800329a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002c50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	68ba      	ldr	r2, [r7, #8]
 8002c58:	609a      	str	r2, [r3, #8]
      break;
 8002c5a:	e04f      	b.n	8002cfc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002c6c:	f000 fb15 	bl	800329a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	689a      	ldr	r2, [r3, #8]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c7e:	609a      	str	r2, [r3, #8]
      break;
 8002c80:	e03c      	b.n	8002cfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c8e:	461a      	mov	r2, r3
 8002c90:	f000 fa8c 	bl	80031ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2150      	movs	r1, #80	; 0x50
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f000 fae3 	bl	8003266 <TIM_ITRx_SetConfig>
      break;
 8002ca0:	e02c      	b.n	8002cfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002cae:	461a      	mov	r2, r3
 8002cb0:	f000 faaa 	bl	8003208 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	2160      	movs	r1, #96	; 0x60
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f000 fad3 	bl	8003266 <TIM_ITRx_SetConfig>
      break;
 8002cc0:	e01c      	b.n	8002cfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cce:	461a      	mov	r2, r3
 8002cd0:	f000 fa6c 	bl	80031ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2140      	movs	r1, #64	; 0x40
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f000 fac3 	bl	8003266 <TIM_ITRx_SetConfig>
      break;
 8002ce0:	e00c      	b.n	8002cfc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4619      	mov	r1, r3
 8002cec:	4610      	mov	r0, r2
 8002cee:	f000 faba 	bl	8003266 <TIM_ITRx_SetConfig>
      break;
 8002cf2:	e003      	b.n	8002cfc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	73fb      	strb	r3, [r7, #15]
      break;
 8002cf8:	e000      	b.n	8002cfc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002cfa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3710      	adds	r7, #16
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
	...

08002d18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	4a3f      	ldr	r2, [pc, #252]	; (8002e28 <TIM_Base_SetConfig+0x110>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d013      	beq.n	8002d58 <TIM_Base_SetConfig+0x40>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d36:	d00f      	beq.n	8002d58 <TIM_Base_SetConfig+0x40>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a3c      	ldr	r2, [pc, #240]	; (8002e2c <TIM_Base_SetConfig+0x114>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d00b      	beq.n	8002d58 <TIM_Base_SetConfig+0x40>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	4a3b      	ldr	r2, [pc, #236]	; (8002e30 <TIM_Base_SetConfig+0x118>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d007      	beq.n	8002d58 <TIM_Base_SetConfig+0x40>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	4a3a      	ldr	r2, [pc, #232]	; (8002e34 <TIM_Base_SetConfig+0x11c>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d003      	beq.n	8002d58 <TIM_Base_SetConfig+0x40>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	4a39      	ldr	r2, [pc, #228]	; (8002e38 <TIM_Base_SetConfig+0x120>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d108      	bne.n	8002d6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	4a2e      	ldr	r2, [pc, #184]	; (8002e28 <TIM_Base_SetConfig+0x110>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d02b      	beq.n	8002dca <TIM_Base_SetConfig+0xb2>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d78:	d027      	beq.n	8002dca <TIM_Base_SetConfig+0xb2>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	4a2b      	ldr	r2, [pc, #172]	; (8002e2c <TIM_Base_SetConfig+0x114>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	d023      	beq.n	8002dca <TIM_Base_SetConfig+0xb2>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	4a2a      	ldr	r2, [pc, #168]	; (8002e30 <TIM_Base_SetConfig+0x118>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d01f      	beq.n	8002dca <TIM_Base_SetConfig+0xb2>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	4a29      	ldr	r2, [pc, #164]	; (8002e34 <TIM_Base_SetConfig+0x11c>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d01b      	beq.n	8002dca <TIM_Base_SetConfig+0xb2>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	4a28      	ldr	r2, [pc, #160]	; (8002e38 <TIM_Base_SetConfig+0x120>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d017      	beq.n	8002dca <TIM_Base_SetConfig+0xb2>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	4a27      	ldr	r2, [pc, #156]	; (8002e3c <TIM_Base_SetConfig+0x124>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d013      	beq.n	8002dca <TIM_Base_SetConfig+0xb2>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	4a26      	ldr	r2, [pc, #152]	; (8002e40 <TIM_Base_SetConfig+0x128>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d00f      	beq.n	8002dca <TIM_Base_SetConfig+0xb2>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a25      	ldr	r2, [pc, #148]	; (8002e44 <TIM_Base_SetConfig+0x12c>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d00b      	beq.n	8002dca <TIM_Base_SetConfig+0xb2>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	4a24      	ldr	r2, [pc, #144]	; (8002e48 <TIM_Base_SetConfig+0x130>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d007      	beq.n	8002dca <TIM_Base_SetConfig+0xb2>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4a23      	ldr	r2, [pc, #140]	; (8002e4c <TIM_Base_SetConfig+0x134>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d003      	beq.n	8002dca <TIM_Base_SetConfig+0xb2>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	4a22      	ldr	r2, [pc, #136]	; (8002e50 <TIM_Base_SetConfig+0x138>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d108      	bne.n	8002ddc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002dd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	68fa      	ldr	r2, [r7, #12]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	695b      	ldr	r3, [r3, #20]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	68fa      	ldr	r2, [r7, #12]
 8002dee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	689a      	ldr	r2, [r3, #8]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	4a09      	ldr	r2, [pc, #36]	; (8002e28 <TIM_Base_SetConfig+0x110>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d003      	beq.n	8002e10 <TIM_Base_SetConfig+0xf8>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a0b      	ldr	r2, [pc, #44]	; (8002e38 <TIM_Base_SetConfig+0x120>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d103      	bne.n	8002e18 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	691a      	ldr	r2, [r3, #16]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	615a      	str	r2, [r3, #20]
}
 8002e1e:	bf00      	nop
 8002e20:	3714      	adds	r7, #20
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bc80      	pop	{r7}
 8002e26:	4770      	bx	lr
 8002e28:	40010000 	.word	0x40010000
 8002e2c:	40000400 	.word	0x40000400
 8002e30:	40000800 	.word	0x40000800
 8002e34:	40000c00 	.word	0x40000c00
 8002e38:	40010400 	.word	0x40010400
 8002e3c:	40014000 	.word	0x40014000
 8002e40:	40014400 	.word	0x40014400
 8002e44:	40014800 	.word	0x40014800
 8002e48:	40001800 	.word	0x40001800
 8002e4c:	40001c00 	.word	0x40001c00
 8002e50:	40002000 	.word	0x40002000

08002e54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b087      	sub	sp, #28
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6a1b      	ldr	r3, [r3, #32]
 8002e62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a1b      	ldr	r3, [r3, #32]
 8002e68:	f023 0201 	bic.w	r2, r3, #1
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f023 0303 	bic.w	r3, r3, #3
 8002e8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68fa      	ldr	r2, [r7, #12]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	f023 0302 	bic.w	r3, r3, #2
 8002e9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	697a      	ldr	r2, [r7, #20]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	4a20      	ldr	r2, [pc, #128]	; (8002f2c <TIM_OC1_SetConfig+0xd8>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d003      	beq.n	8002eb8 <TIM_OC1_SetConfig+0x64>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4a1f      	ldr	r2, [pc, #124]	; (8002f30 <TIM_OC1_SetConfig+0xdc>)
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d10c      	bne.n	8002ed2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	f023 0308 	bic.w	r3, r3, #8
 8002ebe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	f023 0304 	bic.w	r3, r3, #4
 8002ed0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a15      	ldr	r2, [pc, #84]	; (8002f2c <TIM_OC1_SetConfig+0xd8>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d003      	beq.n	8002ee2 <TIM_OC1_SetConfig+0x8e>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a14      	ldr	r2, [pc, #80]	; (8002f30 <TIM_OC1_SetConfig+0xdc>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d111      	bne.n	8002f06 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ee8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002ef0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	695b      	ldr	r3, [r3, #20]
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	693a      	ldr	r2, [r7, #16]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	68fa      	ldr	r2, [r7, #12]
 8002f10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	685a      	ldr	r2, [r3, #4]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	697a      	ldr	r2, [r7, #20]
 8002f1e:	621a      	str	r2, [r3, #32]
}
 8002f20:	bf00      	nop
 8002f22:	371c      	adds	r7, #28
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bc80      	pop	{r7}
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	40010000 	.word	0x40010000
 8002f30:	40010400 	.word	0x40010400

08002f34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b087      	sub	sp, #28
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6a1b      	ldr	r3, [r3, #32]
 8002f42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a1b      	ldr	r3, [r3, #32]
 8002f48:	f023 0210 	bic.w	r2, r3, #16
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	699b      	ldr	r3, [r3, #24]
 8002f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	021b      	lsls	r3, r3, #8
 8002f72:	68fa      	ldr	r2, [r7, #12]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	f023 0320 	bic.w	r3, r3, #32
 8002f7e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	011b      	lsls	r3, r3, #4
 8002f86:	697a      	ldr	r2, [r7, #20]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	4a21      	ldr	r2, [pc, #132]	; (8003014 <TIM_OC2_SetConfig+0xe0>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d003      	beq.n	8002f9c <TIM_OC2_SetConfig+0x68>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a20      	ldr	r2, [pc, #128]	; (8003018 <TIM_OC2_SetConfig+0xe4>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d10d      	bne.n	8002fb8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002fa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	68db      	ldr	r3, [r3, #12]
 8002fa8:	011b      	lsls	r3, r3, #4
 8002faa:	697a      	ldr	r2, [r7, #20]
 8002fac:	4313      	orrs	r3, r2
 8002fae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fb6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a16      	ldr	r2, [pc, #88]	; (8003014 <TIM_OC2_SetConfig+0xe0>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d003      	beq.n	8002fc8 <TIM_OC2_SetConfig+0x94>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a15      	ldr	r2, [pc, #84]	; (8003018 <TIM_OC2_SetConfig+0xe4>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d113      	bne.n	8002ff0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002fce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002fd6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	695b      	ldr	r3, [r3, #20]
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	693a      	ldr	r2, [r7, #16]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	693a      	ldr	r2, [r7, #16]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	693a      	ldr	r2, [r7, #16]
 8002ff4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	68fa      	ldr	r2, [r7, #12]
 8002ffa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	685a      	ldr	r2, [r3, #4]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	697a      	ldr	r2, [r7, #20]
 8003008:	621a      	str	r2, [r3, #32]
}
 800300a:	bf00      	nop
 800300c:	371c      	adds	r7, #28
 800300e:	46bd      	mov	sp, r7
 8003010:	bc80      	pop	{r7}
 8003012:	4770      	bx	lr
 8003014:	40010000 	.word	0x40010000
 8003018:	40010400 	.word	0x40010400

0800301c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800301c:	b480      	push	{r7}
 800301e:	b087      	sub	sp, #28
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a1b      	ldr	r3, [r3, #32]
 800302a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a1b      	ldr	r3, [r3, #32]
 8003030:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	69db      	ldr	r3, [r3, #28]
 8003042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800304a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f023 0303 	bic.w	r3, r3, #3
 8003052:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68fa      	ldr	r2, [r7, #12]
 800305a:	4313      	orrs	r3, r2
 800305c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003064:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	021b      	lsls	r3, r3, #8
 800306c:	697a      	ldr	r2, [r7, #20]
 800306e:	4313      	orrs	r3, r2
 8003070:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a21      	ldr	r2, [pc, #132]	; (80030fc <TIM_OC3_SetConfig+0xe0>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d003      	beq.n	8003082 <TIM_OC3_SetConfig+0x66>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a20      	ldr	r2, [pc, #128]	; (8003100 <TIM_OC3_SetConfig+0xe4>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d10d      	bne.n	800309e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003088:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	021b      	lsls	r3, r3, #8
 8003090:	697a      	ldr	r2, [r7, #20]
 8003092:	4313      	orrs	r3, r2
 8003094:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800309c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a16      	ldr	r2, [pc, #88]	; (80030fc <TIM_OC3_SetConfig+0xe0>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d003      	beq.n	80030ae <TIM_OC3_SetConfig+0x92>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a15      	ldr	r2, [pc, #84]	; (8003100 <TIM_OC3_SetConfig+0xe4>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d113      	bne.n	80030d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80030b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80030bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	695b      	ldr	r3, [r3, #20]
 80030c2:	011b      	lsls	r3, r3, #4
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	699b      	ldr	r3, [r3, #24]
 80030ce:	011b      	lsls	r3, r3, #4
 80030d0:	693a      	ldr	r2, [r7, #16]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	693a      	ldr	r2, [r7, #16]
 80030da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	68fa      	ldr	r2, [r7, #12]
 80030e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	685a      	ldr	r2, [r3, #4]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	697a      	ldr	r2, [r7, #20]
 80030ee:	621a      	str	r2, [r3, #32]
}
 80030f0:	bf00      	nop
 80030f2:	371c      	adds	r7, #28
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bc80      	pop	{r7}
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	40010000 	.word	0x40010000
 8003100:	40010400 	.word	0x40010400

08003104 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003104:	b480      	push	{r7}
 8003106:	b087      	sub	sp, #28
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6a1b      	ldr	r3, [r3, #32]
 8003112:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	69db      	ldr	r3, [r3, #28]
 800312a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003132:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800313a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	021b      	lsls	r3, r3, #8
 8003142:	68fa      	ldr	r2, [r7, #12]
 8003144:	4313      	orrs	r3, r2
 8003146:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800314e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	031b      	lsls	r3, r3, #12
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	4313      	orrs	r3, r2
 800315a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4a11      	ldr	r2, [pc, #68]	; (80031a4 <TIM_OC4_SetConfig+0xa0>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d003      	beq.n	800316c <TIM_OC4_SetConfig+0x68>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	4a10      	ldr	r2, [pc, #64]	; (80031a8 <TIM_OC4_SetConfig+0xa4>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d109      	bne.n	8003180 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003172:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	695b      	ldr	r3, [r3, #20]
 8003178:	019b      	lsls	r3, r3, #6
 800317a:	697a      	ldr	r2, [r7, #20]
 800317c:	4313      	orrs	r3, r2
 800317e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	697a      	ldr	r2, [r7, #20]
 8003184:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68fa      	ldr	r2, [r7, #12]
 800318a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	693a      	ldr	r2, [r7, #16]
 8003198:	621a      	str	r2, [r3, #32]
}
 800319a:	bf00      	nop
 800319c:	371c      	adds	r7, #28
 800319e:	46bd      	mov	sp, r7
 80031a0:	bc80      	pop	{r7}
 80031a2:	4770      	bx	lr
 80031a4:	40010000 	.word	0x40010000
 80031a8:	40010400 	.word	0x40010400

080031ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b087      	sub	sp, #28
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6a1b      	ldr	r3, [r3, #32]
 80031bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6a1b      	ldr	r3, [r3, #32]
 80031c2:	f023 0201 	bic.w	r2, r3, #1
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	699b      	ldr	r3, [r3, #24]
 80031ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80031d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	011b      	lsls	r3, r3, #4
 80031dc:	693a      	ldr	r2, [r7, #16]
 80031de:	4313      	orrs	r3, r2
 80031e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	f023 030a 	bic.w	r3, r3, #10
 80031e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	693a      	ldr	r2, [r7, #16]
 80031f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	621a      	str	r2, [r3, #32]
}
 80031fe:	bf00      	nop
 8003200:	371c      	adds	r7, #28
 8003202:	46bd      	mov	sp, r7
 8003204:	bc80      	pop	{r7}
 8003206:	4770      	bx	lr

08003208 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003208:	b480      	push	{r7}
 800320a:	b087      	sub	sp, #28
 800320c:	af00      	add	r7, sp, #0
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	f023 0210 	bic.w	r2, r3, #16
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003232:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	031b      	lsls	r3, r3, #12
 8003238:	693a      	ldr	r2, [r7, #16]
 800323a:	4313      	orrs	r3, r2
 800323c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003244:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	011b      	lsls	r3, r3, #4
 800324a:	697a      	ldr	r2, [r7, #20]
 800324c:	4313      	orrs	r3, r2
 800324e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	697a      	ldr	r2, [r7, #20]
 800325a:	621a      	str	r2, [r3, #32]
}
 800325c:	bf00      	nop
 800325e:	371c      	adds	r7, #28
 8003260:	46bd      	mov	sp, r7
 8003262:	bc80      	pop	{r7}
 8003264:	4770      	bx	lr

08003266 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003266:	b480      	push	{r7}
 8003268:	b085      	sub	sp, #20
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
 800326e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800327c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800327e:	683a      	ldr	r2, [r7, #0]
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	4313      	orrs	r3, r2
 8003284:	f043 0307 	orr.w	r3, r3, #7
 8003288:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	609a      	str	r2, [r3, #8]
}
 8003290:	bf00      	nop
 8003292:	3714      	adds	r7, #20
 8003294:	46bd      	mov	sp, r7
 8003296:	bc80      	pop	{r7}
 8003298:	4770      	bx	lr

0800329a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800329a:	b480      	push	{r7}
 800329c:	b087      	sub	sp, #28
 800329e:	af00      	add	r7, sp, #0
 80032a0:	60f8      	str	r0, [r7, #12]
 80032a2:	60b9      	str	r1, [r7, #8]
 80032a4:	607a      	str	r2, [r7, #4]
 80032a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	689b      	ldr	r3, [r3, #8]
 80032ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80032b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	021a      	lsls	r2, r3, #8
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	431a      	orrs	r2, r3
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	4313      	orrs	r3, r2
 80032c2:	697a      	ldr	r2, [r7, #20]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	609a      	str	r2, [r3, #8]
}
 80032ce:	bf00      	nop
 80032d0:	371c      	adds	r7, #28
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bc80      	pop	{r7}
 80032d6:	4770      	bx	lr

080032d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80032d8:	b480      	push	{r7}
 80032da:	b087      	sub	sp, #28
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	f003 031f 	and.w	r3, r3, #31
 80032ea:	2201      	movs	r2, #1
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6a1a      	ldr	r2, [r3, #32]
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	43db      	mvns	r3, r3
 80032fa:	401a      	ands	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6a1a      	ldr	r2, [r3, #32]
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	f003 031f 	and.w	r3, r3, #31
 800330a:	6879      	ldr	r1, [r7, #4]
 800330c:	fa01 f303 	lsl.w	r3, r1, r3
 8003310:	431a      	orrs	r2, r3
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	621a      	str	r2, [r3, #32]
}
 8003316:	bf00      	nop
 8003318:	371c      	adds	r7, #28
 800331a:	46bd      	mov	sp, r7
 800331c:	bc80      	pop	{r7}
 800331e:	4770      	bx	lr

08003320 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003330:	2b01      	cmp	r3, #1
 8003332:	d101      	bne.n	8003338 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003334:	2302      	movs	r3, #2
 8003336:	e05a      	b.n	80033ee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2202      	movs	r2, #2
 8003344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800335e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	4313      	orrs	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	68fa      	ldr	r2, [r7, #12]
 8003370:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a20      	ldr	r2, [pc, #128]	; (80033f8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d022      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003384:	d01d      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a1c      	ldr	r2, [pc, #112]	; (80033fc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d018      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a1a      	ldr	r2, [pc, #104]	; (8003400 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d013      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a19      	ldr	r2, [pc, #100]	; (8003404 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d00e      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a17      	ldr	r2, [pc, #92]	; (8003408 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d009      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a16      	ldr	r2, [pc, #88]	; (800340c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d004      	beq.n	80033c2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a14      	ldr	r2, [pc, #80]	; (8003410 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d10c      	bne.n	80033dc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80033c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	68ba      	ldr	r2, [r7, #8]
 80033d0:	4313      	orrs	r3, r2
 80033d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68ba      	ldr	r2, [r7, #8]
 80033da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3714      	adds	r7, #20
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bc80      	pop	{r7}
 80033f6:	4770      	bx	lr
 80033f8:	40010000 	.word	0x40010000
 80033fc:	40000400 	.word	0x40000400
 8003400:	40000800 	.word	0x40000800
 8003404:	40000c00 	.word	0x40000c00
 8003408:	40010400 	.word	0x40010400
 800340c:	40014000 	.word	0x40014000
 8003410:	40001800 	.word	0x40001800

08003414 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800341e:	2300      	movs	r3, #0
 8003420:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003428:	2b01      	cmp	r3, #1
 800342a:	d101      	bne.n	8003430 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800342c:	2302      	movs	r3, #2
 800342e:	e03d      	b.n	80034ac <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	4313      	orrs	r3, r2
 8003444:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	4313      	orrs	r3, r2
 8003452:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	4313      	orrs	r3, r2
 8003460:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4313      	orrs	r3, r2
 800346e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	691b      	ldr	r3, [r3, #16]
 800347a:	4313      	orrs	r3, r2
 800347c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	4313      	orrs	r3, r2
 800348a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	69db      	ldr	r3, [r3, #28]
 8003496:	4313      	orrs	r3, r2
 8003498:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	68fa      	ldr	r2, [r7, #12]
 80034a0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2200      	movs	r2, #0
 80034a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80034aa:	2300      	movs	r3, #0
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3714      	adds	r7, #20
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bc80      	pop	{r7}
 80034b4:	4770      	bx	lr

080034b6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034b6:	b580      	push	{r7, lr}
 80034b8:	b082      	sub	sp, #8
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d101      	bne.n	80034c8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e042      	b.n	800354e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d106      	bne.n	80034e2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2200      	movs	r2, #0
 80034d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f7fd fd5f 	bl	8000fa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2224      	movs	r2, #36	; 0x24
 80034e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68da      	ldr	r2, [r3, #12]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034f8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 fdc6 	bl	800408c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	691a      	ldr	r2, [r3, #16]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800350e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	695a      	ldr	r2, [r3, #20]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800351e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68da      	ldr	r2, [r3, #12]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800352e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2220      	movs	r2, #32
 800353a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2220      	movs	r2, #32
 8003542:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800354c:	2300      	movs	r3, #0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3708      	adds	r7, #8
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}

08003556 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003556:	b580      	push	{r7, lr}
 8003558:	b08a      	sub	sp, #40	; 0x28
 800355a:	af02      	add	r7, sp, #8
 800355c:	60f8      	str	r0, [r7, #12]
 800355e:	60b9      	str	r1, [r7, #8]
 8003560:	603b      	str	r3, [r7, #0]
 8003562:	4613      	mov	r3, r2
 8003564:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003566:	2300      	movs	r3, #0
 8003568:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003570:	b2db      	uxtb	r3, r3
 8003572:	2b20      	cmp	r3, #32
 8003574:	d16d      	bne.n	8003652 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d002      	beq.n	8003582 <HAL_UART_Transmit+0x2c>
 800357c:	88fb      	ldrh	r3, [r7, #6]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e066      	b.n	8003654 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2200      	movs	r2, #0
 800358a:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2221      	movs	r2, #33	; 0x21
 8003590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003594:	f7fd fe56 	bl	8001244 <HAL_GetTick>
 8003598:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	88fa      	ldrh	r2, [r7, #6]
 800359e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	88fa      	ldrh	r2, [r7, #6]
 80035a4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035ae:	d108      	bne.n	80035c2 <HAL_UART_Transmit+0x6c>
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d104      	bne.n	80035c2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80035b8:	2300      	movs	r3, #0
 80035ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	61bb      	str	r3, [r7, #24]
 80035c0:	e003      	b.n	80035ca <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035c6:	2300      	movs	r3, #0
 80035c8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80035ca:	e02a      	b.n	8003622 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	9300      	str	r3, [sp, #0]
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	2200      	movs	r2, #0
 80035d4:	2180      	movs	r1, #128	; 0x80
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 fb15 	bl	8003c06 <UART_WaitOnFlagUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e036      	b.n	8003654 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d10b      	bne.n	8003604 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035ec:	69bb      	ldr	r3, [r7, #24]
 80035ee:	881b      	ldrh	r3, [r3, #0]
 80035f0:	461a      	mov	r2, r3
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035fa:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	3302      	adds	r3, #2
 8003600:	61bb      	str	r3, [r7, #24]
 8003602:	e007      	b.n	8003614 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	781a      	ldrb	r2, [r3, #0]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	3301      	adds	r3, #1
 8003612:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003618:	b29b      	uxth	r3, r3
 800361a:	3b01      	subs	r3, #1
 800361c:	b29a      	uxth	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003626:	b29b      	uxth	r3, r3
 8003628:	2b00      	cmp	r3, #0
 800362a:	d1cf      	bne.n	80035cc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	9300      	str	r3, [sp, #0]
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	2200      	movs	r2, #0
 8003634:	2140      	movs	r1, #64	; 0x40
 8003636:	68f8      	ldr	r0, [r7, #12]
 8003638:	f000 fae5 	bl	8003c06 <UART_WaitOnFlagUntilTimeout>
 800363c:	4603      	mov	r3, r0
 800363e:	2b00      	cmp	r3, #0
 8003640:	d001      	beq.n	8003646 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e006      	b.n	8003654 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2220      	movs	r2, #32
 800364a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800364e:	2300      	movs	r3, #0
 8003650:	e000      	b.n	8003654 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003652:	2302      	movs	r3, #2
  }
}
 8003654:	4618      	mov	r0, r3
 8003656:	3720      	adds	r7, #32
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	4613      	mov	r3, r2
 8003668:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003670:	b2db      	uxtb	r3, r3
 8003672:	2b20      	cmp	r3, #32
 8003674:	d112      	bne.n	800369c <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d002      	beq.n	8003682 <HAL_UART_Receive_IT+0x26>
 800367c:	88fb      	ldrh	r3, [r7, #6]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d101      	bne.n	8003686 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e00b      	b.n	800369e <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2200      	movs	r2, #0
 800368a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800368c:	88fb      	ldrh	r3, [r7, #6]
 800368e:	461a      	mov	r2, r3
 8003690:	68b9      	ldr	r1, [r7, #8]
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f000 fb25 	bl	8003ce2 <UART_Start_Receive_IT>
 8003698:	4603      	mov	r3, r0
 800369a:	e000      	b.n	800369e <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800369c:	2302      	movs	r3, #2
  }
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3710      	adds	r7, #16
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}
	...

080036a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b0ba      	sub	sp, #232	; 0xe8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80036ce:	2300      	movs	r3, #0
 80036d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80036d4:	2300      	movs	r3, #0
 80036d6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80036da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036de:	f003 030f 	and.w	r3, r3, #15
 80036e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80036e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d10f      	bne.n	800370e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80036ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036f2:	f003 0320 	and.w	r3, r3, #32
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d009      	beq.n	800370e <HAL_UART_IRQHandler+0x66>
 80036fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80036fe:	f003 0320 	and.w	r3, r3, #32
 8003702:	2b00      	cmp	r3, #0
 8003704:	d003      	beq.n	800370e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f000 fc01 	bl	8003f0e <UART_Receive_IT>
      return;
 800370c:	e25b      	b.n	8003bc6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800370e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003712:	2b00      	cmp	r3, #0
 8003714:	f000 80de 	beq.w	80038d4 <HAL_UART_IRQHandler+0x22c>
 8003718:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800371c:	f003 0301 	and.w	r3, r3, #1
 8003720:	2b00      	cmp	r3, #0
 8003722:	d106      	bne.n	8003732 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003724:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003728:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800372c:	2b00      	cmp	r3, #0
 800372e:	f000 80d1 	beq.w	80038d4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003732:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00b      	beq.n	8003756 <HAL_UART_IRQHandler+0xae>
 800373e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003746:	2b00      	cmp	r3, #0
 8003748:	d005      	beq.n	8003756 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800374e:	f043 0201 	orr.w	r2, r3, #1
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800375a:	f003 0304 	and.w	r3, r3, #4
 800375e:	2b00      	cmp	r3, #0
 8003760:	d00b      	beq.n	800377a <HAL_UART_IRQHandler+0xd2>
 8003762:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	2b00      	cmp	r3, #0
 800376c:	d005      	beq.n	800377a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003772:	f043 0202 	orr.w	r2, r3, #2
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800377a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00b      	beq.n	800379e <HAL_UART_IRQHandler+0xf6>
 8003786:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800378a:	f003 0301 	and.w	r3, r3, #1
 800378e:	2b00      	cmp	r3, #0
 8003790:	d005      	beq.n	800379e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003796:	f043 0204 	orr.w	r2, r3, #4
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800379e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80037a2:	f003 0308 	and.w	r3, r3, #8
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d011      	beq.n	80037ce <HAL_UART_IRQHandler+0x126>
 80037aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80037ae:	f003 0320 	and.w	r3, r3, #32
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d105      	bne.n	80037c2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80037b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80037ba:	f003 0301 	and.w	r3, r3, #1
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d005      	beq.n	80037ce <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c6:	f043 0208 	orr.w	r2, r3, #8
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	f000 81f2 	beq.w	8003bbc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80037d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80037dc:	f003 0320 	and.w	r3, r3, #32
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d008      	beq.n	80037f6 <HAL_UART_IRQHandler+0x14e>
 80037e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80037e8:	f003 0320 	and.w	r3, r3, #32
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d002      	beq.n	80037f6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f000 fb8c 	bl	8003f0e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003800:	2b40      	cmp	r3, #64	; 0x40
 8003802:	bf0c      	ite	eq
 8003804:	2301      	moveq	r3, #1
 8003806:	2300      	movne	r3, #0
 8003808:	b2db      	uxtb	r3, r3
 800380a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003812:	f003 0308 	and.w	r3, r3, #8
 8003816:	2b00      	cmp	r3, #0
 8003818:	d103      	bne.n	8003822 <HAL_UART_IRQHandler+0x17a>
 800381a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800381e:	2b00      	cmp	r3, #0
 8003820:	d04f      	beq.n	80038c2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f000 fa96 	bl	8003d54 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003832:	2b40      	cmp	r3, #64	; 0x40
 8003834:	d141      	bne.n	80038ba <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	3314      	adds	r3, #20
 800383c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003840:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003844:	e853 3f00 	ldrex	r3, [r3]
 8003848:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800384c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003850:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003854:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	3314      	adds	r3, #20
 800385e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003862:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003866:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800386a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800386e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003872:	e841 2300 	strex	r3, r2, [r1]
 8003876:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800387a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800387e:	2b00      	cmp	r3, #0
 8003880:	d1d9      	bne.n	8003836 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003886:	2b00      	cmp	r3, #0
 8003888:	d013      	beq.n	80038b2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800388e:	4a7e      	ldr	r2, [pc, #504]	; (8003a88 <HAL_UART_IRQHandler+0x3e0>)
 8003890:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003896:	4618      	mov	r0, r3
 8003898:	f7fd fed5 	bl	8001646 <HAL_DMA_Abort_IT>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d016      	beq.n	80038d0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80038ac:	4610      	mov	r0, r2
 80038ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038b0:	e00e      	b.n	80038d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f993 	bl	8003bde <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038b8:	e00a      	b.n	80038d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f000 f98f 	bl	8003bde <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038c0:	e006      	b.n	80038d0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f000 f98b 	bl	8003bde <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80038ce:	e175      	b.n	8003bbc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038d0:	bf00      	nop
    return;
 80038d2:	e173      	b.n	8003bbc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d8:	2b01      	cmp	r3, #1
 80038da:	f040 814f 	bne.w	8003b7c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80038de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80038e2:	f003 0310 	and.w	r3, r3, #16
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	f000 8148 	beq.w	8003b7c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80038ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80038f0:	f003 0310 	and.w	r3, r3, #16
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 8141 	beq.w	8003b7c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80038fa:	2300      	movs	r3, #0
 80038fc:	60bb      	str	r3, [r7, #8]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	60bb      	str	r3, [r7, #8]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	60bb      	str	r3, [r7, #8]
 800390e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	695b      	ldr	r3, [r3, #20]
 8003916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800391a:	2b40      	cmp	r3, #64	; 0x40
 800391c:	f040 80b6 	bne.w	8003a8c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800392c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003930:	2b00      	cmp	r3, #0
 8003932:	f000 8145 	beq.w	8003bc0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800393a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800393e:	429a      	cmp	r2, r3
 8003940:	f080 813e 	bcs.w	8003bc0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800394a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003950:	69db      	ldr	r3, [r3, #28]
 8003952:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003956:	f000 8088 	beq.w	8003a6a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	330c      	adds	r3, #12
 8003960:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003964:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003968:	e853 3f00 	ldrex	r3, [r3]
 800396c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003970:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003974:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003978:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	330c      	adds	r3, #12
 8003982:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003986:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800398a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800398e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003992:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003996:	e841 2300 	strex	r3, r2, [r1]
 800399a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800399e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d1d9      	bne.n	800395a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	3314      	adds	r3, #20
 80039ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039b0:	e853 3f00 	ldrex	r3, [r3]
 80039b4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80039b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80039b8:	f023 0301 	bic.w	r3, r3, #1
 80039bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	3314      	adds	r3, #20
 80039c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80039ca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80039ce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039d0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80039d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80039d6:	e841 2300 	strex	r3, r2, [r1]
 80039da:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80039dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1e1      	bne.n	80039a6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	3314      	adds	r3, #20
 80039e8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80039ec:	e853 3f00 	ldrex	r3, [r3]
 80039f0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80039f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80039f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	3314      	adds	r3, #20
 8003a02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003a06:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003a08:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a0a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003a0c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003a0e:	e841 2300 	strex	r3, r2, [r1]
 8003a12:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003a14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d1e3      	bne.n	80039e2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2220      	movs	r2, #32
 8003a1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	330c      	adds	r3, #12
 8003a2e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a32:	e853 3f00 	ldrex	r3, [r3]
 8003a36:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003a38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a3a:	f023 0310 	bic.w	r3, r3, #16
 8003a3e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	330c      	adds	r3, #12
 8003a48:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003a4c:	65ba      	str	r2, [r7, #88]	; 0x58
 8003a4e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a50:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003a52:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a54:	e841 2300 	strex	r3, r2, [r1]
 8003a58:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003a5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1e3      	bne.n	8003a28 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a64:	4618      	mov	r0, r3
 8003a66:	f7fd fd7e 	bl	8001566 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2202      	movs	r2, #2
 8003a6e:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	1ad3      	subs	r3, r2, r3
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	4619      	mov	r1, r3
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f000 f8b5 	bl	8003bf0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003a86:	e09b      	b.n	8003bc0 <HAL_UART_IRQHandler+0x518>
 8003a88:	08003e19 	.word	0x08003e19
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f000 808e 	beq.w	8003bc4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003aa8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	f000 8089 	beq.w	8003bc4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	330c      	adds	r3, #12
 8003ab8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003abc:	e853 3f00 	ldrex	r3, [r3]
 8003ac0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003ac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ac4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003ac8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	330c      	adds	r3, #12
 8003ad2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003ad6:	647a      	str	r2, [r7, #68]	; 0x44
 8003ad8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ada:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003adc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ade:	e841 2300 	strex	r3, r2, [r1]
 8003ae2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003ae4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d1e3      	bne.n	8003ab2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	3314      	adds	r3, #20
 8003af0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af4:	e853 3f00 	ldrex	r3, [r3]
 8003af8:	623b      	str	r3, [r7, #32]
   return(result);
 8003afa:	6a3b      	ldr	r3, [r7, #32]
 8003afc:	f023 0301 	bic.w	r3, r3, #1
 8003b00:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	3314      	adds	r3, #20
 8003b0a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b0e:	633a      	str	r2, [r7, #48]	; 0x30
 8003b10:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003b14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b16:	e841 2300 	strex	r3, r2, [r1]
 8003b1a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d1e3      	bne.n	8003aea <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2220      	movs	r2, #32
 8003b26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	330c      	adds	r3, #12
 8003b36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	e853 3f00 	ldrex	r3, [r3]
 8003b3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f023 0310 	bic.w	r3, r3, #16
 8003b46:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	330c      	adds	r3, #12
 8003b50:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003b54:	61fa      	str	r2, [r7, #28]
 8003b56:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b58:	69b9      	ldr	r1, [r7, #24]
 8003b5a:	69fa      	ldr	r2, [r7, #28]
 8003b5c:	e841 2300 	strex	r3, r2, [r1]
 8003b60:	617b      	str	r3, [r7, #20]
   return(result);
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d1e3      	bne.n	8003b30 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003b6e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003b72:	4619      	mov	r1, r3
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f000 f83b 	bl	8003bf0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003b7a:	e023      	b.n	8003bc4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003b7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d009      	beq.n	8003b9c <HAL_UART_IRQHandler+0x4f4>
 8003b88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d003      	beq.n	8003b9c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f000 f953 	bl	8003e40 <UART_Transmit_IT>
    return;
 8003b9a:	e014      	b.n	8003bc6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d00e      	beq.n	8003bc6 <HAL_UART_IRQHandler+0x51e>
 8003ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003bac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d008      	beq.n	8003bc6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f000 f992 	bl	8003ede <UART_EndTransmit_IT>
    return;
 8003bba:	e004      	b.n	8003bc6 <HAL_UART_IRQHandler+0x51e>
    return;
 8003bbc:	bf00      	nop
 8003bbe:	e002      	b.n	8003bc6 <HAL_UART_IRQHandler+0x51e>
      return;
 8003bc0:	bf00      	nop
 8003bc2:	e000      	b.n	8003bc6 <HAL_UART_IRQHandler+0x51e>
      return;
 8003bc4:	bf00      	nop
  }
}
 8003bc6:	37e8      	adds	r7, #232	; 0xe8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bc80      	pop	{r7}
 8003bdc:	4770      	bx	lr

08003bde <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b083      	sub	sp, #12
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bc80      	pop	{r7}
 8003bee:	4770      	bx	lr

08003bf0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003bfc:	bf00      	nop
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bc80      	pop	{r7}
 8003c04:	4770      	bx	lr

08003c06 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b090      	sub	sp, #64	; 0x40
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	60f8      	str	r0, [r7, #12]
 8003c0e:	60b9      	str	r1, [r7, #8]
 8003c10:	603b      	str	r3, [r7, #0]
 8003c12:	4613      	mov	r3, r2
 8003c14:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c16:	e050      	b.n	8003cba <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c1e:	d04c      	beq.n	8003cba <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d007      	beq.n	8003c36 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c26:	f7fd fb0d 	bl	8001244 <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d241      	bcs.n	8003cba <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	330c      	adds	r3, #12
 8003c3c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c40:	e853 3f00 	ldrex	r3, [r3]
 8003c44:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c48:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003c4c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	330c      	adds	r3, #12
 8003c54:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003c56:	637a      	str	r2, [r7, #52]	; 0x34
 8003c58:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c5a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c5c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c5e:	e841 2300 	strex	r3, r2, [r1]
 8003c62:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003c64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d1e5      	bne.n	8003c36 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	3314      	adds	r3, #20
 8003c70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	e853 3f00 	ldrex	r3, [r3]
 8003c78:	613b      	str	r3, [r7, #16]
   return(result);
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	f023 0301 	bic.w	r3, r3, #1
 8003c80:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	3314      	adds	r3, #20
 8003c88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c8a:	623a      	str	r2, [r7, #32]
 8003c8c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c8e:	69f9      	ldr	r1, [r7, #28]
 8003c90:	6a3a      	ldr	r2, [r7, #32]
 8003c92:	e841 2300 	strex	r3, r2, [r1]
 8003c96:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1e5      	bne.n	8003c6a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2220      	movs	r2, #32
 8003ca2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2220      	movs	r2, #32
 8003caa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e00f      	b.n	8003cda <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	68ba      	ldr	r2, [r7, #8]
 8003cc6:	429a      	cmp	r2, r3
 8003cc8:	bf0c      	ite	eq
 8003cca:	2301      	moveq	r3, #1
 8003ccc:	2300      	movne	r3, #0
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	79fb      	ldrb	r3, [r7, #7]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d09f      	beq.n	8003c18 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003cd8:	2300      	movs	r3, #0
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3740      	adds	r7, #64	; 0x40
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}

08003ce2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003ce2:	b480      	push	{r7}
 8003ce4:	b085      	sub	sp, #20
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	60f8      	str	r0, [r7, #12]
 8003cea:	60b9      	str	r1, [r7, #8]
 8003cec:	4613      	mov	r3, r2
 8003cee:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	68ba      	ldr	r2, [r7, #8]
 8003cf4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	88fa      	ldrh	r2, [r7, #6]
 8003cfa:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	88fa      	ldrh	r2, [r7, #6]
 8003d00:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2200      	movs	r2, #0
 8003d06:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2222      	movs	r2, #34	; 0x22
 8003d0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	691b      	ldr	r3, [r3, #16]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d007      	beq.n	8003d28 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	68da      	ldr	r2, [r3, #12]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d26:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	695a      	ldr	r2, [r3, #20]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f042 0201 	orr.w	r2, r2, #1
 8003d36:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	68da      	ldr	r2, [r3, #12]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f042 0220 	orr.w	r2, r2, #32
 8003d46:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003d48:	2300      	movs	r3, #0
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3714      	adds	r7, #20
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bc80      	pop	{r7}
 8003d52:	4770      	bx	lr

08003d54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b095      	sub	sp, #84	; 0x54
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	330c      	adds	r3, #12
 8003d62:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d66:	e853 3f00 	ldrex	r3, [r3]
 8003d6a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	330c      	adds	r3, #12
 8003d7a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003d7c:	643a      	str	r2, [r7, #64]	; 0x40
 8003d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d80:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003d82:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003d84:	e841 2300 	strex	r3, r2, [r1]
 8003d88:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d1e5      	bne.n	8003d5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	3314      	adds	r3, #20
 8003d96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d98:	6a3b      	ldr	r3, [r7, #32]
 8003d9a:	e853 3f00 	ldrex	r3, [r3]
 8003d9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	f023 0301 	bic.w	r3, r3, #1
 8003da6:	64bb      	str	r3, [r7, #72]	; 0x48
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3314      	adds	r3, #20
 8003dae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003db0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003db2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003db6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003db8:	e841 2300 	strex	r3, r2, [r1]
 8003dbc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1e5      	bne.n	8003d90 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d119      	bne.n	8003e00 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	330c      	adds	r3, #12
 8003dd2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	e853 3f00 	ldrex	r3, [r3]
 8003dda:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	f023 0310 	bic.w	r3, r3, #16
 8003de2:	647b      	str	r3, [r7, #68]	; 0x44
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	330c      	adds	r3, #12
 8003dea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003dec:	61ba      	str	r2, [r7, #24]
 8003dee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df0:	6979      	ldr	r1, [r7, #20]
 8003df2:	69ba      	ldr	r2, [r7, #24]
 8003df4:	e841 2300 	strex	r3, r2, [r1]
 8003df8:	613b      	str	r3, [r7, #16]
   return(result);
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1e5      	bne.n	8003dcc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2220      	movs	r2, #32
 8003e04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003e0e:	bf00      	nop
 8003e10:	3754      	adds	r7, #84	; 0x54
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bc80      	pop	{r7}
 8003e16:	4770      	bx	lr

08003e18 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e24:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e32:	68f8      	ldr	r0, [r7, #12]
 8003e34:	f7ff fed3 	bl	8003bde <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e38:	bf00      	nop
 8003e3a:	3710      	adds	r7, #16
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003e40:	b480      	push	{r7}
 8003e42:	b085      	sub	sp, #20
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e4e:	b2db      	uxtb	r3, r3
 8003e50:	2b21      	cmp	r3, #33	; 0x21
 8003e52:	d13e      	bne.n	8003ed2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e5c:	d114      	bne.n	8003e88 <UART_Transmit_IT+0x48>
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	691b      	ldr	r3, [r3, #16]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d110      	bne.n	8003e88 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6a1b      	ldr	r3, [r3, #32]
 8003e6a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	881b      	ldrh	r3, [r3, #0]
 8003e70:	461a      	mov	r2, r3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e7a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a1b      	ldr	r3, [r3, #32]
 8003e80:	1c9a      	adds	r2, r3, #2
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	621a      	str	r2, [r3, #32]
 8003e86:	e008      	b.n	8003e9a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a1b      	ldr	r3, [r3, #32]
 8003e8c:	1c59      	adds	r1, r3, #1
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	6211      	str	r1, [r2, #32]
 8003e92:	781a      	ldrb	r2, [r3, #0]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	3b01      	subs	r3, #1
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	4619      	mov	r1, r3
 8003ea8:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d10f      	bne.n	8003ece <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68da      	ldr	r2, [r3, #12]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ebc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68da      	ldr	r2, [r3, #12]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ecc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	e000      	b.n	8003ed4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003ed2:	2302      	movs	r3, #2
  }
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	3714      	adds	r7, #20
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bc80      	pop	{r7}
 8003edc:	4770      	bx	lr

08003ede <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b082      	sub	sp, #8
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68da      	ldr	r2, [r3, #12]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ef4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2220      	movs	r2, #32
 8003efa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f7ff fe64 	bl	8003bcc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3708      	adds	r7, #8
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}

08003f0e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003f0e:	b580      	push	{r7, lr}
 8003f10:	b08c      	sub	sp, #48	; 0x30
 8003f12:	af00      	add	r7, sp, #0
 8003f14:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b22      	cmp	r3, #34	; 0x22
 8003f20:	f040 80ae 	bne.w	8004080 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f2c:	d117      	bne.n	8003f5e <UART_Receive_IT+0x50>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d113      	bne.n	8003f5e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003f36:	2300      	movs	r3, #0
 8003f38:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f3e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	b29b      	uxth	r3, r3
 8003f48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f4c:	b29a      	uxth	r2, r3
 8003f4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f50:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f56:	1c9a      	adds	r2, r3, #2
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	629a      	str	r2, [r3, #40]	; 0x28
 8003f5c:	e026      	b.n	8003fac <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f62:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003f64:	2300      	movs	r3, #0
 8003f66:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f70:	d007      	beq.n	8003f82 <UART_Receive_IT+0x74>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d10a      	bne.n	8003f90 <UART_Receive_IT+0x82>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d106      	bne.n	8003f90 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	b2da      	uxtb	r2, r3
 8003f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f8c:	701a      	strb	r2, [r3, #0]
 8003f8e:	e008      	b.n	8003fa2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f9c:	b2da      	uxtb	r2, r3
 8003f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fa0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fa6:	1c5a      	adds	r2, r3, #1
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fb0:	b29b      	uxth	r3, r3
 8003fb2:	3b01      	subs	r3, #1
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	4619      	mov	r1, r3
 8003fba:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d15d      	bne.n	800407c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68da      	ldr	r2, [r3, #12]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0220 	bic.w	r2, r2, #32
 8003fce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	68da      	ldr	r2, [r3, #12]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003fde:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	695a      	ldr	r2, [r3, #20]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f022 0201 	bic.w	r2, r2, #1
 8003fee:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2220      	movs	r2, #32
 8003ff4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004002:	2b01      	cmp	r3, #1
 8004004:	d135      	bne.n	8004072 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	330c      	adds	r3, #12
 8004012:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	e853 3f00 	ldrex	r3, [r3]
 800401a:	613b      	str	r3, [r7, #16]
   return(result);
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	f023 0310 	bic.w	r3, r3, #16
 8004022:	627b      	str	r3, [r7, #36]	; 0x24
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	330c      	adds	r3, #12
 800402a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800402c:	623a      	str	r2, [r7, #32]
 800402e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004030:	69f9      	ldr	r1, [r7, #28]
 8004032:	6a3a      	ldr	r2, [r7, #32]
 8004034:	e841 2300 	strex	r3, r2, [r1]
 8004038:	61bb      	str	r3, [r7, #24]
   return(result);
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d1e5      	bne.n	800400c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0310 	and.w	r3, r3, #16
 800404a:	2b10      	cmp	r3, #16
 800404c:	d10a      	bne.n	8004064 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800404e:	2300      	movs	r3, #0
 8004050:	60fb      	str	r3, [r7, #12]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	60fb      	str	r3, [r7, #12]
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	60fb      	str	r3, [r7, #12]
 8004062:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004068:	4619      	mov	r1, r3
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f7ff fdc0 	bl	8003bf0 <HAL_UARTEx_RxEventCallback>
 8004070:	e002      	b.n	8004078 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f7fc fe16 	bl	8000ca4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004078:	2300      	movs	r3, #0
 800407a:	e002      	b.n	8004082 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800407c:	2300      	movs	r3, #0
 800407e:	e000      	b.n	8004082 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004080:	2302      	movs	r3, #2
  }
}
 8004082:	4618      	mov	r0, r3
 8004084:	3730      	adds	r7, #48	; 0x30
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
	...

0800408c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b084      	sub	sp, #16
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	691b      	ldr	r3, [r3, #16]
 800409a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	68da      	ldr	r2, [r3, #12]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	430a      	orrs	r2, r1
 80040a8:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	689a      	ldr	r2, [r3, #8]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	431a      	orrs	r2, r3
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	695b      	ldr	r3, [r3, #20]
 80040b8:	431a      	orrs	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	4313      	orrs	r3, r2
 80040c0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80040cc:	f023 030c 	bic.w	r3, r3, #12
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	6812      	ldr	r2, [r2, #0]
 80040d4:	68b9      	ldr	r1, [r7, #8]
 80040d6:	430b      	orrs	r3, r1
 80040d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	699a      	ldr	r2, [r3, #24]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	430a      	orrs	r2, r1
 80040ee:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a57      	ldr	r2, [pc, #348]	; (8004254 <UART_SetConfig+0x1c8>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d004      	beq.n	8004104 <UART_SetConfig+0x78>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a56      	ldr	r2, [pc, #344]	; (8004258 <UART_SetConfig+0x1cc>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d103      	bne.n	800410c <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004104:	f7fe f8a8 	bl	8002258 <HAL_RCC_GetPCLK2Freq>
 8004108:	60f8      	str	r0, [r7, #12]
 800410a:	e002      	b.n	8004112 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800410c:	f7fe f882 	bl	8002214 <HAL_RCC_GetPCLK1Freq>
 8004110:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	69db      	ldr	r3, [r3, #28]
 8004116:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800411a:	d14c      	bne.n	80041b6 <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800411c:	68fa      	ldr	r2, [r7, #12]
 800411e:	4613      	mov	r3, r2
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	4413      	add	r3, r2
 8004124:	009a      	lsls	r2, r3, #2
 8004126:	441a      	add	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004132:	4a4a      	ldr	r2, [pc, #296]	; (800425c <UART_SetConfig+0x1d0>)
 8004134:	fba2 2303 	umull	r2, r3, r2, r3
 8004138:	095b      	lsrs	r3, r3, #5
 800413a:	0119      	lsls	r1, r3, #4
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	4613      	mov	r3, r2
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	4413      	add	r3, r2
 8004144:	009a      	lsls	r2, r3, #2
 8004146:	441a      	add	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	005b      	lsls	r3, r3, #1
 800414e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004152:	4b42      	ldr	r3, [pc, #264]	; (800425c <UART_SetConfig+0x1d0>)
 8004154:	fba3 0302 	umull	r0, r3, r3, r2
 8004158:	095b      	lsrs	r3, r3, #5
 800415a:	2064      	movs	r0, #100	; 0x64
 800415c:	fb00 f303 	mul.w	r3, r0, r3
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	00db      	lsls	r3, r3, #3
 8004164:	3332      	adds	r3, #50	; 0x32
 8004166:	4a3d      	ldr	r2, [pc, #244]	; (800425c <UART_SetConfig+0x1d0>)
 8004168:	fba2 2303 	umull	r2, r3, r2, r3
 800416c:	095b      	lsrs	r3, r3, #5
 800416e:	005b      	lsls	r3, r3, #1
 8004170:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004174:	4419      	add	r1, r3
 8004176:	68fa      	ldr	r2, [r7, #12]
 8004178:	4613      	mov	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	4413      	add	r3, r2
 800417e:	009a      	lsls	r2, r3, #2
 8004180:	441a      	add	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	005b      	lsls	r3, r3, #1
 8004188:	fbb2 f2f3 	udiv	r2, r2, r3
 800418c:	4b33      	ldr	r3, [pc, #204]	; (800425c <UART_SetConfig+0x1d0>)
 800418e:	fba3 0302 	umull	r0, r3, r3, r2
 8004192:	095b      	lsrs	r3, r3, #5
 8004194:	2064      	movs	r0, #100	; 0x64
 8004196:	fb00 f303 	mul.w	r3, r0, r3
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	00db      	lsls	r3, r3, #3
 800419e:	3332      	adds	r3, #50	; 0x32
 80041a0:	4a2e      	ldr	r2, [pc, #184]	; (800425c <UART_SetConfig+0x1d0>)
 80041a2:	fba2 2303 	umull	r2, r3, r2, r3
 80041a6:	095b      	lsrs	r3, r3, #5
 80041a8:	f003 0207 	and.w	r2, r3, #7
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	440a      	add	r2, r1
 80041b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80041b4:	e04a      	b.n	800424c <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	4613      	mov	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	4413      	add	r3, r2
 80041be:	009a      	lsls	r2, r3, #2
 80041c0:	441a      	add	r2, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041cc:	4a23      	ldr	r2, [pc, #140]	; (800425c <UART_SetConfig+0x1d0>)
 80041ce:	fba2 2303 	umull	r2, r3, r2, r3
 80041d2:	095b      	lsrs	r3, r3, #5
 80041d4:	0119      	lsls	r1, r3, #4
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	4613      	mov	r3, r2
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	4413      	add	r3, r2
 80041de:	009a      	lsls	r2, r3, #2
 80041e0:	441a      	add	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80041ec:	4b1b      	ldr	r3, [pc, #108]	; (800425c <UART_SetConfig+0x1d0>)
 80041ee:	fba3 0302 	umull	r0, r3, r3, r2
 80041f2:	095b      	lsrs	r3, r3, #5
 80041f4:	2064      	movs	r0, #100	; 0x64
 80041f6:	fb00 f303 	mul.w	r3, r0, r3
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	011b      	lsls	r3, r3, #4
 80041fe:	3332      	adds	r3, #50	; 0x32
 8004200:	4a16      	ldr	r2, [pc, #88]	; (800425c <UART_SetConfig+0x1d0>)
 8004202:	fba2 2303 	umull	r2, r3, r2, r3
 8004206:	095b      	lsrs	r3, r3, #5
 8004208:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800420c:	4419      	add	r1, r3
 800420e:	68fa      	ldr	r2, [r7, #12]
 8004210:	4613      	mov	r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	4413      	add	r3, r2
 8004216:	009a      	lsls	r2, r3, #2
 8004218:	441a      	add	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	fbb2 f2f3 	udiv	r2, r2, r3
 8004224:	4b0d      	ldr	r3, [pc, #52]	; (800425c <UART_SetConfig+0x1d0>)
 8004226:	fba3 0302 	umull	r0, r3, r3, r2
 800422a:	095b      	lsrs	r3, r3, #5
 800422c:	2064      	movs	r0, #100	; 0x64
 800422e:	fb00 f303 	mul.w	r3, r0, r3
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	011b      	lsls	r3, r3, #4
 8004236:	3332      	adds	r3, #50	; 0x32
 8004238:	4a08      	ldr	r2, [pc, #32]	; (800425c <UART_SetConfig+0x1d0>)
 800423a:	fba2 2303 	umull	r2, r3, r2, r3
 800423e:	095b      	lsrs	r3, r3, #5
 8004240:	f003 020f 	and.w	r2, r3, #15
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	440a      	add	r2, r1
 800424a:	609a      	str	r2, [r3, #8]
}
 800424c:	bf00      	nop
 800424e:	3710      	adds	r7, #16
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	40011000 	.word	0x40011000
 8004258:	40011400 	.word	0x40011400
 800425c:	51eb851f 	.word	0x51eb851f

08004260 <sniprintf>:
 8004260:	b40c      	push	{r2, r3}
 8004262:	b530      	push	{r4, r5, lr}
 8004264:	4b17      	ldr	r3, [pc, #92]	; (80042c4 <sniprintf+0x64>)
 8004266:	1e0c      	subs	r4, r1, #0
 8004268:	681d      	ldr	r5, [r3, #0]
 800426a:	b09d      	sub	sp, #116	; 0x74
 800426c:	da08      	bge.n	8004280 <sniprintf+0x20>
 800426e:	238b      	movs	r3, #139	; 0x8b
 8004270:	f04f 30ff 	mov.w	r0, #4294967295
 8004274:	602b      	str	r3, [r5, #0]
 8004276:	b01d      	add	sp, #116	; 0x74
 8004278:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800427c:	b002      	add	sp, #8
 800427e:	4770      	bx	lr
 8004280:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004284:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004288:	bf0c      	ite	eq
 800428a:	4623      	moveq	r3, r4
 800428c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004290:	9304      	str	r3, [sp, #16]
 8004292:	9307      	str	r3, [sp, #28]
 8004294:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004298:	9002      	str	r0, [sp, #8]
 800429a:	9006      	str	r0, [sp, #24]
 800429c:	f8ad 3016 	strh.w	r3, [sp, #22]
 80042a0:	4628      	mov	r0, r5
 80042a2:	ab21      	add	r3, sp, #132	; 0x84
 80042a4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80042a6:	a902      	add	r1, sp, #8
 80042a8:	9301      	str	r3, [sp, #4]
 80042aa:	f000 f9e3 	bl	8004674 <_svfiprintf_r>
 80042ae:	1c43      	adds	r3, r0, #1
 80042b0:	bfbc      	itt	lt
 80042b2:	238b      	movlt	r3, #139	; 0x8b
 80042b4:	602b      	strlt	r3, [r5, #0]
 80042b6:	2c00      	cmp	r4, #0
 80042b8:	d0dd      	beq.n	8004276 <sniprintf+0x16>
 80042ba:	2200      	movs	r2, #0
 80042bc:	9b02      	ldr	r3, [sp, #8]
 80042be:	701a      	strb	r2, [r3, #0]
 80042c0:	e7d9      	b.n	8004276 <sniprintf+0x16>
 80042c2:	bf00      	nop
 80042c4:	2000005c 	.word	0x2000005c

080042c8 <siprintf>:
 80042c8:	b40e      	push	{r1, r2, r3}
 80042ca:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80042ce:	b500      	push	{lr}
 80042d0:	b09c      	sub	sp, #112	; 0x70
 80042d2:	ab1d      	add	r3, sp, #116	; 0x74
 80042d4:	9002      	str	r0, [sp, #8]
 80042d6:	9006      	str	r0, [sp, #24]
 80042d8:	9107      	str	r1, [sp, #28]
 80042da:	9104      	str	r1, [sp, #16]
 80042dc:	4808      	ldr	r0, [pc, #32]	; (8004300 <siprintf+0x38>)
 80042de:	4909      	ldr	r1, [pc, #36]	; (8004304 <siprintf+0x3c>)
 80042e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80042e4:	9105      	str	r1, [sp, #20]
 80042e6:	6800      	ldr	r0, [r0, #0]
 80042e8:	a902      	add	r1, sp, #8
 80042ea:	9301      	str	r3, [sp, #4]
 80042ec:	f000 f9c2 	bl	8004674 <_svfiprintf_r>
 80042f0:	2200      	movs	r2, #0
 80042f2:	9b02      	ldr	r3, [sp, #8]
 80042f4:	701a      	strb	r2, [r3, #0]
 80042f6:	b01c      	add	sp, #112	; 0x70
 80042f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80042fc:	b003      	add	sp, #12
 80042fe:	4770      	bx	lr
 8004300:	2000005c 	.word	0x2000005c
 8004304:	ffff0208 	.word	0xffff0208

08004308 <siscanf>:
 8004308:	b40e      	push	{r1, r2, r3}
 800430a:	f44f 7201 	mov.w	r2, #516	; 0x204
 800430e:	b530      	push	{r4, r5, lr}
 8004310:	b09c      	sub	sp, #112	; 0x70
 8004312:	ac1f      	add	r4, sp, #124	; 0x7c
 8004314:	f854 5b04 	ldr.w	r5, [r4], #4
 8004318:	f8ad 2014 	strh.w	r2, [sp, #20]
 800431c:	9002      	str	r0, [sp, #8]
 800431e:	9006      	str	r0, [sp, #24]
 8004320:	f7fb ff5a 	bl	80001d8 <strlen>
 8004324:	4b0b      	ldr	r3, [pc, #44]	; (8004354 <siscanf+0x4c>)
 8004326:	9003      	str	r0, [sp, #12]
 8004328:	930b      	str	r3, [sp, #44]	; 0x2c
 800432a:	2300      	movs	r3, #0
 800432c:	930f      	str	r3, [sp, #60]	; 0x3c
 800432e:	9314      	str	r3, [sp, #80]	; 0x50
 8004330:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004334:	9007      	str	r0, [sp, #28]
 8004336:	4808      	ldr	r0, [pc, #32]	; (8004358 <siscanf+0x50>)
 8004338:	f8ad 3016 	strh.w	r3, [sp, #22]
 800433c:	462a      	mov	r2, r5
 800433e:	4623      	mov	r3, r4
 8004340:	a902      	add	r1, sp, #8
 8004342:	6800      	ldr	r0, [r0, #0]
 8004344:	9401      	str	r4, [sp, #4]
 8004346:	f000 faed 	bl	8004924 <__ssvfiscanf_r>
 800434a:	b01c      	add	sp, #112	; 0x70
 800434c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004350:	b003      	add	sp, #12
 8004352:	4770      	bx	lr
 8004354:	0800435d 	.word	0x0800435d
 8004358:	2000005c 	.word	0x2000005c

0800435c <__seofread>:
 800435c:	2000      	movs	r0, #0
 800435e:	4770      	bx	lr

08004360 <memset>:
 8004360:	4603      	mov	r3, r0
 8004362:	4402      	add	r2, r0
 8004364:	4293      	cmp	r3, r2
 8004366:	d100      	bne.n	800436a <memset+0xa>
 8004368:	4770      	bx	lr
 800436a:	f803 1b01 	strb.w	r1, [r3], #1
 800436e:	e7f9      	b.n	8004364 <memset+0x4>

08004370 <__errno>:
 8004370:	4b01      	ldr	r3, [pc, #4]	; (8004378 <__errno+0x8>)
 8004372:	6818      	ldr	r0, [r3, #0]
 8004374:	4770      	bx	lr
 8004376:	bf00      	nop
 8004378:	2000005c 	.word	0x2000005c

0800437c <__libc_init_array>:
 800437c:	b570      	push	{r4, r5, r6, lr}
 800437e:	2600      	movs	r6, #0
 8004380:	4d0c      	ldr	r5, [pc, #48]	; (80043b4 <__libc_init_array+0x38>)
 8004382:	4c0d      	ldr	r4, [pc, #52]	; (80043b8 <__libc_init_array+0x3c>)
 8004384:	1b64      	subs	r4, r4, r5
 8004386:	10a4      	asrs	r4, r4, #2
 8004388:	42a6      	cmp	r6, r4
 800438a:	d109      	bne.n	80043a0 <__libc_init_array+0x24>
 800438c:	f001 f906 	bl	800559c <_init>
 8004390:	2600      	movs	r6, #0
 8004392:	4d0a      	ldr	r5, [pc, #40]	; (80043bc <__libc_init_array+0x40>)
 8004394:	4c0a      	ldr	r4, [pc, #40]	; (80043c0 <__libc_init_array+0x44>)
 8004396:	1b64      	subs	r4, r4, r5
 8004398:	10a4      	asrs	r4, r4, #2
 800439a:	42a6      	cmp	r6, r4
 800439c:	d105      	bne.n	80043aa <__libc_init_array+0x2e>
 800439e:	bd70      	pop	{r4, r5, r6, pc}
 80043a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80043a4:	4798      	blx	r3
 80043a6:	3601      	adds	r6, #1
 80043a8:	e7ee      	b.n	8004388 <__libc_init_array+0xc>
 80043aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80043ae:	4798      	blx	r3
 80043b0:	3601      	adds	r6, #1
 80043b2:	e7f2      	b.n	800439a <__libc_init_array+0x1e>
 80043b4:	08005780 	.word	0x08005780
 80043b8:	08005780 	.word	0x08005780
 80043bc:	08005780 	.word	0x08005780
 80043c0:	08005784 	.word	0x08005784

080043c4 <__retarget_lock_acquire_recursive>:
 80043c4:	4770      	bx	lr

080043c6 <__retarget_lock_release_recursive>:
 80043c6:	4770      	bx	lr

080043c8 <strcpy>:
 80043c8:	4603      	mov	r3, r0
 80043ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80043ce:	f803 2b01 	strb.w	r2, [r3], #1
 80043d2:	2a00      	cmp	r2, #0
 80043d4:	d1f9      	bne.n	80043ca <strcpy+0x2>
 80043d6:	4770      	bx	lr

080043d8 <_free_r>:
 80043d8:	b538      	push	{r3, r4, r5, lr}
 80043da:	4605      	mov	r5, r0
 80043dc:	2900      	cmp	r1, #0
 80043de:	d040      	beq.n	8004462 <_free_r+0x8a>
 80043e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043e4:	1f0c      	subs	r4, r1, #4
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	bfb8      	it	lt
 80043ea:	18e4      	addlt	r4, r4, r3
 80043ec:	f000 f8dc 	bl	80045a8 <__malloc_lock>
 80043f0:	4a1c      	ldr	r2, [pc, #112]	; (8004464 <_free_r+0x8c>)
 80043f2:	6813      	ldr	r3, [r2, #0]
 80043f4:	b933      	cbnz	r3, 8004404 <_free_r+0x2c>
 80043f6:	6063      	str	r3, [r4, #4]
 80043f8:	6014      	str	r4, [r2, #0]
 80043fa:	4628      	mov	r0, r5
 80043fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004400:	f000 b8d8 	b.w	80045b4 <__malloc_unlock>
 8004404:	42a3      	cmp	r3, r4
 8004406:	d908      	bls.n	800441a <_free_r+0x42>
 8004408:	6820      	ldr	r0, [r4, #0]
 800440a:	1821      	adds	r1, r4, r0
 800440c:	428b      	cmp	r3, r1
 800440e:	bf01      	itttt	eq
 8004410:	6819      	ldreq	r1, [r3, #0]
 8004412:	685b      	ldreq	r3, [r3, #4]
 8004414:	1809      	addeq	r1, r1, r0
 8004416:	6021      	streq	r1, [r4, #0]
 8004418:	e7ed      	b.n	80043f6 <_free_r+0x1e>
 800441a:	461a      	mov	r2, r3
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	b10b      	cbz	r3, 8004424 <_free_r+0x4c>
 8004420:	42a3      	cmp	r3, r4
 8004422:	d9fa      	bls.n	800441a <_free_r+0x42>
 8004424:	6811      	ldr	r1, [r2, #0]
 8004426:	1850      	adds	r0, r2, r1
 8004428:	42a0      	cmp	r0, r4
 800442a:	d10b      	bne.n	8004444 <_free_r+0x6c>
 800442c:	6820      	ldr	r0, [r4, #0]
 800442e:	4401      	add	r1, r0
 8004430:	1850      	adds	r0, r2, r1
 8004432:	4283      	cmp	r3, r0
 8004434:	6011      	str	r1, [r2, #0]
 8004436:	d1e0      	bne.n	80043fa <_free_r+0x22>
 8004438:	6818      	ldr	r0, [r3, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	4408      	add	r0, r1
 800443e:	6010      	str	r0, [r2, #0]
 8004440:	6053      	str	r3, [r2, #4]
 8004442:	e7da      	b.n	80043fa <_free_r+0x22>
 8004444:	d902      	bls.n	800444c <_free_r+0x74>
 8004446:	230c      	movs	r3, #12
 8004448:	602b      	str	r3, [r5, #0]
 800444a:	e7d6      	b.n	80043fa <_free_r+0x22>
 800444c:	6820      	ldr	r0, [r4, #0]
 800444e:	1821      	adds	r1, r4, r0
 8004450:	428b      	cmp	r3, r1
 8004452:	bf01      	itttt	eq
 8004454:	6819      	ldreq	r1, [r3, #0]
 8004456:	685b      	ldreq	r3, [r3, #4]
 8004458:	1809      	addeq	r1, r1, r0
 800445a:	6021      	streq	r1, [r4, #0]
 800445c:	6063      	str	r3, [r4, #4]
 800445e:	6054      	str	r4, [r2, #4]
 8004460:	e7cb      	b.n	80043fa <_free_r+0x22>
 8004462:	bd38      	pop	{r3, r4, r5, pc}
 8004464:	20000324 	.word	0x20000324

08004468 <sbrk_aligned>:
 8004468:	b570      	push	{r4, r5, r6, lr}
 800446a:	4e0e      	ldr	r6, [pc, #56]	; (80044a4 <sbrk_aligned+0x3c>)
 800446c:	460c      	mov	r4, r1
 800446e:	6831      	ldr	r1, [r6, #0]
 8004470:	4605      	mov	r5, r0
 8004472:	b911      	cbnz	r1, 800447a <sbrk_aligned+0x12>
 8004474:	f000 ff3a 	bl	80052ec <_sbrk_r>
 8004478:	6030      	str	r0, [r6, #0]
 800447a:	4621      	mov	r1, r4
 800447c:	4628      	mov	r0, r5
 800447e:	f000 ff35 	bl	80052ec <_sbrk_r>
 8004482:	1c43      	adds	r3, r0, #1
 8004484:	d00a      	beq.n	800449c <sbrk_aligned+0x34>
 8004486:	1cc4      	adds	r4, r0, #3
 8004488:	f024 0403 	bic.w	r4, r4, #3
 800448c:	42a0      	cmp	r0, r4
 800448e:	d007      	beq.n	80044a0 <sbrk_aligned+0x38>
 8004490:	1a21      	subs	r1, r4, r0
 8004492:	4628      	mov	r0, r5
 8004494:	f000 ff2a 	bl	80052ec <_sbrk_r>
 8004498:	3001      	adds	r0, #1
 800449a:	d101      	bne.n	80044a0 <sbrk_aligned+0x38>
 800449c:	f04f 34ff 	mov.w	r4, #4294967295
 80044a0:	4620      	mov	r0, r4
 80044a2:	bd70      	pop	{r4, r5, r6, pc}
 80044a4:	20000328 	.word	0x20000328

080044a8 <_malloc_r>:
 80044a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044ac:	1ccd      	adds	r5, r1, #3
 80044ae:	f025 0503 	bic.w	r5, r5, #3
 80044b2:	3508      	adds	r5, #8
 80044b4:	2d0c      	cmp	r5, #12
 80044b6:	bf38      	it	cc
 80044b8:	250c      	movcc	r5, #12
 80044ba:	2d00      	cmp	r5, #0
 80044bc:	4607      	mov	r7, r0
 80044be:	db01      	blt.n	80044c4 <_malloc_r+0x1c>
 80044c0:	42a9      	cmp	r1, r5
 80044c2:	d905      	bls.n	80044d0 <_malloc_r+0x28>
 80044c4:	230c      	movs	r3, #12
 80044c6:	2600      	movs	r6, #0
 80044c8:	603b      	str	r3, [r7, #0]
 80044ca:	4630      	mov	r0, r6
 80044cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80044d0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80045a4 <_malloc_r+0xfc>
 80044d4:	f000 f868 	bl	80045a8 <__malloc_lock>
 80044d8:	f8d8 3000 	ldr.w	r3, [r8]
 80044dc:	461c      	mov	r4, r3
 80044de:	bb5c      	cbnz	r4, 8004538 <_malloc_r+0x90>
 80044e0:	4629      	mov	r1, r5
 80044e2:	4638      	mov	r0, r7
 80044e4:	f7ff ffc0 	bl	8004468 <sbrk_aligned>
 80044e8:	1c43      	adds	r3, r0, #1
 80044ea:	4604      	mov	r4, r0
 80044ec:	d155      	bne.n	800459a <_malloc_r+0xf2>
 80044ee:	f8d8 4000 	ldr.w	r4, [r8]
 80044f2:	4626      	mov	r6, r4
 80044f4:	2e00      	cmp	r6, #0
 80044f6:	d145      	bne.n	8004584 <_malloc_r+0xdc>
 80044f8:	2c00      	cmp	r4, #0
 80044fa:	d048      	beq.n	800458e <_malloc_r+0xe6>
 80044fc:	6823      	ldr	r3, [r4, #0]
 80044fe:	4631      	mov	r1, r6
 8004500:	4638      	mov	r0, r7
 8004502:	eb04 0903 	add.w	r9, r4, r3
 8004506:	f000 fef1 	bl	80052ec <_sbrk_r>
 800450a:	4581      	cmp	r9, r0
 800450c:	d13f      	bne.n	800458e <_malloc_r+0xe6>
 800450e:	6821      	ldr	r1, [r4, #0]
 8004510:	4638      	mov	r0, r7
 8004512:	1a6d      	subs	r5, r5, r1
 8004514:	4629      	mov	r1, r5
 8004516:	f7ff ffa7 	bl	8004468 <sbrk_aligned>
 800451a:	3001      	adds	r0, #1
 800451c:	d037      	beq.n	800458e <_malloc_r+0xe6>
 800451e:	6823      	ldr	r3, [r4, #0]
 8004520:	442b      	add	r3, r5
 8004522:	6023      	str	r3, [r4, #0]
 8004524:	f8d8 3000 	ldr.w	r3, [r8]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d038      	beq.n	800459e <_malloc_r+0xf6>
 800452c:	685a      	ldr	r2, [r3, #4]
 800452e:	42a2      	cmp	r2, r4
 8004530:	d12b      	bne.n	800458a <_malloc_r+0xe2>
 8004532:	2200      	movs	r2, #0
 8004534:	605a      	str	r2, [r3, #4]
 8004536:	e00f      	b.n	8004558 <_malloc_r+0xb0>
 8004538:	6822      	ldr	r2, [r4, #0]
 800453a:	1b52      	subs	r2, r2, r5
 800453c:	d41f      	bmi.n	800457e <_malloc_r+0xd6>
 800453e:	2a0b      	cmp	r2, #11
 8004540:	d917      	bls.n	8004572 <_malloc_r+0xca>
 8004542:	1961      	adds	r1, r4, r5
 8004544:	42a3      	cmp	r3, r4
 8004546:	6025      	str	r5, [r4, #0]
 8004548:	bf18      	it	ne
 800454a:	6059      	strne	r1, [r3, #4]
 800454c:	6863      	ldr	r3, [r4, #4]
 800454e:	bf08      	it	eq
 8004550:	f8c8 1000 	streq.w	r1, [r8]
 8004554:	5162      	str	r2, [r4, r5]
 8004556:	604b      	str	r3, [r1, #4]
 8004558:	4638      	mov	r0, r7
 800455a:	f104 060b 	add.w	r6, r4, #11
 800455e:	f000 f829 	bl	80045b4 <__malloc_unlock>
 8004562:	f026 0607 	bic.w	r6, r6, #7
 8004566:	1d23      	adds	r3, r4, #4
 8004568:	1af2      	subs	r2, r6, r3
 800456a:	d0ae      	beq.n	80044ca <_malloc_r+0x22>
 800456c:	1b9b      	subs	r3, r3, r6
 800456e:	50a3      	str	r3, [r4, r2]
 8004570:	e7ab      	b.n	80044ca <_malloc_r+0x22>
 8004572:	42a3      	cmp	r3, r4
 8004574:	6862      	ldr	r2, [r4, #4]
 8004576:	d1dd      	bne.n	8004534 <_malloc_r+0x8c>
 8004578:	f8c8 2000 	str.w	r2, [r8]
 800457c:	e7ec      	b.n	8004558 <_malloc_r+0xb0>
 800457e:	4623      	mov	r3, r4
 8004580:	6864      	ldr	r4, [r4, #4]
 8004582:	e7ac      	b.n	80044de <_malloc_r+0x36>
 8004584:	4634      	mov	r4, r6
 8004586:	6876      	ldr	r6, [r6, #4]
 8004588:	e7b4      	b.n	80044f4 <_malloc_r+0x4c>
 800458a:	4613      	mov	r3, r2
 800458c:	e7cc      	b.n	8004528 <_malloc_r+0x80>
 800458e:	230c      	movs	r3, #12
 8004590:	4638      	mov	r0, r7
 8004592:	603b      	str	r3, [r7, #0]
 8004594:	f000 f80e 	bl	80045b4 <__malloc_unlock>
 8004598:	e797      	b.n	80044ca <_malloc_r+0x22>
 800459a:	6025      	str	r5, [r4, #0]
 800459c:	e7dc      	b.n	8004558 <_malloc_r+0xb0>
 800459e:	605b      	str	r3, [r3, #4]
 80045a0:	deff      	udf	#255	; 0xff
 80045a2:	bf00      	nop
 80045a4:	20000324 	.word	0x20000324

080045a8 <__malloc_lock>:
 80045a8:	4801      	ldr	r0, [pc, #4]	; (80045b0 <__malloc_lock+0x8>)
 80045aa:	f7ff bf0b 	b.w	80043c4 <__retarget_lock_acquire_recursive>
 80045ae:	bf00      	nop
 80045b0:	20000320 	.word	0x20000320

080045b4 <__malloc_unlock>:
 80045b4:	4801      	ldr	r0, [pc, #4]	; (80045bc <__malloc_unlock+0x8>)
 80045b6:	f7ff bf06 	b.w	80043c6 <__retarget_lock_release_recursive>
 80045ba:	bf00      	nop
 80045bc:	20000320 	.word	0x20000320

080045c0 <__ssputs_r>:
 80045c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045c4:	461f      	mov	r7, r3
 80045c6:	688e      	ldr	r6, [r1, #8]
 80045c8:	4682      	mov	sl, r0
 80045ca:	42be      	cmp	r6, r7
 80045cc:	460c      	mov	r4, r1
 80045ce:	4690      	mov	r8, r2
 80045d0:	680b      	ldr	r3, [r1, #0]
 80045d2:	d82c      	bhi.n	800462e <__ssputs_r+0x6e>
 80045d4:	898a      	ldrh	r2, [r1, #12]
 80045d6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80045da:	d026      	beq.n	800462a <__ssputs_r+0x6a>
 80045dc:	6965      	ldr	r5, [r4, #20]
 80045de:	6909      	ldr	r1, [r1, #16]
 80045e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80045e4:	eba3 0901 	sub.w	r9, r3, r1
 80045e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80045ec:	1c7b      	adds	r3, r7, #1
 80045ee:	444b      	add	r3, r9
 80045f0:	106d      	asrs	r5, r5, #1
 80045f2:	429d      	cmp	r5, r3
 80045f4:	bf38      	it	cc
 80045f6:	461d      	movcc	r5, r3
 80045f8:	0553      	lsls	r3, r2, #21
 80045fa:	d527      	bpl.n	800464c <__ssputs_r+0x8c>
 80045fc:	4629      	mov	r1, r5
 80045fe:	f7ff ff53 	bl	80044a8 <_malloc_r>
 8004602:	4606      	mov	r6, r0
 8004604:	b360      	cbz	r0, 8004660 <__ssputs_r+0xa0>
 8004606:	464a      	mov	r2, r9
 8004608:	6921      	ldr	r1, [r4, #16]
 800460a:	f000 fe8d 	bl	8005328 <memcpy>
 800460e:	89a3      	ldrh	r3, [r4, #12]
 8004610:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004614:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004618:	81a3      	strh	r3, [r4, #12]
 800461a:	6126      	str	r6, [r4, #16]
 800461c:	444e      	add	r6, r9
 800461e:	6026      	str	r6, [r4, #0]
 8004620:	463e      	mov	r6, r7
 8004622:	6165      	str	r5, [r4, #20]
 8004624:	eba5 0509 	sub.w	r5, r5, r9
 8004628:	60a5      	str	r5, [r4, #8]
 800462a:	42be      	cmp	r6, r7
 800462c:	d900      	bls.n	8004630 <__ssputs_r+0x70>
 800462e:	463e      	mov	r6, r7
 8004630:	4632      	mov	r2, r6
 8004632:	4641      	mov	r1, r8
 8004634:	6820      	ldr	r0, [r4, #0]
 8004636:	f000 fe3e 	bl	80052b6 <memmove>
 800463a:	2000      	movs	r0, #0
 800463c:	68a3      	ldr	r3, [r4, #8]
 800463e:	1b9b      	subs	r3, r3, r6
 8004640:	60a3      	str	r3, [r4, #8]
 8004642:	6823      	ldr	r3, [r4, #0]
 8004644:	4433      	add	r3, r6
 8004646:	6023      	str	r3, [r4, #0]
 8004648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800464c:	462a      	mov	r2, r5
 800464e:	f000 fe79 	bl	8005344 <_realloc_r>
 8004652:	4606      	mov	r6, r0
 8004654:	2800      	cmp	r0, #0
 8004656:	d1e0      	bne.n	800461a <__ssputs_r+0x5a>
 8004658:	4650      	mov	r0, sl
 800465a:	6921      	ldr	r1, [r4, #16]
 800465c:	f7ff febc 	bl	80043d8 <_free_r>
 8004660:	230c      	movs	r3, #12
 8004662:	f8ca 3000 	str.w	r3, [sl]
 8004666:	89a3      	ldrh	r3, [r4, #12]
 8004668:	f04f 30ff 	mov.w	r0, #4294967295
 800466c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004670:	81a3      	strh	r3, [r4, #12]
 8004672:	e7e9      	b.n	8004648 <__ssputs_r+0x88>

08004674 <_svfiprintf_r>:
 8004674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004678:	4698      	mov	r8, r3
 800467a:	898b      	ldrh	r3, [r1, #12]
 800467c:	4607      	mov	r7, r0
 800467e:	061b      	lsls	r3, r3, #24
 8004680:	460d      	mov	r5, r1
 8004682:	4614      	mov	r4, r2
 8004684:	b09d      	sub	sp, #116	; 0x74
 8004686:	d50e      	bpl.n	80046a6 <_svfiprintf_r+0x32>
 8004688:	690b      	ldr	r3, [r1, #16]
 800468a:	b963      	cbnz	r3, 80046a6 <_svfiprintf_r+0x32>
 800468c:	2140      	movs	r1, #64	; 0x40
 800468e:	f7ff ff0b 	bl	80044a8 <_malloc_r>
 8004692:	6028      	str	r0, [r5, #0]
 8004694:	6128      	str	r0, [r5, #16]
 8004696:	b920      	cbnz	r0, 80046a2 <_svfiprintf_r+0x2e>
 8004698:	230c      	movs	r3, #12
 800469a:	603b      	str	r3, [r7, #0]
 800469c:	f04f 30ff 	mov.w	r0, #4294967295
 80046a0:	e0d0      	b.n	8004844 <_svfiprintf_r+0x1d0>
 80046a2:	2340      	movs	r3, #64	; 0x40
 80046a4:	616b      	str	r3, [r5, #20]
 80046a6:	2300      	movs	r3, #0
 80046a8:	9309      	str	r3, [sp, #36]	; 0x24
 80046aa:	2320      	movs	r3, #32
 80046ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80046b0:	2330      	movs	r3, #48	; 0x30
 80046b2:	f04f 0901 	mov.w	r9, #1
 80046b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80046ba:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800485c <_svfiprintf_r+0x1e8>
 80046be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80046c2:	4623      	mov	r3, r4
 80046c4:	469a      	mov	sl, r3
 80046c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80046ca:	b10a      	cbz	r2, 80046d0 <_svfiprintf_r+0x5c>
 80046cc:	2a25      	cmp	r2, #37	; 0x25
 80046ce:	d1f9      	bne.n	80046c4 <_svfiprintf_r+0x50>
 80046d0:	ebba 0b04 	subs.w	fp, sl, r4
 80046d4:	d00b      	beq.n	80046ee <_svfiprintf_r+0x7a>
 80046d6:	465b      	mov	r3, fp
 80046d8:	4622      	mov	r2, r4
 80046da:	4629      	mov	r1, r5
 80046dc:	4638      	mov	r0, r7
 80046de:	f7ff ff6f 	bl	80045c0 <__ssputs_r>
 80046e2:	3001      	adds	r0, #1
 80046e4:	f000 80a9 	beq.w	800483a <_svfiprintf_r+0x1c6>
 80046e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80046ea:	445a      	add	r2, fp
 80046ec:	9209      	str	r2, [sp, #36]	; 0x24
 80046ee:	f89a 3000 	ldrb.w	r3, [sl]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	f000 80a1 	beq.w	800483a <_svfiprintf_r+0x1c6>
 80046f8:	2300      	movs	r3, #0
 80046fa:	f04f 32ff 	mov.w	r2, #4294967295
 80046fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004702:	f10a 0a01 	add.w	sl, sl, #1
 8004706:	9304      	str	r3, [sp, #16]
 8004708:	9307      	str	r3, [sp, #28]
 800470a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800470e:	931a      	str	r3, [sp, #104]	; 0x68
 8004710:	4654      	mov	r4, sl
 8004712:	2205      	movs	r2, #5
 8004714:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004718:	4850      	ldr	r0, [pc, #320]	; (800485c <_svfiprintf_r+0x1e8>)
 800471a:	f000 fdf7 	bl	800530c <memchr>
 800471e:	9a04      	ldr	r2, [sp, #16]
 8004720:	b9d8      	cbnz	r0, 800475a <_svfiprintf_r+0xe6>
 8004722:	06d0      	lsls	r0, r2, #27
 8004724:	bf44      	itt	mi
 8004726:	2320      	movmi	r3, #32
 8004728:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800472c:	0711      	lsls	r1, r2, #28
 800472e:	bf44      	itt	mi
 8004730:	232b      	movmi	r3, #43	; 0x2b
 8004732:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004736:	f89a 3000 	ldrb.w	r3, [sl]
 800473a:	2b2a      	cmp	r3, #42	; 0x2a
 800473c:	d015      	beq.n	800476a <_svfiprintf_r+0xf6>
 800473e:	4654      	mov	r4, sl
 8004740:	2000      	movs	r0, #0
 8004742:	f04f 0c0a 	mov.w	ip, #10
 8004746:	9a07      	ldr	r2, [sp, #28]
 8004748:	4621      	mov	r1, r4
 800474a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800474e:	3b30      	subs	r3, #48	; 0x30
 8004750:	2b09      	cmp	r3, #9
 8004752:	d94d      	bls.n	80047f0 <_svfiprintf_r+0x17c>
 8004754:	b1b0      	cbz	r0, 8004784 <_svfiprintf_r+0x110>
 8004756:	9207      	str	r2, [sp, #28]
 8004758:	e014      	b.n	8004784 <_svfiprintf_r+0x110>
 800475a:	eba0 0308 	sub.w	r3, r0, r8
 800475e:	fa09 f303 	lsl.w	r3, r9, r3
 8004762:	4313      	orrs	r3, r2
 8004764:	46a2      	mov	sl, r4
 8004766:	9304      	str	r3, [sp, #16]
 8004768:	e7d2      	b.n	8004710 <_svfiprintf_r+0x9c>
 800476a:	9b03      	ldr	r3, [sp, #12]
 800476c:	1d19      	adds	r1, r3, #4
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	9103      	str	r1, [sp, #12]
 8004772:	2b00      	cmp	r3, #0
 8004774:	bfbb      	ittet	lt
 8004776:	425b      	neglt	r3, r3
 8004778:	f042 0202 	orrlt.w	r2, r2, #2
 800477c:	9307      	strge	r3, [sp, #28]
 800477e:	9307      	strlt	r3, [sp, #28]
 8004780:	bfb8      	it	lt
 8004782:	9204      	strlt	r2, [sp, #16]
 8004784:	7823      	ldrb	r3, [r4, #0]
 8004786:	2b2e      	cmp	r3, #46	; 0x2e
 8004788:	d10c      	bne.n	80047a4 <_svfiprintf_r+0x130>
 800478a:	7863      	ldrb	r3, [r4, #1]
 800478c:	2b2a      	cmp	r3, #42	; 0x2a
 800478e:	d134      	bne.n	80047fa <_svfiprintf_r+0x186>
 8004790:	9b03      	ldr	r3, [sp, #12]
 8004792:	3402      	adds	r4, #2
 8004794:	1d1a      	adds	r2, r3, #4
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	9203      	str	r2, [sp, #12]
 800479a:	2b00      	cmp	r3, #0
 800479c:	bfb8      	it	lt
 800479e:	f04f 33ff 	movlt.w	r3, #4294967295
 80047a2:	9305      	str	r3, [sp, #20]
 80047a4:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8004860 <_svfiprintf_r+0x1ec>
 80047a8:	2203      	movs	r2, #3
 80047aa:	4650      	mov	r0, sl
 80047ac:	7821      	ldrb	r1, [r4, #0]
 80047ae:	f000 fdad 	bl	800530c <memchr>
 80047b2:	b138      	cbz	r0, 80047c4 <_svfiprintf_r+0x150>
 80047b4:	2240      	movs	r2, #64	; 0x40
 80047b6:	9b04      	ldr	r3, [sp, #16]
 80047b8:	eba0 000a 	sub.w	r0, r0, sl
 80047bc:	4082      	lsls	r2, r0
 80047be:	4313      	orrs	r3, r2
 80047c0:	3401      	adds	r4, #1
 80047c2:	9304      	str	r3, [sp, #16]
 80047c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047c8:	2206      	movs	r2, #6
 80047ca:	4826      	ldr	r0, [pc, #152]	; (8004864 <_svfiprintf_r+0x1f0>)
 80047cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80047d0:	f000 fd9c 	bl	800530c <memchr>
 80047d4:	2800      	cmp	r0, #0
 80047d6:	d038      	beq.n	800484a <_svfiprintf_r+0x1d6>
 80047d8:	4b23      	ldr	r3, [pc, #140]	; (8004868 <_svfiprintf_r+0x1f4>)
 80047da:	bb1b      	cbnz	r3, 8004824 <_svfiprintf_r+0x1b0>
 80047dc:	9b03      	ldr	r3, [sp, #12]
 80047de:	3307      	adds	r3, #7
 80047e0:	f023 0307 	bic.w	r3, r3, #7
 80047e4:	3308      	adds	r3, #8
 80047e6:	9303      	str	r3, [sp, #12]
 80047e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047ea:	4433      	add	r3, r6
 80047ec:	9309      	str	r3, [sp, #36]	; 0x24
 80047ee:	e768      	b.n	80046c2 <_svfiprintf_r+0x4e>
 80047f0:	460c      	mov	r4, r1
 80047f2:	2001      	movs	r0, #1
 80047f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80047f8:	e7a6      	b.n	8004748 <_svfiprintf_r+0xd4>
 80047fa:	2300      	movs	r3, #0
 80047fc:	f04f 0c0a 	mov.w	ip, #10
 8004800:	4619      	mov	r1, r3
 8004802:	3401      	adds	r4, #1
 8004804:	9305      	str	r3, [sp, #20]
 8004806:	4620      	mov	r0, r4
 8004808:	f810 2b01 	ldrb.w	r2, [r0], #1
 800480c:	3a30      	subs	r2, #48	; 0x30
 800480e:	2a09      	cmp	r2, #9
 8004810:	d903      	bls.n	800481a <_svfiprintf_r+0x1a6>
 8004812:	2b00      	cmp	r3, #0
 8004814:	d0c6      	beq.n	80047a4 <_svfiprintf_r+0x130>
 8004816:	9105      	str	r1, [sp, #20]
 8004818:	e7c4      	b.n	80047a4 <_svfiprintf_r+0x130>
 800481a:	4604      	mov	r4, r0
 800481c:	2301      	movs	r3, #1
 800481e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004822:	e7f0      	b.n	8004806 <_svfiprintf_r+0x192>
 8004824:	ab03      	add	r3, sp, #12
 8004826:	9300      	str	r3, [sp, #0]
 8004828:	462a      	mov	r2, r5
 800482a:	4638      	mov	r0, r7
 800482c:	4b0f      	ldr	r3, [pc, #60]	; (800486c <_svfiprintf_r+0x1f8>)
 800482e:	a904      	add	r1, sp, #16
 8004830:	f3af 8000 	nop.w
 8004834:	1c42      	adds	r2, r0, #1
 8004836:	4606      	mov	r6, r0
 8004838:	d1d6      	bne.n	80047e8 <_svfiprintf_r+0x174>
 800483a:	89ab      	ldrh	r3, [r5, #12]
 800483c:	065b      	lsls	r3, r3, #25
 800483e:	f53f af2d 	bmi.w	800469c <_svfiprintf_r+0x28>
 8004842:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004844:	b01d      	add	sp, #116	; 0x74
 8004846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800484a:	ab03      	add	r3, sp, #12
 800484c:	9300      	str	r3, [sp, #0]
 800484e:	462a      	mov	r2, r5
 8004850:	4638      	mov	r0, r7
 8004852:	4b06      	ldr	r3, [pc, #24]	; (800486c <_svfiprintf_r+0x1f8>)
 8004854:	a904      	add	r1, sp, #16
 8004856:	f000 fa4f 	bl	8004cf8 <_printf_i>
 800485a:	e7eb      	b.n	8004834 <_svfiprintf_r+0x1c0>
 800485c:	08005628 	.word	0x08005628
 8004860:	0800562e 	.word	0x0800562e
 8004864:	08005632 	.word	0x08005632
 8004868:	00000000 	.word	0x00000000
 800486c:	080045c1 	.word	0x080045c1

08004870 <_sungetc_r>:
 8004870:	b538      	push	{r3, r4, r5, lr}
 8004872:	1c4b      	adds	r3, r1, #1
 8004874:	4614      	mov	r4, r2
 8004876:	d103      	bne.n	8004880 <_sungetc_r+0x10>
 8004878:	f04f 35ff 	mov.w	r5, #4294967295
 800487c:	4628      	mov	r0, r5
 800487e:	bd38      	pop	{r3, r4, r5, pc}
 8004880:	8993      	ldrh	r3, [r2, #12]
 8004882:	b2cd      	uxtb	r5, r1
 8004884:	f023 0320 	bic.w	r3, r3, #32
 8004888:	8193      	strh	r3, [r2, #12]
 800488a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800488c:	6852      	ldr	r2, [r2, #4]
 800488e:	b18b      	cbz	r3, 80048b4 <_sungetc_r+0x44>
 8004890:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004892:	4293      	cmp	r3, r2
 8004894:	dd08      	ble.n	80048a8 <_sungetc_r+0x38>
 8004896:	6823      	ldr	r3, [r4, #0]
 8004898:	1e5a      	subs	r2, r3, #1
 800489a:	6022      	str	r2, [r4, #0]
 800489c:	f803 5c01 	strb.w	r5, [r3, #-1]
 80048a0:	6863      	ldr	r3, [r4, #4]
 80048a2:	3301      	adds	r3, #1
 80048a4:	6063      	str	r3, [r4, #4]
 80048a6:	e7e9      	b.n	800487c <_sungetc_r+0xc>
 80048a8:	4621      	mov	r1, r4
 80048aa:	f000 fccc 	bl	8005246 <__submore>
 80048ae:	2800      	cmp	r0, #0
 80048b0:	d0f1      	beq.n	8004896 <_sungetc_r+0x26>
 80048b2:	e7e1      	b.n	8004878 <_sungetc_r+0x8>
 80048b4:	6921      	ldr	r1, [r4, #16]
 80048b6:	6823      	ldr	r3, [r4, #0]
 80048b8:	b151      	cbz	r1, 80048d0 <_sungetc_r+0x60>
 80048ba:	4299      	cmp	r1, r3
 80048bc:	d208      	bcs.n	80048d0 <_sungetc_r+0x60>
 80048be:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80048c2:	42a9      	cmp	r1, r5
 80048c4:	d104      	bne.n	80048d0 <_sungetc_r+0x60>
 80048c6:	3b01      	subs	r3, #1
 80048c8:	3201      	adds	r2, #1
 80048ca:	6023      	str	r3, [r4, #0]
 80048cc:	6062      	str	r2, [r4, #4]
 80048ce:	e7d5      	b.n	800487c <_sungetc_r+0xc>
 80048d0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80048d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80048d8:	6363      	str	r3, [r4, #52]	; 0x34
 80048da:	2303      	movs	r3, #3
 80048dc:	63a3      	str	r3, [r4, #56]	; 0x38
 80048de:	4623      	mov	r3, r4
 80048e0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80048e4:	6023      	str	r3, [r4, #0]
 80048e6:	2301      	movs	r3, #1
 80048e8:	e7dc      	b.n	80048a4 <_sungetc_r+0x34>

080048ea <__ssrefill_r>:
 80048ea:	b510      	push	{r4, lr}
 80048ec:	460c      	mov	r4, r1
 80048ee:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80048f0:	b169      	cbz	r1, 800490e <__ssrefill_r+0x24>
 80048f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80048f6:	4299      	cmp	r1, r3
 80048f8:	d001      	beq.n	80048fe <__ssrefill_r+0x14>
 80048fa:	f7ff fd6d 	bl	80043d8 <_free_r>
 80048fe:	2000      	movs	r0, #0
 8004900:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004902:	6360      	str	r0, [r4, #52]	; 0x34
 8004904:	6063      	str	r3, [r4, #4]
 8004906:	b113      	cbz	r3, 800490e <__ssrefill_r+0x24>
 8004908:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800490a:	6023      	str	r3, [r4, #0]
 800490c:	bd10      	pop	{r4, pc}
 800490e:	6923      	ldr	r3, [r4, #16]
 8004910:	f04f 30ff 	mov.w	r0, #4294967295
 8004914:	6023      	str	r3, [r4, #0]
 8004916:	2300      	movs	r3, #0
 8004918:	6063      	str	r3, [r4, #4]
 800491a:	89a3      	ldrh	r3, [r4, #12]
 800491c:	f043 0320 	orr.w	r3, r3, #32
 8004920:	81a3      	strh	r3, [r4, #12]
 8004922:	e7f3      	b.n	800490c <__ssrefill_r+0x22>

08004924 <__ssvfiscanf_r>:
 8004924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004928:	460c      	mov	r4, r1
 800492a:	2100      	movs	r1, #0
 800492c:	4606      	mov	r6, r0
 800492e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8004932:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8004936:	49a6      	ldr	r1, [pc, #664]	; (8004bd0 <__ssvfiscanf_r+0x2ac>)
 8004938:	f10d 0804 	add.w	r8, sp, #4
 800493c:	91a0      	str	r1, [sp, #640]	; 0x280
 800493e:	49a5      	ldr	r1, [pc, #660]	; (8004bd4 <__ssvfiscanf_r+0x2b0>)
 8004940:	4fa5      	ldr	r7, [pc, #660]	; (8004bd8 <__ssvfiscanf_r+0x2b4>)
 8004942:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8004bdc <__ssvfiscanf_r+0x2b8>
 8004946:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800494a:	91a1      	str	r1, [sp, #644]	; 0x284
 800494c:	9300      	str	r3, [sp, #0]
 800494e:	7813      	ldrb	r3, [r2, #0]
 8004950:	2b00      	cmp	r3, #0
 8004952:	f000 815a 	beq.w	8004c0a <__ssvfiscanf_r+0x2e6>
 8004956:	5cf9      	ldrb	r1, [r7, r3]
 8004958:	1c55      	adds	r5, r2, #1
 800495a:	f011 0108 	ands.w	r1, r1, #8
 800495e:	d019      	beq.n	8004994 <__ssvfiscanf_r+0x70>
 8004960:	6863      	ldr	r3, [r4, #4]
 8004962:	2b00      	cmp	r3, #0
 8004964:	dd0f      	ble.n	8004986 <__ssvfiscanf_r+0x62>
 8004966:	6823      	ldr	r3, [r4, #0]
 8004968:	781a      	ldrb	r2, [r3, #0]
 800496a:	5cba      	ldrb	r2, [r7, r2]
 800496c:	0712      	lsls	r2, r2, #28
 800496e:	d401      	bmi.n	8004974 <__ssvfiscanf_r+0x50>
 8004970:	462a      	mov	r2, r5
 8004972:	e7ec      	b.n	800494e <__ssvfiscanf_r+0x2a>
 8004974:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004976:	3301      	adds	r3, #1
 8004978:	3201      	adds	r2, #1
 800497a:	9245      	str	r2, [sp, #276]	; 0x114
 800497c:	6862      	ldr	r2, [r4, #4]
 800497e:	6023      	str	r3, [r4, #0]
 8004980:	3a01      	subs	r2, #1
 8004982:	6062      	str	r2, [r4, #4]
 8004984:	e7ec      	b.n	8004960 <__ssvfiscanf_r+0x3c>
 8004986:	4621      	mov	r1, r4
 8004988:	4630      	mov	r0, r6
 800498a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800498c:	4798      	blx	r3
 800498e:	2800      	cmp	r0, #0
 8004990:	d0e9      	beq.n	8004966 <__ssvfiscanf_r+0x42>
 8004992:	e7ed      	b.n	8004970 <__ssvfiscanf_r+0x4c>
 8004994:	2b25      	cmp	r3, #37	; 0x25
 8004996:	d012      	beq.n	80049be <__ssvfiscanf_r+0x9a>
 8004998:	469a      	mov	sl, r3
 800499a:	6863      	ldr	r3, [r4, #4]
 800499c:	2b00      	cmp	r3, #0
 800499e:	f340 8092 	ble.w	8004ac6 <__ssvfiscanf_r+0x1a2>
 80049a2:	6822      	ldr	r2, [r4, #0]
 80049a4:	7813      	ldrb	r3, [r2, #0]
 80049a6:	4553      	cmp	r3, sl
 80049a8:	f040 812f 	bne.w	8004c0a <__ssvfiscanf_r+0x2e6>
 80049ac:	6863      	ldr	r3, [r4, #4]
 80049ae:	3201      	adds	r2, #1
 80049b0:	3b01      	subs	r3, #1
 80049b2:	6063      	str	r3, [r4, #4]
 80049b4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80049b6:	6022      	str	r2, [r4, #0]
 80049b8:	3301      	adds	r3, #1
 80049ba:	9345      	str	r3, [sp, #276]	; 0x114
 80049bc:	e7d8      	b.n	8004970 <__ssvfiscanf_r+0x4c>
 80049be:	9141      	str	r1, [sp, #260]	; 0x104
 80049c0:	9143      	str	r1, [sp, #268]	; 0x10c
 80049c2:	7853      	ldrb	r3, [r2, #1]
 80049c4:	2b2a      	cmp	r3, #42	; 0x2a
 80049c6:	bf04      	itt	eq
 80049c8:	2310      	moveq	r3, #16
 80049ca:	1c95      	addeq	r5, r2, #2
 80049cc:	f04f 020a 	mov.w	r2, #10
 80049d0:	bf08      	it	eq
 80049d2:	9341      	streq	r3, [sp, #260]	; 0x104
 80049d4:	46aa      	mov	sl, r5
 80049d6:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80049da:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80049de:	2b09      	cmp	r3, #9
 80049e0:	d91c      	bls.n	8004a1c <__ssvfiscanf_r+0xf8>
 80049e2:	2203      	movs	r2, #3
 80049e4:	487d      	ldr	r0, [pc, #500]	; (8004bdc <__ssvfiscanf_r+0x2b8>)
 80049e6:	f000 fc91 	bl	800530c <memchr>
 80049ea:	b138      	cbz	r0, 80049fc <__ssvfiscanf_r+0xd8>
 80049ec:	2301      	movs	r3, #1
 80049ee:	4655      	mov	r5, sl
 80049f0:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80049f2:	eba0 0009 	sub.w	r0, r0, r9
 80049f6:	4083      	lsls	r3, r0
 80049f8:	4313      	orrs	r3, r2
 80049fa:	9341      	str	r3, [sp, #260]	; 0x104
 80049fc:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004a00:	2b78      	cmp	r3, #120	; 0x78
 8004a02:	d806      	bhi.n	8004a12 <__ssvfiscanf_r+0xee>
 8004a04:	2b57      	cmp	r3, #87	; 0x57
 8004a06:	d810      	bhi.n	8004a2a <__ssvfiscanf_r+0x106>
 8004a08:	2b25      	cmp	r3, #37	; 0x25
 8004a0a:	d0c5      	beq.n	8004998 <__ssvfiscanf_r+0x74>
 8004a0c:	d856      	bhi.n	8004abc <__ssvfiscanf_r+0x198>
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d064      	beq.n	8004adc <__ssvfiscanf_r+0x1b8>
 8004a12:	2303      	movs	r3, #3
 8004a14:	9347      	str	r3, [sp, #284]	; 0x11c
 8004a16:	230a      	movs	r3, #10
 8004a18:	9342      	str	r3, [sp, #264]	; 0x108
 8004a1a:	e075      	b.n	8004b08 <__ssvfiscanf_r+0x1e4>
 8004a1c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8004a1e:	4655      	mov	r5, sl
 8004a20:	fb02 1103 	mla	r1, r2, r3, r1
 8004a24:	3930      	subs	r1, #48	; 0x30
 8004a26:	9143      	str	r1, [sp, #268]	; 0x10c
 8004a28:	e7d4      	b.n	80049d4 <__ssvfiscanf_r+0xb0>
 8004a2a:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8004a2e:	2a20      	cmp	r2, #32
 8004a30:	d8ef      	bhi.n	8004a12 <__ssvfiscanf_r+0xee>
 8004a32:	a101      	add	r1, pc, #4	; (adr r1, 8004a38 <__ssvfiscanf_r+0x114>)
 8004a34:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004a38:	08004aeb 	.word	0x08004aeb
 8004a3c:	08004a13 	.word	0x08004a13
 8004a40:	08004a13 	.word	0x08004a13
 8004a44:	08004b49 	.word	0x08004b49
 8004a48:	08004a13 	.word	0x08004a13
 8004a4c:	08004a13 	.word	0x08004a13
 8004a50:	08004a13 	.word	0x08004a13
 8004a54:	08004a13 	.word	0x08004a13
 8004a58:	08004a13 	.word	0x08004a13
 8004a5c:	08004a13 	.word	0x08004a13
 8004a60:	08004a13 	.word	0x08004a13
 8004a64:	08004b5f 	.word	0x08004b5f
 8004a68:	08004b45 	.word	0x08004b45
 8004a6c:	08004ac3 	.word	0x08004ac3
 8004a70:	08004ac3 	.word	0x08004ac3
 8004a74:	08004ac3 	.word	0x08004ac3
 8004a78:	08004a13 	.word	0x08004a13
 8004a7c:	08004b01 	.word	0x08004b01
 8004a80:	08004a13 	.word	0x08004a13
 8004a84:	08004a13 	.word	0x08004a13
 8004a88:	08004a13 	.word	0x08004a13
 8004a8c:	08004a13 	.word	0x08004a13
 8004a90:	08004b6f 	.word	0x08004b6f
 8004a94:	08004b3d 	.word	0x08004b3d
 8004a98:	08004ae3 	.word	0x08004ae3
 8004a9c:	08004a13 	.word	0x08004a13
 8004aa0:	08004a13 	.word	0x08004a13
 8004aa4:	08004b6b 	.word	0x08004b6b
 8004aa8:	08004a13 	.word	0x08004a13
 8004aac:	08004b45 	.word	0x08004b45
 8004ab0:	08004a13 	.word	0x08004a13
 8004ab4:	08004a13 	.word	0x08004a13
 8004ab8:	08004aeb 	.word	0x08004aeb
 8004abc:	3b45      	subs	r3, #69	; 0x45
 8004abe:	2b02      	cmp	r3, #2
 8004ac0:	d8a7      	bhi.n	8004a12 <__ssvfiscanf_r+0xee>
 8004ac2:	2305      	movs	r3, #5
 8004ac4:	e01f      	b.n	8004b06 <__ssvfiscanf_r+0x1e2>
 8004ac6:	4621      	mov	r1, r4
 8004ac8:	4630      	mov	r0, r6
 8004aca:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004acc:	4798      	blx	r3
 8004ace:	2800      	cmp	r0, #0
 8004ad0:	f43f af67 	beq.w	80049a2 <__ssvfiscanf_r+0x7e>
 8004ad4:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004ad6:	2800      	cmp	r0, #0
 8004ad8:	f040 808d 	bne.w	8004bf6 <__ssvfiscanf_r+0x2d2>
 8004adc:	f04f 30ff 	mov.w	r0, #4294967295
 8004ae0:	e08f      	b.n	8004c02 <__ssvfiscanf_r+0x2de>
 8004ae2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004ae4:	f042 0220 	orr.w	r2, r2, #32
 8004ae8:	9241      	str	r2, [sp, #260]	; 0x104
 8004aea:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8004aec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004af0:	9241      	str	r2, [sp, #260]	; 0x104
 8004af2:	2210      	movs	r2, #16
 8004af4:	2b6f      	cmp	r3, #111	; 0x6f
 8004af6:	bf34      	ite	cc
 8004af8:	2303      	movcc	r3, #3
 8004afa:	2304      	movcs	r3, #4
 8004afc:	9242      	str	r2, [sp, #264]	; 0x108
 8004afe:	e002      	b.n	8004b06 <__ssvfiscanf_r+0x1e2>
 8004b00:	2300      	movs	r3, #0
 8004b02:	9342      	str	r3, [sp, #264]	; 0x108
 8004b04:	2303      	movs	r3, #3
 8004b06:	9347      	str	r3, [sp, #284]	; 0x11c
 8004b08:	6863      	ldr	r3, [r4, #4]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	dd3d      	ble.n	8004b8a <__ssvfiscanf_r+0x266>
 8004b0e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004b10:	0659      	lsls	r1, r3, #25
 8004b12:	d404      	bmi.n	8004b1e <__ssvfiscanf_r+0x1fa>
 8004b14:	6823      	ldr	r3, [r4, #0]
 8004b16:	781a      	ldrb	r2, [r3, #0]
 8004b18:	5cba      	ldrb	r2, [r7, r2]
 8004b1a:	0712      	lsls	r2, r2, #28
 8004b1c:	d43c      	bmi.n	8004b98 <__ssvfiscanf_r+0x274>
 8004b1e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	dc4b      	bgt.n	8004bbc <__ssvfiscanf_r+0x298>
 8004b24:	466b      	mov	r3, sp
 8004b26:	4622      	mov	r2, r4
 8004b28:	4630      	mov	r0, r6
 8004b2a:	a941      	add	r1, sp, #260	; 0x104
 8004b2c:	f000 fa06 	bl	8004f3c <_scanf_chars>
 8004b30:	2801      	cmp	r0, #1
 8004b32:	d06a      	beq.n	8004c0a <__ssvfiscanf_r+0x2e6>
 8004b34:	2802      	cmp	r0, #2
 8004b36:	f47f af1b 	bne.w	8004970 <__ssvfiscanf_r+0x4c>
 8004b3a:	e7cb      	b.n	8004ad4 <__ssvfiscanf_r+0x1b0>
 8004b3c:	2308      	movs	r3, #8
 8004b3e:	9342      	str	r3, [sp, #264]	; 0x108
 8004b40:	2304      	movs	r3, #4
 8004b42:	e7e0      	b.n	8004b06 <__ssvfiscanf_r+0x1e2>
 8004b44:	220a      	movs	r2, #10
 8004b46:	e7d5      	b.n	8004af4 <__ssvfiscanf_r+0x1d0>
 8004b48:	4629      	mov	r1, r5
 8004b4a:	4640      	mov	r0, r8
 8004b4c:	f000 fb42 	bl	80051d4 <__sccl>
 8004b50:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004b52:	4605      	mov	r5, r0
 8004b54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b58:	9341      	str	r3, [sp, #260]	; 0x104
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e7d3      	b.n	8004b06 <__ssvfiscanf_r+0x1e2>
 8004b5e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8004b60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b64:	9341      	str	r3, [sp, #260]	; 0x104
 8004b66:	2300      	movs	r3, #0
 8004b68:	e7cd      	b.n	8004b06 <__ssvfiscanf_r+0x1e2>
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	e7cb      	b.n	8004b06 <__ssvfiscanf_r+0x1e2>
 8004b6e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8004b70:	06c3      	lsls	r3, r0, #27
 8004b72:	f53f aefd 	bmi.w	8004970 <__ssvfiscanf_r+0x4c>
 8004b76:	9b00      	ldr	r3, [sp, #0]
 8004b78:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004b7a:	1d19      	adds	r1, r3, #4
 8004b7c:	9100      	str	r1, [sp, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	07c0      	lsls	r0, r0, #31
 8004b82:	bf4c      	ite	mi
 8004b84:	801a      	strhmi	r2, [r3, #0]
 8004b86:	601a      	strpl	r2, [r3, #0]
 8004b88:	e6f2      	b.n	8004970 <__ssvfiscanf_r+0x4c>
 8004b8a:	4621      	mov	r1, r4
 8004b8c:	4630      	mov	r0, r6
 8004b8e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004b90:	4798      	blx	r3
 8004b92:	2800      	cmp	r0, #0
 8004b94:	d0bb      	beq.n	8004b0e <__ssvfiscanf_r+0x1ea>
 8004b96:	e79d      	b.n	8004ad4 <__ssvfiscanf_r+0x1b0>
 8004b98:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8004b9a:	3201      	adds	r2, #1
 8004b9c:	9245      	str	r2, [sp, #276]	; 0x114
 8004b9e:	6862      	ldr	r2, [r4, #4]
 8004ba0:	3a01      	subs	r2, #1
 8004ba2:	2a00      	cmp	r2, #0
 8004ba4:	6062      	str	r2, [r4, #4]
 8004ba6:	dd02      	ble.n	8004bae <__ssvfiscanf_r+0x28a>
 8004ba8:	3301      	adds	r3, #1
 8004baa:	6023      	str	r3, [r4, #0]
 8004bac:	e7b2      	b.n	8004b14 <__ssvfiscanf_r+0x1f0>
 8004bae:	4621      	mov	r1, r4
 8004bb0:	4630      	mov	r0, r6
 8004bb2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8004bb4:	4798      	blx	r3
 8004bb6:	2800      	cmp	r0, #0
 8004bb8:	d0ac      	beq.n	8004b14 <__ssvfiscanf_r+0x1f0>
 8004bba:	e78b      	b.n	8004ad4 <__ssvfiscanf_r+0x1b0>
 8004bbc:	2b04      	cmp	r3, #4
 8004bbe:	dc0f      	bgt.n	8004be0 <__ssvfiscanf_r+0x2bc>
 8004bc0:	466b      	mov	r3, sp
 8004bc2:	4622      	mov	r2, r4
 8004bc4:	4630      	mov	r0, r6
 8004bc6:	a941      	add	r1, sp, #260	; 0x104
 8004bc8:	f000 fa12 	bl	8004ff0 <_scanf_i>
 8004bcc:	e7b0      	b.n	8004b30 <__ssvfiscanf_r+0x20c>
 8004bce:	bf00      	nop
 8004bd0:	08004871 	.word	0x08004871
 8004bd4:	080048eb 	.word	0x080048eb
 8004bd8:	08005677 	.word	0x08005677
 8004bdc:	0800562e 	.word	0x0800562e
 8004be0:	4b0b      	ldr	r3, [pc, #44]	; (8004c10 <__ssvfiscanf_r+0x2ec>)
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	f43f aec4 	beq.w	8004970 <__ssvfiscanf_r+0x4c>
 8004be8:	466b      	mov	r3, sp
 8004bea:	4622      	mov	r2, r4
 8004bec:	4630      	mov	r0, r6
 8004bee:	a941      	add	r1, sp, #260	; 0x104
 8004bf0:	f3af 8000 	nop.w
 8004bf4:	e79c      	b.n	8004b30 <__ssvfiscanf_r+0x20c>
 8004bf6:	89a3      	ldrh	r3, [r4, #12]
 8004bf8:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004bfc:	bf18      	it	ne
 8004bfe:	f04f 30ff 	movne.w	r0, #4294967295
 8004c02:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8004c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c0a:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004c0c:	e7f9      	b.n	8004c02 <__ssvfiscanf_r+0x2de>
 8004c0e:	bf00      	nop
 8004c10:	00000000 	.word	0x00000000

08004c14 <_printf_common>:
 8004c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c18:	4616      	mov	r6, r2
 8004c1a:	4699      	mov	r9, r3
 8004c1c:	688a      	ldr	r2, [r1, #8]
 8004c1e:	690b      	ldr	r3, [r1, #16]
 8004c20:	4607      	mov	r7, r0
 8004c22:	4293      	cmp	r3, r2
 8004c24:	bfb8      	it	lt
 8004c26:	4613      	movlt	r3, r2
 8004c28:	6033      	str	r3, [r6, #0]
 8004c2a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c2e:	460c      	mov	r4, r1
 8004c30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c34:	b10a      	cbz	r2, 8004c3a <_printf_common+0x26>
 8004c36:	3301      	adds	r3, #1
 8004c38:	6033      	str	r3, [r6, #0]
 8004c3a:	6823      	ldr	r3, [r4, #0]
 8004c3c:	0699      	lsls	r1, r3, #26
 8004c3e:	bf42      	ittt	mi
 8004c40:	6833      	ldrmi	r3, [r6, #0]
 8004c42:	3302      	addmi	r3, #2
 8004c44:	6033      	strmi	r3, [r6, #0]
 8004c46:	6825      	ldr	r5, [r4, #0]
 8004c48:	f015 0506 	ands.w	r5, r5, #6
 8004c4c:	d106      	bne.n	8004c5c <_printf_common+0x48>
 8004c4e:	f104 0a19 	add.w	sl, r4, #25
 8004c52:	68e3      	ldr	r3, [r4, #12]
 8004c54:	6832      	ldr	r2, [r6, #0]
 8004c56:	1a9b      	subs	r3, r3, r2
 8004c58:	42ab      	cmp	r3, r5
 8004c5a:	dc2b      	bgt.n	8004cb4 <_printf_common+0xa0>
 8004c5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004c60:	1e13      	subs	r3, r2, #0
 8004c62:	6822      	ldr	r2, [r4, #0]
 8004c64:	bf18      	it	ne
 8004c66:	2301      	movne	r3, #1
 8004c68:	0692      	lsls	r2, r2, #26
 8004c6a:	d430      	bmi.n	8004cce <_printf_common+0xba>
 8004c6c:	4649      	mov	r1, r9
 8004c6e:	4638      	mov	r0, r7
 8004c70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c74:	47c0      	blx	r8
 8004c76:	3001      	adds	r0, #1
 8004c78:	d023      	beq.n	8004cc2 <_printf_common+0xae>
 8004c7a:	6823      	ldr	r3, [r4, #0]
 8004c7c:	6922      	ldr	r2, [r4, #16]
 8004c7e:	f003 0306 	and.w	r3, r3, #6
 8004c82:	2b04      	cmp	r3, #4
 8004c84:	bf14      	ite	ne
 8004c86:	2500      	movne	r5, #0
 8004c88:	6833      	ldreq	r3, [r6, #0]
 8004c8a:	f04f 0600 	mov.w	r6, #0
 8004c8e:	bf08      	it	eq
 8004c90:	68e5      	ldreq	r5, [r4, #12]
 8004c92:	f104 041a 	add.w	r4, r4, #26
 8004c96:	bf08      	it	eq
 8004c98:	1aed      	subeq	r5, r5, r3
 8004c9a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004c9e:	bf08      	it	eq
 8004ca0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	bfc4      	itt	gt
 8004ca8:	1a9b      	subgt	r3, r3, r2
 8004caa:	18ed      	addgt	r5, r5, r3
 8004cac:	42b5      	cmp	r5, r6
 8004cae:	d11a      	bne.n	8004ce6 <_printf_common+0xd2>
 8004cb0:	2000      	movs	r0, #0
 8004cb2:	e008      	b.n	8004cc6 <_printf_common+0xb2>
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	4652      	mov	r2, sl
 8004cb8:	4649      	mov	r1, r9
 8004cba:	4638      	mov	r0, r7
 8004cbc:	47c0      	blx	r8
 8004cbe:	3001      	adds	r0, #1
 8004cc0:	d103      	bne.n	8004cca <_printf_common+0xb6>
 8004cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8004cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cca:	3501      	adds	r5, #1
 8004ccc:	e7c1      	b.n	8004c52 <_printf_common+0x3e>
 8004cce:	2030      	movs	r0, #48	; 0x30
 8004cd0:	18e1      	adds	r1, r4, r3
 8004cd2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004cd6:	1c5a      	adds	r2, r3, #1
 8004cd8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004cdc:	4422      	add	r2, r4
 8004cde:	3302      	adds	r3, #2
 8004ce0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ce4:	e7c2      	b.n	8004c6c <_printf_common+0x58>
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	4622      	mov	r2, r4
 8004cea:	4649      	mov	r1, r9
 8004cec:	4638      	mov	r0, r7
 8004cee:	47c0      	blx	r8
 8004cf0:	3001      	adds	r0, #1
 8004cf2:	d0e6      	beq.n	8004cc2 <_printf_common+0xae>
 8004cf4:	3601      	adds	r6, #1
 8004cf6:	e7d9      	b.n	8004cac <_printf_common+0x98>

08004cf8 <_printf_i>:
 8004cf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004cfc:	7e0f      	ldrb	r7, [r1, #24]
 8004cfe:	4691      	mov	r9, r2
 8004d00:	2f78      	cmp	r7, #120	; 0x78
 8004d02:	4680      	mov	r8, r0
 8004d04:	460c      	mov	r4, r1
 8004d06:	469a      	mov	sl, r3
 8004d08:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004d0a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004d0e:	d807      	bhi.n	8004d20 <_printf_i+0x28>
 8004d10:	2f62      	cmp	r7, #98	; 0x62
 8004d12:	d80a      	bhi.n	8004d2a <_printf_i+0x32>
 8004d14:	2f00      	cmp	r7, #0
 8004d16:	f000 80d5 	beq.w	8004ec4 <_printf_i+0x1cc>
 8004d1a:	2f58      	cmp	r7, #88	; 0x58
 8004d1c:	f000 80c1 	beq.w	8004ea2 <_printf_i+0x1aa>
 8004d20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d28:	e03a      	b.n	8004da0 <_printf_i+0xa8>
 8004d2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d2e:	2b15      	cmp	r3, #21
 8004d30:	d8f6      	bhi.n	8004d20 <_printf_i+0x28>
 8004d32:	a101      	add	r1, pc, #4	; (adr r1, 8004d38 <_printf_i+0x40>)
 8004d34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d38:	08004d91 	.word	0x08004d91
 8004d3c:	08004da5 	.word	0x08004da5
 8004d40:	08004d21 	.word	0x08004d21
 8004d44:	08004d21 	.word	0x08004d21
 8004d48:	08004d21 	.word	0x08004d21
 8004d4c:	08004d21 	.word	0x08004d21
 8004d50:	08004da5 	.word	0x08004da5
 8004d54:	08004d21 	.word	0x08004d21
 8004d58:	08004d21 	.word	0x08004d21
 8004d5c:	08004d21 	.word	0x08004d21
 8004d60:	08004d21 	.word	0x08004d21
 8004d64:	08004eab 	.word	0x08004eab
 8004d68:	08004dd1 	.word	0x08004dd1
 8004d6c:	08004e65 	.word	0x08004e65
 8004d70:	08004d21 	.word	0x08004d21
 8004d74:	08004d21 	.word	0x08004d21
 8004d78:	08004ecd 	.word	0x08004ecd
 8004d7c:	08004d21 	.word	0x08004d21
 8004d80:	08004dd1 	.word	0x08004dd1
 8004d84:	08004d21 	.word	0x08004d21
 8004d88:	08004d21 	.word	0x08004d21
 8004d8c:	08004e6d 	.word	0x08004e6d
 8004d90:	682b      	ldr	r3, [r5, #0]
 8004d92:	1d1a      	adds	r2, r3, #4
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	602a      	str	r2, [r5, #0]
 8004d98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004da0:	2301      	movs	r3, #1
 8004da2:	e0a0      	b.n	8004ee6 <_printf_i+0x1ee>
 8004da4:	6820      	ldr	r0, [r4, #0]
 8004da6:	682b      	ldr	r3, [r5, #0]
 8004da8:	0607      	lsls	r7, r0, #24
 8004daa:	f103 0104 	add.w	r1, r3, #4
 8004dae:	6029      	str	r1, [r5, #0]
 8004db0:	d501      	bpl.n	8004db6 <_printf_i+0xbe>
 8004db2:	681e      	ldr	r6, [r3, #0]
 8004db4:	e003      	b.n	8004dbe <_printf_i+0xc6>
 8004db6:	0646      	lsls	r6, r0, #25
 8004db8:	d5fb      	bpl.n	8004db2 <_printf_i+0xba>
 8004dba:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004dbe:	2e00      	cmp	r6, #0
 8004dc0:	da03      	bge.n	8004dca <_printf_i+0xd2>
 8004dc2:	232d      	movs	r3, #45	; 0x2d
 8004dc4:	4276      	negs	r6, r6
 8004dc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dca:	230a      	movs	r3, #10
 8004dcc:	4859      	ldr	r0, [pc, #356]	; (8004f34 <_printf_i+0x23c>)
 8004dce:	e012      	b.n	8004df6 <_printf_i+0xfe>
 8004dd0:	682b      	ldr	r3, [r5, #0]
 8004dd2:	6820      	ldr	r0, [r4, #0]
 8004dd4:	1d19      	adds	r1, r3, #4
 8004dd6:	6029      	str	r1, [r5, #0]
 8004dd8:	0605      	lsls	r5, r0, #24
 8004dda:	d501      	bpl.n	8004de0 <_printf_i+0xe8>
 8004ddc:	681e      	ldr	r6, [r3, #0]
 8004dde:	e002      	b.n	8004de6 <_printf_i+0xee>
 8004de0:	0641      	lsls	r1, r0, #25
 8004de2:	d5fb      	bpl.n	8004ddc <_printf_i+0xe4>
 8004de4:	881e      	ldrh	r6, [r3, #0]
 8004de6:	2f6f      	cmp	r7, #111	; 0x6f
 8004de8:	bf0c      	ite	eq
 8004dea:	2308      	moveq	r3, #8
 8004dec:	230a      	movne	r3, #10
 8004dee:	4851      	ldr	r0, [pc, #324]	; (8004f34 <_printf_i+0x23c>)
 8004df0:	2100      	movs	r1, #0
 8004df2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004df6:	6865      	ldr	r5, [r4, #4]
 8004df8:	2d00      	cmp	r5, #0
 8004dfa:	bfa8      	it	ge
 8004dfc:	6821      	ldrge	r1, [r4, #0]
 8004dfe:	60a5      	str	r5, [r4, #8]
 8004e00:	bfa4      	itt	ge
 8004e02:	f021 0104 	bicge.w	r1, r1, #4
 8004e06:	6021      	strge	r1, [r4, #0]
 8004e08:	b90e      	cbnz	r6, 8004e0e <_printf_i+0x116>
 8004e0a:	2d00      	cmp	r5, #0
 8004e0c:	d04b      	beq.n	8004ea6 <_printf_i+0x1ae>
 8004e0e:	4615      	mov	r5, r2
 8004e10:	fbb6 f1f3 	udiv	r1, r6, r3
 8004e14:	fb03 6711 	mls	r7, r3, r1, r6
 8004e18:	5dc7      	ldrb	r7, [r0, r7]
 8004e1a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004e1e:	4637      	mov	r7, r6
 8004e20:	42bb      	cmp	r3, r7
 8004e22:	460e      	mov	r6, r1
 8004e24:	d9f4      	bls.n	8004e10 <_printf_i+0x118>
 8004e26:	2b08      	cmp	r3, #8
 8004e28:	d10b      	bne.n	8004e42 <_printf_i+0x14a>
 8004e2a:	6823      	ldr	r3, [r4, #0]
 8004e2c:	07de      	lsls	r6, r3, #31
 8004e2e:	d508      	bpl.n	8004e42 <_printf_i+0x14a>
 8004e30:	6923      	ldr	r3, [r4, #16]
 8004e32:	6861      	ldr	r1, [r4, #4]
 8004e34:	4299      	cmp	r1, r3
 8004e36:	bfde      	ittt	le
 8004e38:	2330      	movle	r3, #48	; 0x30
 8004e3a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e3e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e42:	1b52      	subs	r2, r2, r5
 8004e44:	6122      	str	r2, [r4, #16]
 8004e46:	464b      	mov	r3, r9
 8004e48:	4621      	mov	r1, r4
 8004e4a:	4640      	mov	r0, r8
 8004e4c:	f8cd a000 	str.w	sl, [sp]
 8004e50:	aa03      	add	r2, sp, #12
 8004e52:	f7ff fedf 	bl	8004c14 <_printf_common>
 8004e56:	3001      	adds	r0, #1
 8004e58:	d14a      	bne.n	8004ef0 <_printf_i+0x1f8>
 8004e5a:	f04f 30ff 	mov.w	r0, #4294967295
 8004e5e:	b004      	add	sp, #16
 8004e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e64:	6823      	ldr	r3, [r4, #0]
 8004e66:	f043 0320 	orr.w	r3, r3, #32
 8004e6a:	6023      	str	r3, [r4, #0]
 8004e6c:	2778      	movs	r7, #120	; 0x78
 8004e6e:	4832      	ldr	r0, [pc, #200]	; (8004f38 <_printf_i+0x240>)
 8004e70:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004e74:	6823      	ldr	r3, [r4, #0]
 8004e76:	6829      	ldr	r1, [r5, #0]
 8004e78:	061f      	lsls	r7, r3, #24
 8004e7a:	f851 6b04 	ldr.w	r6, [r1], #4
 8004e7e:	d402      	bmi.n	8004e86 <_printf_i+0x18e>
 8004e80:	065f      	lsls	r7, r3, #25
 8004e82:	bf48      	it	mi
 8004e84:	b2b6      	uxthmi	r6, r6
 8004e86:	07df      	lsls	r7, r3, #31
 8004e88:	bf48      	it	mi
 8004e8a:	f043 0320 	orrmi.w	r3, r3, #32
 8004e8e:	6029      	str	r1, [r5, #0]
 8004e90:	bf48      	it	mi
 8004e92:	6023      	strmi	r3, [r4, #0]
 8004e94:	b91e      	cbnz	r6, 8004e9e <_printf_i+0x1a6>
 8004e96:	6823      	ldr	r3, [r4, #0]
 8004e98:	f023 0320 	bic.w	r3, r3, #32
 8004e9c:	6023      	str	r3, [r4, #0]
 8004e9e:	2310      	movs	r3, #16
 8004ea0:	e7a6      	b.n	8004df0 <_printf_i+0xf8>
 8004ea2:	4824      	ldr	r0, [pc, #144]	; (8004f34 <_printf_i+0x23c>)
 8004ea4:	e7e4      	b.n	8004e70 <_printf_i+0x178>
 8004ea6:	4615      	mov	r5, r2
 8004ea8:	e7bd      	b.n	8004e26 <_printf_i+0x12e>
 8004eaa:	682b      	ldr	r3, [r5, #0]
 8004eac:	6826      	ldr	r6, [r4, #0]
 8004eae:	1d18      	adds	r0, r3, #4
 8004eb0:	6961      	ldr	r1, [r4, #20]
 8004eb2:	6028      	str	r0, [r5, #0]
 8004eb4:	0635      	lsls	r5, r6, #24
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	d501      	bpl.n	8004ebe <_printf_i+0x1c6>
 8004eba:	6019      	str	r1, [r3, #0]
 8004ebc:	e002      	b.n	8004ec4 <_printf_i+0x1cc>
 8004ebe:	0670      	lsls	r0, r6, #25
 8004ec0:	d5fb      	bpl.n	8004eba <_printf_i+0x1c2>
 8004ec2:	8019      	strh	r1, [r3, #0]
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	4615      	mov	r5, r2
 8004ec8:	6123      	str	r3, [r4, #16]
 8004eca:	e7bc      	b.n	8004e46 <_printf_i+0x14e>
 8004ecc:	682b      	ldr	r3, [r5, #0]
 8004ece:	2100      	movs	r1, #0
 8004ed0:	1d1a      	adds	r2, r3, #4
 8004ed2:	602a      	str	r2, [r5, #0]
 8004ed4:	681d      	ldr	r5, [r3, #0]
 8004ed6:	6862      	ldr	r2, [r4, #4]
 8004ed8:	4628      	mov	r0, r5
 8004eda:	f000 fa17 	bl	800530c <memchr>
 8004ede:	b108      	cbz	r0, 8004ee4 <_printf_i+0x1ec>
 8004ee0:	1b40      	subs	r0, r0, r5
 8004ee2:	6060      	str	r0, [r4, #4]
 8004ee4:	6863      	ldr	r3, [r4, #4]
 8004ee6:	6123      	str	r3, [r4, #16]
 8004ee8:	2300      	movs	r3, #0
 8004eea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004eee:	e7aa      	b.n	8004e46 <_printf_i+0x14e>
 8004ef0:	462a      	mov	r2, r5
 8004ef2:	4649      	mov	r1, r9
 8004ef4:	4640      	mov	r0, r8
 8004ef6:	6923      	ldr	r3, [r4, #16]
 8004ef8:	47d0      	blx	sl
 8004efa:	3001      	adds	r0, #1
 8004efc:	d0ad      	beq.n	8004e5a <_printf_i+0x162>
 8004efe:	6823      	ldr	r3, [r4, #0]
 8004f00:	079b      	lsls	r3, r3, #30
 8004f02:	d413      	bmi.n	8004f2c <_printf_i+0x234>
 8004f04:	68e0      	ldr	r0, [r4, #12]
 8004f06:	9b03      	ldr	r3, [sp, #12]
 8004f08:	4298      	cmp	r0, r3
 8004f0a:	bfb8      	it	lt
 8004f0c:	4618      	movlt	r0, r3
 8004f0e:	e7a6      	b.n	8004e5e <_printf_i+0x166>
 8004f10:	2301      	movs	r3, #1
 8004f12:	4632      	mov	r2, r6
 8004f14:	4649      	mov	r1, r9
 8004f16:	4640      	mov	r0, r8
 8004f18:	47d0      	blx	sl
 8004f1a:	3001      	adds	r0, #1
 8004f1c:	d09d      	beq.n	8004e5a <_printf_i+0x162>
 8004f1e:	3501      	adds	r5, #1
 8004f20:	68e3      	ldr	r3, [r4, #12]
 8004f22:	9903      	ldr	r1, [sp, #12]
 8004f24:	1a5b      	subs	r3, r3, r1
 8004f26:	42ab      	cmp	r3, r5
 8004f28:	dcf2      	bgt.n	8004f10 <_printf_i+0x218>
 8004f2a:	e7eb      	b.n	8004f04 <_printf_i+0x20c>
 8004f2c:	2500      	movs	r5, #0
 8004f2e:	f104 0619 	add.w	r6, r4, #25
 8004f32:	e7f5      	b.n	8004f20 <_printf_i+0x228>
 8004f34:	08005639 	.word	0x08005639
 8004f38:	0800564a 	.word	0x0800564a

08004f3c <_scanf_chars>:
 8004f3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f40:	4615      	mov	r5, r2
 8004f42:	688a      	ldr	r2, [r1, #8]
 8004f44:	4680      	mov	r8, r0
 8004f46:	460c      	mov	r4, r1
 8004f48:	b932      	cbnz	r2, 8004f58 <_scanf_chars+0x1c>
 8004f4a:	698a      	ldr	r2, [r1, #24]
 8004f4c:	2a00      	cmp	r2, #0
 8004f4e:	bf0c      	ite	eq
 8004f50:	2201      	moveq	r2, #1
 8004f52:	f04f 32ff 	movne.w	r2, #4294967295
 8004f56:	608a      	str	r2, [r1, #8]
 8004f58:	2700      	movs	r7, #0
 8004f5a:	6822      	ldr	r2, [r4, #0]
 8004f5c:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8004fec <_scanf_chars+0xb0>
 8004f60:	06d1      	lsls	r1, r2, #27
 8004f62:	bf5f      	itttt	pl
 8004f64:	681a      	ldrpl	r2, [r3, #0]
 8004f66:	1d11      	addpl	r1, r2, #4
 8004f68:	6019      	strpl	r1, [r3, #0]
 8004f6a:	6816      	ldrpl	r6, [r2, #0]
 8004f6c:	69a0      	ldr	r0, [r4, #24]
 8004f6e:	b188      	cbz	r0, 8004f94 <_scanf_chars+0x58>
 8004f70:	2801      	cmp	r0, #1
 8004f72:	d107      	bne.n	8004f84 <_scanf_chars+0x48>
 8004f74:	682b      	ldr	r3, [r5, #0]
 8004f76:	781a      	ldrb	r2, [r3, #0]
 8004f78:	6963      	ldr	r3, [r4, #20]
 8004f7a:	5c9b      	ldrb	r3, [r3, r2]
 8004f7c:	b953      	cbnz	r3, 8004f94 <_scanf_chars+0x58>
 8004f7e:	2f00      	cmp	r7, #0
 8004f80:	d031      	beq.n	8004fe6 <_scanf_chars+0xaa>
 8004f82:	e022      	b.n	8004fca <_scanf_chars+0x8e>
 8004f84:	2802      	cmp	r0, #2
 8004f86:	d120      	bne.n	8004fca <_scanf_chars+0x8e>
 8004f88:	682b      	ldr	r3, [r5, #0]
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8004f90:	071b      	lsls	r3, r3, #28
 8004f92:	d41a      	bmi.n	8004fca <_scanf_chars+0x8e>
 8004f94:	6823      	ldr	r3, [r4, #0]
 8004f96:	3701      	adds	r7, #1
 8004f98:	06da      	lsls	r2, r3, #27
 8004f9a:	bf5e      	ittt	pl
 8004f9c:	682b      	ldrpl	r3, [r5, #0]
 8004f9e:	781b      	ldrbpl	r3, [r3, #0]
 8004fa0:	f806 3b01 	strbpl.w	r3, [r6], #1
 8004fa4:	682a      	ldr	r2, [r5, #0]
 8004fa6:	686b      	ldr	r3, [r5, #4]
 8004fa8:	3201      	adds	r2, #1
 8004faa:	602a      	str	r2, [r5, #0]
 8004fac:	68a2      	ldr	r2, [r4, #8]
 8004fae:	3b01      	subs	r3, #1
 8004fb0:	3a01      	subs	r2, #1
 8004fb2:	606b      	str	r3, [r5, #4]
 8004fb4:	60a2      	str	r2, [r4, #8]
 8004fb6:	b142      	cbz	r2, 8004fca <_scanf_chars+0x8e>
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	dcd7      	bgt.n	8004f6c <_scanf_chars+0x30>
 8004fbc:	4629      	mov	r1, r5
 8004fbe:	4640      	mov	r0, r8
 8004fc0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004fc4:	4798      	blx	r3
 8004fc6:	2800      	cmp	r0, #0
 8004fc8:	d0d0      	beq.n	8004f6c <_scanf_chars+0x30>
 8004fca:	6823      	ldr	r3, [r4, #0]
 8004fcc:	f013 0310 	ands.w	r3, r3, #16
 8004fd0:	d105      	bne.n	8004fde <_scanf_chars+0xa2>
 8004fd2:	68e2      	ldr	r2, [r4, #12]
 8004fd4:	3201      	adds	r2, #1
 8004fd6:	60e2      	str	r2, [r4, #12]
 8004fd8:	69a2      	ldr	r2, [r4, #24]
 8004fda:	b102      	cbz	r2, 8004fde <_scanf_chars+0xa2>
 8004fdc:	7033      	strb	r3, [r6, #0]
 8004fde:	2000      	movs	r0, #0
 8004fe0:	6923      	ldr	r3, [r4, #16]
 8004fe2:	443b      	add	r3, r7
 8004fe4:	6123      	str	r3, [r4, #16]
 8004fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fea:	bf00      	nop
 8004fec:	08005677 	.word	0x08005677

08004ff0 <_scanf_i>:
 8004ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ff4:	460c      	mov	r4, r1
 8004ff6:	4698      	mov	r8, r3
 8004ff8:	4b72      	ldr	r3, [pc, #456]	; (80051c4 <_scanf_i+0x1d4>)
 8004ffa:	b087      	sub	sp, #28
 8004ffc:	4682      	mov	sl, r0
 8004ffe:	4616      	mov	r6, r2
 8005000:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005004:	ab03      	add	r3, sp, #12
 8005006:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800500a:	4b6f      	ldr	r3, [pc, #444]	; (80051c8 <_scanf_i+0x1d8>)
 800500c:	69a1      	ldr	r1, [r4, #24]
 800500e:	4a6f      	ldr	r2, [pc, #444]	; (80051cc <_scanf_i+0x1dc>)
 8005010:	4627      	mov	r7, r4
 8005012:	2903      	cmp	r1, #3
 8005014:	bf18      	it	ne
 8005016:	461a      	movne	r2, r3
 8005018:	68a3      	ldr	r3, [r4, #8]
 800501a:	9201      	str	r2, [sp, #4]
 800501c:	1e5a      	subs	r2, r3, #1
 800501e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005022:	bf81      	itttt	hi
 8005024:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005028:	eb03 0905 	addhi.w	r9, r3, r5
 800502c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005030:	60a3      	strhi	r3, [r4, #8]
 8005032:	f857 3b1c 	ldr.w	r3, [r7], #28
 8005036:	bf98      	it	ls
 8005038:	f04f 0900 	movls.w	r9, #0
 800503c:	463d      	mov	r5, r7
 800503e:	f04f 0b00 	mov.w	fp, #0
 8005042:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8005046:	6023      	str	r3, [r4, #0]
 8005048:	6831      	ldr	r1, [r6, #0]
 800504a:	ab03      	add	r3, sp, #12
 800504c:	2202      	movs	r2, #2
 800504e:	7809      	ldrb	r1, [r1, #0]
 8005050:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8005054:	f000 f95a 	bl	800530c <memchr>
 8005058:	b328      	cbz	r0, 80050a6 <_scanf_i+0xb6>
 800505a:	f1bb 0f01 	cmp.w	fp, #1
 800505e:	d159      	bne.n	8005114 <_scanf_i+0x124>
 8005060:	6862      	ldr	r2, [r4, #4]
 8005062:	b92a      	cbnz	r2, 8005070 <_scanf_i+0x80>
 8005064:	2308      	movs	r3, #8
 8005066:	6822      	ldr	r2, [r4, #0]
 8005068:	6063      	str	r3, [r4, #4]
 800506a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800506e:	6022      	str	r2, [r4, #0]
 8005070:	6822      	ldr	r2, [r4, #0]
 8005072:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8005076:	6022      	str	r2, [r4, #0]
 8005078:	68a2      	ldr	r2, [r4, #8]
 800507a:	1e51      	subs	r1, r2, #1
 800507c:	60a1      	str	r1, [r4, #8]
 800507e:	b192      	cbz	r2, 80050a6 <_scanf_i+0xb6>
 8005080:	6832      	ldr	r2, [r6, #0]
 8005082:	1c51      	adds	r1, r2, #1
 8005084:	6031      	str	r1, [r6, #0]
 8005086:	7812      	ldrb	r2, [r2, #0]
 8005088:	f805 2b01 	strb.w	r2, [r5], #1
 800508c:	6872      	ldr	r2, [r6, #4]
 800508e:	3a01      	subs	r2, #1
 8005090:	2a00      	cmp	r2, #0
 8005092:	6072      	str	r2, [r6, #4]
 8005094:	dc07      	bgt.n	80050a6 <_scanf_i+0xb6>
 8005096:	4631      	mov	r1, r6
 8005098:	4650      	mov	r0, sl
 800509a:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800509e:	4790      	blx	r2
 80050a0:	2800      	cmp	r0, #0
 80050a2:	f040 8085 	bne.w	80051b0 <_scanf_i+0x1c0>
 80050a6:	f10b 0b01 	add.w	fp, fp, #1
 80050aa:	f1bb 0f03 	cmp.w	fp, #3
 80050ae:	d1cb      	bne.n	8005048 <_scanf_i+0x58>
 80050b0:	6863      	ldr	r3, [r4, #4]
 80050b2:	b90b      	cbnz	r3, 80050b8 <_scanf_i+0xc8>
 80050b4:	230a      	movs	r3, #10
 80050b6:	6063      	str	r3, [r4, #4]
 80050b8:	6863      	ldr	r3, [r4, #4]
 80050ba:	4945      	ldr	r1, [pc, #276]	; (80051d0 <_scanf_i+0x1e0>)
 80050bc:	6960      	ldr	r0, [r4, #20]
 80050be:	1ac9      	subs	r1, r1, r3
 80050c0:	f000 f888 	bl	80051d4 <__sccl>
 80050c4:	f04f 0b00 	mov.w	fp, #0
 80050c8:	68a3      	ldr	r3, [r4, #8]
 80050ca:	6822      	ldr	r2, [r4, #0]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d03d      	beq.n	800514c <_scanf_i+0x15c>
 80050d0:	6831      	ldr	r1, [r6, #0]
 80050d2:	6960      	ldr	r0, [r4, #20]
 80050d4:	f891 c000 	ldrb.w	ip, [r1]
 80050d8:	f810 000c 	ldrb.w	r0, [r0, ip]
 80050dc:	2800      	cmp	r0, #0
 80050de:	d035      	beq.n	800514c <_scanf_i+0x15c>
 80050e0:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80050e4:	d124      	bne.n	8005130 <_scanf_i+0x140>
 80050e6:	0510      	lsls	r0, r2, #20
 80050e8:	d522      	bpl.n	8005130 <_scanf_i+0x140>
 80050ea:	f10b 0b01 	add.w	fp, fp, #1
 80050ee:	f1b9 0f00 	cmp.w	r9, #0
 80050f2:	d003      	beq.n	80050fc <_scanf_i+0x10c>
 80050f4:	3301      	adds	r3, #1
 80050f6:	f109 39ff 	add.w	r9, r9, #4294967295
 80050fa:	60a3      	str	r3, [r4, #8]
 80050fc:	6873      	ldr	r3, [r6, #4]
 80050fe:	3b01      	subs	r3, #1
 8005100:	2b00      	cmp	r3, #0
 8005102:	6073      	str	r3, [r6, #4]
 8005104:	dd1b      	ble.n	800513e <_scanf_i+0x14e>
 8005106:	6833      	ldr	r3, [r6, #0]
 8005108:	3301      	adds	r3, #1
 800510a:	6033      	str	r3, [r6, #0]
 800510c:	68a3      	ldr	r3, [r4, #8]
 800510e:	3b01      	subs	r3, #1
 8005110:	60a3      	str	r3, [r4, #8]
 8005112:	e7d9      	b.n	80050c8 <_scanf_i+0xd8>
 8005114:	f1bb 0f02 	cmp.w	fp, #2
 8005118:	d1ae      	bne.n	8005078 <_scanf_i+0x88>
 800511a:	6822      	ldr	r2, [r4, #0]
 800511c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8005120:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005124:	d1bf      	bne.n	80050a6 <_scanf_i+0xb6>
 8005126:	2310      	movs	r3, #16
 8005128:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800512c:	6063      	str	r3, [r4, #4]
 800512e:	e7a2      	b.n	8005076 <_scanf_i+0x86>
 8005130:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8005134:	6022      	str	r2, [r4, #0]
 8005136:	780b      	ldrb	r3, [r1, #0]
 8005138:	f805 3b01 	strb.w	r3, [r5], #1
 800513c:	e7de      	b.n	80050fc <_scanf_i+0x10c>
 800513e:	4631      	mov	r1, r6
 8005140:	4650      	mov	r0, sl
 8005142:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005146:	4798      	blx	r3
 8005148:	2800      	cmp	r0, #0
 800514a:	d0df      	beq.n	800510c <_scanf_i+0x11c>
 800514c:	6823      	ldr	r3, [r4, #0]
 800514e:	05d9      	lsls	r1, r3, #23
 8005150:	d50d      	bpl.n	800516e <_scanf_i+0x17e>
 8005152:	42bd      	cmp	r5, r7
 8005154:	d909      	bls.n	800516a <_scanf_i+0x17a>
 8005156:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800515a:	4632      	mov	r2, r6
 800515c:	4650      	mov	r0, sl
 800515e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005162:	f105 39ff 	add.w	r9, r5, #4294967295
 8005166:	4798      	blx	r3
 8005168:	464d      	mov	r5, r9
 800516a:	42bd      	cmp	r5, r7
 800516c:	d028      	beq.n	80051c0 <_scanf_i+0x1d0>
 800516e:	6822      	ldr	r2, [r4, #0]
 8005170:	f012 0210 	ands.w	r2, r2, #16
 8005174:	d113      	bne.n	800519e <_scanf_i+0x1ae>
 8005176:	702a      	strb	r2, [r5, #0]
 8005178:	4639      	mov	r1, r7
 800517a:	6863      	ldr	r3, [r4, #4]
 800517c:	4650      	mov	r0, sl
 800517e:	9e01      	ldr	r6, [sp, #4]
 8005180:	47b0      	blx	r6
 8005182:	f8d8 3000 	ldr.w	r3, [r8]
 8005186:	6821      	ldr	r1, [r4, #0]
 8005188:	1d1a      	adds	r2, r3, #4
 800518a:	f8c8 2000 	str.w	r2, [r8]
 800518e:	f011 0f20 	tst.w	r1, #32
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	d00f      	beq.n	80051b6 <_scanf_i+0x1c6>
 8005196:	6018      	str	r0, [r3, #0]
 8005198:	68e3      	ldr	r3, [r4, #12]
 800519a:	3301      	adds	r3, #1
 800519c:	60e3      	str	r3, [r4, #12]
 800519e:	2000      	movs	r0, #0
 80051a0:	6923      	ldr	r3, [r4, #16]
 80051a2:	1bed      	subs	r5, r5, r7
 80051a4:	445d      	add	r5, fp
 80051a6:	442b      	add	r3, r5
 80051a8:	6123      	str	r3, [r4, #16]
 80051aa:	b007      	add	sp, #28
 80051ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051b0:	f04f 0b00 	mov.w	fp, #0
 80051b4:	e7ca      	b.n	800514c <_scanf_i+0x15c>
 80051b6:	07ca      	lsls	r2, r1, #31
 80051b8:	bf4c      	ite	mi
 80051ba:	8018      	strhmi	r0, [r3, #0]
 80051bc:	6018      	strpl	r0, [r3, #0]
 80051be:	e7eb      	b.n	8005198 <_scanf_i+0x1a8>
 80051c0:	2001      	movs	r0, #1
 80051c2:	e7f2      	b.n	80051aa <_scanf_i+0x1ba>
 80051c4:	08005604 	.word	0x08005604
 80051c8:	08005589 	.word	0x08005589
 80051cc:	080054a1 	.word	0x080054a1
 80051d0:	0800566b 	.word	0x0800566b

080051d4 <__sccl>:
 80051d4:	b570      	push	{r4, r5, r6, lr}
 80051d6:	780b      	ldrb	r3, [r1, #0]
 80051d8:	4604      	mov	r4, r0
 80051da:	2b5e      	cmp	r3, #94	; 0x5e
 80051dc:	bf0b      	itete	eq
 80051de:	784b      	ldrbeq	r3, [r1, #1]
 80051e0:	1c4a      	addne	r2, r1, #1
 80051e2:	1c8a      	addeq	r2, r1, #2
 80051e4:	2100      	movne	r1, #0
 80051e6:	bf08      	it	eq
 80051e8:	2101      	moveq	r1, #1
 80051ea:	3801      	subs	r0, #1
 80051ec:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80051f0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80051f4:	42a8      	cmp	r0, r5
 80051f6:	d1fb      	bne.n	80051f0 <__sccl+0x1c>
 80051f8:	b90b      	cbnz	r3, 80051fe <__sccl+0x2a>
 80051fa:	1e50      	subs	r0, r2, #1
 80051fc:	bd70      	pop	{r4, r5, r6, pc}
 80051fe:	f081 0101 	eor.w	r1, r1, #1
 8005202:	4610      	mov	r0, r2
 8005204:	54e1      	strb	r1, [r4, r3]
 8005206:	4602      	mov	r2, r0
 8005208:	f812 5b01 	ldrb.w	r5, [r2], #1
 800520c:	2d2d      	cmp	r5, #45	; 0x2d
 800520e:	d005      	beq.n	800521c <__sccl+0x48>
 8005210:	2d5d      	cmp	r5, #93	; 0x5d
 8005212:	d016      	beq.n	8005242 <__sccl+0x6e>
 8005214:	2d00      	cmp	r5, #0
 8005216:	d0f1      	beq.n	80051fc <__sccl+0x28>
 8005218:	462b      	mov	r3, r5
 800521a:	e7f2      	b.n	8005202 <__sccl+0x2e>
 800521c:	7846      	ldrb	r6, [r0, #1]
 800521e:	2e5d      	cmp	r6, #93	; 0x5d
 8005220:	d0fa      	beq.n	8005218 <__sccl+0x44>
 8005222:	42b3      	cmp	r3, r6
 8005224:	dcf8      	bgt.n	8005218 <__sccl+0x44>
 8005226:	461a      	mov	r2, r3
 8005228:	3002      	adds	r0, #2
 800522a:	3201      	adds	r2, #1
 800522c:	4296      	cmp	r6, r2
 800522e:	54a1      	strb	r1, [r4, r2]
 8005230:	dcfb      	bgt.n	800522a <__sccl+0x56>
 8005232:	1af2      	subs	r2, r6, r3
 8005234:	3a01      	subs	r2, #1
 8005236:	42b3      	cmp	r3, r6
 8005238:	bfa8      	it	ge
 800523a:	2200      	movge	r2, #0
 800523c:	1c5d      	adds	r5, r3, #1
 800523e:	18ab      	adds	r3, r5, r2
 8005240:	e7e1      	b.n	8005206 <__sccl+0x32>
 8005242:	4610      	mov	r0, r2
 8005244:	e7da      	b.n	80051fc <__sccl+0x28>

08005246 <__submore>:
 8005246:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800524a:	460c      	mov	r4, r1
 800524c:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800524e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005252:	4299      	cmp	r1, r3
 8005254:	d11b      	bne.n	800528e <__submore+0x48>
 8005256:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800525a:	f7ff f925 	bl	80044a8 <_malloc_r>
 800525e:	b918      	cbnz	r0, 8005268 <__submore+0x22>
 8005260:	f04f 30ff 	mov.w	r0, #4294967295
 8005264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005268:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800526c:	63a3      	str	r3, [r4, #56]	; 0x38
 800526e:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8005272:	6360      	str	r0, [r4, #52]	; 0x34
 8005274:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8005278:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800527c:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8005280:	7043      	strb	r3, [r0, #1]
 8005282:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005286:	7003      	strb	r3, [r0, #0]
 8005288:	6020      	str	r0, [r4, #0]
 800528a:	2000      	movs	r0, #0
 800528c:	e7ea      	b.n	8005264 <__submore+0x1e>
 800528e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8005290:	0077      	lsls	r7, r6, #1
 8005292:	463a      	mov	r2, r7
 8005294:	f000 f856 	bl	8005344 <_realloc_r>
 8005298:	4605      	mov	r5, r0
 800529a:	2800      	cmp	r0, #0
 800529c:	d0e0      	beq.n	8005260 <__submore+0x1a>
 800529e:	eb00 0806 	add.w	r8, r0, r6
 80052a2:	4601      	mov	r1, r0
 80052a4:	4632      	mov	r2, r6
 80052a6:	4640      	mov	r0, r8
 80052a8:	f000 f83e 	bl	8005328 <memcpy>
 80052ac:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80052b0:	f8c4 8000 	str.w	r8, [r4]
 80052b4:	e7e9      	b.n	800528a <__submore+0x44>

080052b6 <memmove>:
 80052b6:	4288      	cmp	r0, r1
 80052b8:	b510      	push	{r4, lr}
 80052ba:	eb01 0402 	add.w	r4, r1, r2
 80052be:	d902      	bls.n	80052c6 <memmove+0x10>
 80052c0:	4284      	cmp	r4, r0
 80052c2:	4623      	mov	r3, r4
 80052c4:	d807      	bhi.n	80052d6 <memmove+0x20>
 80052c6:	1e43      	subs	r3, r0, #1
 80052c8:	42a1      	cmp	r1, r4
 80052ca:	d008      	beq.n	80052de <memmove+0x28>
 80052cc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052d0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80052d4:	e7f8      	b.n	80052c8 <memmove+0x12>
 80052d6:	4601      	mov	r1, r0
 80052d8:	4402      	add	r2, r0
 80052da:	428a      	cmp	r2, r1
 80052dc:	d100      	bne.n	80052e0 <memmove+0x2a>
 80052de:	bd10      	pop	{r4, pc}
 80052e0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80052e4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80052e8:	e7f7      	b.n	80052da <memmove+0x24>
	...

080052ec <_sbrk_r>:
 80052ec:	b538      	push	{r3, r4, r5, lr}
 80052ee:	2300      	movs	r3, #0
 80052f0:	4d05      	ldr	r5, [pc, #20]	; (8005308 <_sbrk_r+0x1c>)
 80052f2:	4604      	mov	r4, r0
 80052f4:	4608      	mov	r0, r1
 80052f6:	602b      	str	r3, [r5, #0]
 80052f8:	f7fb feda 	bl	80010b0 <_sbrk>
 80052fc:	1c43      	adds	r3, r0, #1
 80052fe:	d102      	bne.n	8005306 <_sbrk_r+0x1a>
 8005300:	682b      	ldr	r3, [r5, #0]
 8005302:	b103      	cbz	r3, 8005306 <_sbrk_r+0x1a>
 8005304:	6023      	str	r3, [r4, #0]
 8005306:	bd38      	pop	{r3, r4, r5, pc}
 8005308:	2000031c 	.word	0x2000031c

0800530c <memchr>:
 800530c:	4603      	mov	r3, r0
 800530e:	b510      	push	{r4, lr}
 8005310:	b2c9      	uxtb	r1, r1
 8005312:	4402      	add	r2, r0
 8005314:	4293      	cmp	r3, r2
 8005316:	4618      	mov	r0, r3
 8005318:	d101      	bne.n	800531e <memchr+0x12>
 800531a:	2000      	movs	r0, #0
 800531c:	e003      	b.n	8005326 <memchr+0x1a>
 800531e:	7804      	ldrb	r4, [r0, #0]
 8005320:	3301      	adds	r3, #1
 8005322:	428c      	cmp	r4, r1
 8005324:	d1f6      	bne.n	8005314 <memchr+0x8>
 8005326:	bd10      	pop	{r4, pc}

08005328 <memcpy>:
 8005328:	440a      	add	r2, r1
 800532a:	4291      	cmp	r1, r2
 800532c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005330:	d100      	bne.n	8005334 <memcpy+0xc>
 8005332:	4770      	bx	lr
 8005334:	b510      	push	{r4, lr}
 8005336:	f811 4b01 	ldrb.w	r4, [r1], #1
 800533a:	4291      	cmp	r1, r2
 800533c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005340:	d1f9      	bne.n	8005336 <memcpy+0xe>
 8005342:	bd10      	pop	{r4, pc}

08005344 <_realloc_r>:
 8005344:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005348:	4680      	mov	r8, r0
 800534a:	4614      	mov	r4, r2
 800534c:	460e      	mov	r6, r1
 800534e:	b921      	cbnz	r1, 800535a <_realloc_r+0x16>
 8005350:	4611      	mov	r1, r2
 8005352:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005356:	f7ff b8a7 	b.w	80044a8 <_malloc_r>
 800535a:	b92a      	cbnz	r2, 8005368 <_realloc_r+0x24>
 800535c:	f7ff f83c 	bl	80043d8 <_free_r>
 8005360:	4625      	mov	r5, r4
 8005362:	4628      	mov	r0, r5
 8005364:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005368:	f000 f910 	bl	800558c <_malloc_usable_size_r>
 800536c:	4284      	cmp	r4, r0
 800536e:	4607      	mov	r7, r0
 8005370:	d802      	bhi.n	8005378 <_realloc_r+0x34>
 8005372:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005376:	d812      	bhi.n	800539e <_realloc_r+0x5a>
 8005378:	4621      	mov	r1, r4
 800537a:	4640      	mov	r0, r8
 800537c:	f7ff f894 	bl	80044a8 <_malloc_r>
 8005380:	4605      	mov	r5, r0
 8005382:	2800      	cmp	r0, #0
 8005384:	d0ed      	beq.n	8005362 <_realloc_r+0x1e>
 8005386:	42bc      	cmp	r4, r7
 8005388:	4622      	mov	r2, r4
 800538a:	4631      	mov	r1, r6
 800538c:	bf28      	it	cs
 800538e:	463a      	movcs	r2, r7
 8005390:	f7ff ffca 	bl	8005328 <memcpy>
 8005394:	4631      	mov	r1, r6
 8005396:	4640      	mov	r0, r8
 8005398:	f7ff f81e 	bl	80043d8 <_free_r>
 800539c:	e7e1      	b.n	8005362 <_realloc_r+0x1e>
 800539e:	4635      	mov	r5, r6
 80053a0:	e7df      	b.n	8005362 <_realloc_r+0x1e>
	...

080053a4 <_strtol_l.constprop.0>:
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053aa:	4686      	mov	lr, r0
 80053ac:	4690      	mov	r8, r2
 80053ae:	d001      	beq.n	80053b4 <_strtol_l.constprop.0+0x10>
 80053b0:	2b24      	cmp	r3, #36	; 0x24
 80053b2:	d906      	bls.n	80053c2 <_strtol_l.constprop.0+0x1e>
 80053b4:	f7fe ffdc 	bl	8004370 <__errno>
 80053b8:	2316      	movs	r3, #22
 80053ba:	6003      	str	r3, [r0, #0]
 80053bc:	2000      	movs	r0, #0
 80053be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053c2:	460d      	mov	r5, r1
 80053c4:	4835      	ldr	r0, [pc, #212]	; (800549c <_strtol_l.constprop.0+0xf8>)
 80053c6:	462a      	mov	r2, r5
 80053c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80053cc:	5d06      	ldrb	r6, [r0, r4]
 80053ce:	f016 0608 	ands.w	r6, r6, #8
 80053d2:	d1f8      	bne.n	80053c6 <_strtol_l.constprop.0+0x22>
 80053d4:	2c2d      	cmp	r4, #45	; 0x2d
 80053d6:	d12e      	bne.n	8005436 <_strtol_l.constprop.0+0x92>
 80053d8:	2601      	movs	r6, #1
 80053da:	782c      	ldrb	r4, [r5, #0]
 80053dc:	1c95      	adds	r5, r2, #2
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d057      	beq.n	8005492 <_strtol_l.constprop.0+0xee>
 80053e2:	2b10      	cmp	r3, #16
 80053e4:	d109      	bne.n	80053fa <_strtol_l.constprop.0+0x56>
 80053e6:	2c30      	cmp	r4, #48	; 0x30
 80053e8:	d107      	bne.n	80053fa <_strtol_l.constprop.0+0x56>
 80053ea:	782a      	ldrb	r2, [r5, #0]
 80053ec:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80053f0:	2a58      	cmp	r2, #88	; 0x58
 80053f2:	d149      	bne.n	8005488 <_strtol_l.constprop.0+0xe4>
 80053f4:	2310      	movs	r3, #16
 80053f6:	786c      	ldrb	r4, [r5, #1]
 80053f8:	3502      	adds	r5, #2
 80053fa:	2200      	movs	r2, #0
 80053fc:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8005400:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005404:	fbbc f9f3 	udiv	r9, ip, r3
 8005408:	4610      	mov	r0, r2
 800540a:	fb03 ca19 	mls	sl, r3, r9, ip
 800540e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8005412:	2f09      	cmp	r7, #9
 8005414:	d814      	bhi.n	8005440 <_strtol_l.constprop.0+0x9c>
 8005416:	463c      	mov	r4, r7
 8005418:	42a3      	cmp	r3, r4
 800541a:	dd20      	ble.n	800545e <_strtol_l.constprop.0+0xba>
 800541c:	1c57      	adds	r7, r2, #1
 800541e:	d007      	beq.n	8005430 <_strtol_l.constprop.0+0x8c>
 8005420:	4581      	cmp	r9, r0
 8005422:	d319      	bcc.n	8005458 <_strtol_l.constprop.0+0xb4>
 8005424:	d101      	bne.n	800542a <_strtol_l.constprop.0+0x86>
 8005426:	45a2      	cmp	sl, r4
 8005428:	db16      	blt.n	8005458 <_strtol_l.constprop.0+0xb4>
 800542a:	2201      	movs	r2, #1
 800542c:	fb00 4003 	mla	r0, r0, r3, r4
 8005430:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005434:	e7eb      	b.n	800540e <_strtol_l.constprop.0+0x6a>
 8005436:	2c2b      	cmp	r4, #43	; 0x2b
 8005438:	bf04      	itt	eq
 800543a:	782c      	ldrbeq	r4, [r5, #0]
 800543c:	1c95      	addeq	r5, r2, #2
 800543e:	e7ce      	b.n	80053de <_strtol_l.constprop.0+0x3a>
 8005440:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8005444:	2f19      	cmp	r7, #25
 8005446:	d801      	bhi.n	800544c <_strtol_l.constprop.0+0xa8>
 8005448:	3c37      	subs	r4, #55	; 0x37
 800544a:	e7e5      	b.n	8005418 <_strtol_l.constprop.0+0x74>
 800544c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8005450:	2f19      	cmp	r7, #25
 8005452:	d804      	bhi.n	800545e <_strtol_l.constprop.0+0xba>
 8005454:	3c57      	subs	r4, #87	; 0x57
 8005456:	e7df      	b.n	8005418 <_strtol_l.constprop.0+0x74>
 8005458:	f04f 32ff 	mov.w	r2, #4294967295
 800545c:	e7e8      	b.n	8005430 <_strtol_l.constprop.0+0x8c>
 800545e:	1c53      	adds	r3, r2, #1
 8005460:	d108      	bne.n	8005474 <_strtol_l.constprop.0+0xd0>
 8005462:	2322      	movs	r3, #34	; 0x22
 8005464:	4660      	mov	r0, ip
 8005466:	f8ce 3000 	str.w	r3, [lr]
 800546a:	f1b8 0f00 	cmp.w	r8, #0
 800546e:	d0a6      	beq.n	80053be <_strtol_l.constprop.0+0x1a>
 8005470:	1e69      	subs	r1, r5, #1
 8005472:	e006      	b.n	8005482 <_strtol_l.constprop.0+0xde>
 8005474:	b106      	cbz	r6, 8005478 <_strtol_l.constprop.0+0xd4>
 8005476:	4240      	negs	r0, r0
 8005478:	f1b8 0f00 	cmp.w	r8, #0
 800547c:	d09f      	beq.n	80053be <_strtol_l.constprop.0+0x1a>
 800547e:	2a00      	cmp	r2, #0
 8005480:	d1f6      	bne.n	8005470 <_strtol_l.constprop.0+0xcc>
 8005482:	f8c8 1000 	str.w	r1, [r8]
 8005486:	e79a      	b.n	80053be <_strtol_l.constprop.0+0x1a>
 8005488:	2430      	movs	r4, #48	; 0x30
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1b5      	bne.n	80053fa <_strtol_l.constprop.0+0x56>
 800548e:	2308      	movs	r3, #8
 8005490:	e7b3      	b.n	80053fa <_strtol_l.constprop.0+0x56>
 8005492:	2c30      	cmp	r4, #48	; 0x30
 8005494:	d0a9      	beq.n	80053ea <_strtol_l.constprop.0+0x46>
 8005496:	230a      	movs	r3, #10
 8005498:	e7af      	b.n	80053fa <_strtol_l.constprop.0+0x56>
 800549a:	bf00      	nop
 800549c:	08005677 	.word	0x08005677

080054a0 <_strtol_r>:
 80054a0:	f7ff bf80 	b.w	80053a4 <_strtol_l.constprop.0>

080054a4 <_strtoul_l.constprop.0>:
 80054a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80054a8:	4686      	mov	lr, r0
 80054aa:	460d      	mov	r5, r1
 80054ac:	4f35      	ldr	r7, [pc, #212]	; (8005584 <_strtoul_l.constprop.0+0xe0>)
 80054ae:	4628      	mov	r0, r5
 80054b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80054b4:	5d3e      	ldrb	r6, [r7, r4]
 80054b6:	f016 0608 	ands.w	r6, r6, #8
 80054ba:	d1f8      	bne.n	80054ae <_strtoul_l.constprop.0+0xa>
 80054bc:	2c2d      	cmp	r4, #45	; 0x2d
 80054be:	d130      	bne.n	8005522 <_strtoul_l.constprop.0+0x7e>
 80054c0:	2601      	movs	r6, #1
 80054c2:	782c      	ldrb	r4, [r5, #0]
 80054c4:	1c85      	adds	r5, r0, #2
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d057      	beq.n	800557a <_strtoul_l.constprop.0+0xd6>
 80054ca:	2b10      	cmp	r3, #16
 80054cc:	d109      	bne.n	80054e2 <_strtoul_l.constprop.0+0x3e>
 80054ce:	2c30      	cmp	r4, #48	; 0x30
 80054d0:	d107      	bne.n	80054e2 <_strtoul_l.constprop.0+0x3e>
 80054d2:	7828      	ldrb	r0, [r5, #0]
 80054d4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80054d8:	2858      	cmp	r0, #88	; 0x58
 80054da:	d149      	bne.n	8005570 <_strtoul_l.constprop.0+0xcc>
 80054dc:	2310      	movs	r3, #16
 80054de:	786c      	ldrb	r4, [r5, #1]
 80054e0:	3502      	adds	r5, #2
 80054e2:	f04f 38ff 	mov.w	r8, #4294967295
 80054e6:	fbb8 f8f3 	udiv	r8, r8, r3
 80054ea:	2700      	movs	r7, #0
 80054ec:	fb03 f908 	mul.w	r9, r3, r8
 80054f0:	4638      	mov	r0, r7
 80054f2:	ea6f 0909 	mvn.w	r9, r9
 80054f6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80054fa:	f1bc 0f09 	cmp.w	ip, #9
 80054fe:	d815      	bhi.n	800552c <_strtoul_l.constprop.0+0x88>
 8005500:	4664      	mov	r4, ip
 8005502:	42a3      	cmp	r3, r4
 8005504:	dd23      	ble.n	800554e <_strtoul_l.constprop.0+0xaa>
 8005506:	f1b7 3fff 	cmp.w	r7, #4294967295
 800550a:	d007      	beq.n	800551c <_strtoul_l.constprop.0+0x78>
 800550c:	4580      	cmp	r8, r0
 800550e:	d31b      	bcc.n	8005548 <_strtoul_l.constprop.0+0xa4>
 8005510:	d101      	bne.n	8005516 <_strtoul_l.constprop.0+0x72>
 8005512:	45a1      	cmp	r9, r4
 8005514:	db18      	blt.n	8005548 <_strtoul_l.constprop.0+0xa4>
 8005516:	2701      	movs	r7, #1
 8005518:	fb00 4003 	mla	r0, r0, r3, r4
 800551c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005520:	e7e9      	b.n	80054f6 <_strtoul_l.constprop.0+0x52>
 8005522:	2c2b      	cmp	r4, #43	; 0x2b
 8005524:	bf04      	itt	eq
 8005526:	782c      	ldrbeq	r4, [r5, #0]
 8005528:	1c85      	addeq	r5, r0, #2
 800552a:	e7cc      	b.n	80054c6 <_strtoul_l.constprop.0+0x22>
 800552c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005530:	f1bc 0f19 	cmp.w	ip, #25
 8005534:	d801      	bhi.n	800553a <_strtoul_l.constprop.0+0x96>
 8005536:	3c37      	subs	r4, #55	; 0x37
 8005538:	e7e3      	b.n	8005502 <_strtoul_l.constprop.0+0x5e>
 800553a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800553e:	f1bc 0f19 	cmp.w	ip, #25
 8005542:	d804      	bhi.n	800554e <_strtoul_l.constprop.0+0xaa>
 8005544:	3c57      	subs	r4, #87	; 0x57
 8005546:	e7dc      	b.n	8005502 <_strtoul_l.constprop.0+0x5e>
 8005548:	f04f 37ff 	mov.w	r7, #4294967295
 800554c:	e7e6      	b.n	800551c <_strtoul_l.constprop.0+0x78>
 800554e:	1c7b      	adds	r3, r7, #1
 8005550:	d106      	bne.n	8005560 <_strtoul_l.constprop.0+0xbc>
 8005552:	2322      	movs	r3, #34	; 0x22
 8005554:	4638      	mov	r0, r7
 8005556:	f8ce 3000 	str.w	r3, [lr]
 800555a:	b932      	cbnz	r2, 800556a <_strtoul_l.constprop.0+0xc6>
 800555c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005560:	b106      	cbz	r6, 8005564 <_strtoul_l.constprop.0+0xc0>
 8005562:	4240      	negs	r0, r0
 8005564:	2a00      	cmp	r2, #0
 8005566:	d0f9      	beq.n	800555c <_strtoul_l.constprop.0+0xb8>
 8005568:	b107      	cbz	r7, 800556c <_strtoul_l.constprop.0+0xc8>
 800556a:	1e69      	subs	r1, r5, #1
 800556c:	6011      	str	r1, [r2, #0]
 800556e:	e7f5      	b.n	800555c <_strtoul_l.constprop.0+0xb8>
 8005570:	2430      	movs	r4, #48	; 0x30
 8005572:	2b00      	cmp	r3, #0
 8005574:	d1b5      	bne.n	80054e2 <_strtoul_l.constprop.0+0x3e>
 8005576:	2308      	movs	r3, #8
 8005578:	e7b3      	b.n	80054e2 <_strtoul_l.constprop.0+0x3e>
 800557a:	2c30      	cmp	r4, #48	; 0x30
 800557c:	d0a9      	beq.n	80054d2 <_strtoul_l.constprop.0+0x2e>
 800557e:	230a      	movs	r3, #10
 8005580:	e7af      	b.n	80054e2 <_strtoul_l.constprop.0+0x3e>
 8005582:	bf00      	nop
 8005584:	08005677 	.word	0x08005677

08005588 <_strtoul_r>:
 8005588:	f7ff bf8c 	b.w	80054a4 <_strtoul_l.constprop.0>

0800558c <_malloc_usable_size_r>:
 800558c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005590:	1f18      	subs	r0, r3, #4
 8005592:	2b00      	cmp	r3, #0
 8005594:	bfbc      	itt	lt
 8005596:	580b      	ldrlt	r3, [r1, r0]
 8005598:	18c0      	addlt	r0, r0, r3
 800559a:	4770      	bx	lr

0800559c <_init>:
 800559c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800559e:	bf00      	nop
 80055a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055a2:	bc08      	pop	{r3}
 80055a4:	469e      	mov	lr, r3
 80055a6:	4770      	bx	lr

080055a8 <_fini>:
 80055a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055aa:	bf00      	nop
 80055ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055ae:	bc08      	pop	{r3}
 80055b0:	469e      	mov	lr, r3
 80055b2:	4770      	bx	lr
