
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tset_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401330 <.init>:
  401330:	stp	x29, x30, [sp, #-16]!
  401334:	mov	x29, sp
  401338:	bl	401710 <ferror@plt+0x60>
  40133c:	ldp	x29, x30, [sp], #16
  401340:	ret

Disassembly of section .plt:

0000000000401350 <strlen@plt-0x20>:
  401350:	stp	x16, x30, [sp, #-16]!
  401354:	adrp	x16, 413000 <ferror@plt+0x11950>
  401358:	ldr	x17, [x16, #4088]
  40135c:	add	x16, x16, #0xff8
  401360:	br	x17
  401364:	nop
  401368:	nop
  40136c:	nop

0000000000401370 <strlen@plt>:
  401370:	adrp	x16, 414000 <ferror@plt+0x12950>
  401374:	ldr	x17, [x16]
  401378:	add	x16, x16, #0x0
  40137c:	br	x17

0000000000401380 <exit@plt>:
  401380:	adrp	x16, 414000 <ferror@plt+0x12950>
  401384:	ldr	x17, [x16, #8]
  401388:	add	x16, x16, #0x8
  40138c:	br	x17

0000000000401390 <setupterm@plt>:
  401390:	adrp	x16, 414000 <ferror@plt+0x12950>
  401394:	ldr	x17, [x16, #16]
  401398:	add	x16, x16, #0x10
  40139c:	br	x17

00000000004013a0 <perror@plt>:
  4013a0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4013a4:	ldr	x17, [x16, #24]
  4013a8:	add	x16, x16, #0x18
  4013ac:	br	x17

00000000004013b0 <cfgetospeed@plt>:
  4013b0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4013b4:	ldr	x17, [x16, #32]
  4013b8:	add	x16, x16, #0x20
  4013bc:	br	x17

00000000004013c0 <tputs@plt>:
  4013c0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4013c4:	ldr	x17, [x16, #40]
  4013c8:	add	x16, x16, #0x28
  4013cc:	br	x17

00000000004013d0 <ttyname@plt>:
  4013d0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4013d4:	ldr	x17, [x16, #48]
  4013d8:	add	x16, x16, #0x30
  4013dc:	br	x17

00000000004013e0 <putc@plt>:
  4013e0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4013e4:	ldr	x17, [x16, #56]
  4013e8:	add	x16, x16, #0x38
  4013ec:	br	x17

00000000004013f0 <fputc@plt>:
  4013f0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4013f4:	ldr	x17, [x16, #64]
  4013f8:	add	x16, x16, #0x40
  4013fc:	br	x17

0000000000401400 <curses_version@plt>:
  401400:	adrp	x16, 414000 <ferror@plt+0x12950>
  401404:	ldr	x17, [x16, #72]
  401408:	add	x16, x16, #0x48
  40140c:	br	x17

0000000000401410 <__ctype_tolower_loc@plt>:
  401410:	adrp	x16, 414000 <ferror@plt+0x12950>
  401414:	ldr	x17, [x16, #80]
  401418:	add	x16, x16, #0x50
  40141c:	br	x17

0000000000401420 <tcgetattr@plt>:
  401420:	adrp	x16, 414000 <ferror@plt+0x12950>
  401424:	ldr	x17, [x16, #88]
  401428:	add	x16, x16, #0x58
  40142c:	br	x17

0000000000401430 <fileno@plt>:
  401430:	adrp	x16, 414000 <ferror@plt+0x12950>
  401434:	ldr	x17, [x16, #96]
  401438:	add	x16, x16, #0x60
  40143c:	br	x17

0000000000401440 <fclose@plt>:
  401440:	adrp	x16, 414000 <ferror@plt+0x12950>
  401444:	ldr	x17, [x16, #104]
  401448:	add	x16, x16, #0x68
  40144c:	br	x17

0000000000401450 <fopen@plt>:
  401450:	adrp	x16, 414000 <ferror@plt+0x12950>
  401454:	ldr	x17, [x16, #112]
  401458:	add	x16, x16, #0x70
  40145c:	br	x17

0000000000401460 <_nc_is_abs_path@plt>:
  401460:	adrp	x16, 414000 <ferror@plt+0x12950>
  401464:	ldr	x17, [x16, #120]
  401468:	add	x16, x16, #0x78
  40146c:	br	x17

0000000000401470 <malloc@plt>:
  401470:	adrp	x16, 414000 <ferror@plt+0x12950>
  401474:	ldr	x17, [x16, #128]
  401478:	add	x16, x16, #0x80
  40147c:	br	x17

0000000000401480 <open@plt>:
  401480:	adrp	x16, 414000 <ferror@plt+0x12950>
  401484:	ldr	x17, [x16, #136]
  401488:	add	x16, x16, #0x88
  40148c:	br	x17

0000000000401490 <tparm@plt>:
  401490:	adrp	x16, 414000 <ferror@plt+0x12950>
  401494:	ldr	x17, [x16, #144]
  401498:	add	x16, x16, #0x90
  40149c:	br	x17

00000000004014a0 <strncmp@plt>:
  4014a0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4014a4:	ldr	x17, [x16, #152]
  4014a8:	add	x16, x16, #0x98
  4014ac:	br	x17

00000000004014b0 <__libc_start_main@plt>:
  4014b0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4014b4:	ldr	x17, [x16, #160]
  4014b8:	add	x16, x16, #0xa0
  4014bc:	br	x17

00000000004014c0 <strpbrk@plt>:
  4014c0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4014c4:	ldr	x17, [x16, #168]
  4014c8:	add	x16, x16, #0xa8
  4014cc:	br	x17

00000000004014d0 <getopt@plt>:
  4014d0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4014d4:	ldr	x17, [x16, #176]
  4014d8:	add	x16, x16, #0xb0
  4014dc:	br	x17

00000000004014e0 <system@plt>:
  4014e0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4014e4:	ldr	x17, [x16, #184]
  4014e8:	add	x16, x16, #0xb8
  4014ec:	br	x17

00000000004014f0 <strdup@plt>:
  4014f0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4014f4:	ldr	x17, [x16, #192]
  4014f8:	add	x16, x16, #0xc0
  4014fc:	br	x17

0000000000401500 <strerror@plt>:
  401500:	adrp	x16, 414000 <ferror@plt+0x12950>
  401504:	ldr	x17, [x16, #200]
  401508:	add	x16, x16, #0xc8
  40150c:	br	x17

0000000000401510 <__gmon_start__@plt>:
  401510:	adrp	x16, 414000 <ferror@plt+0x12950>
  401514:	ldr	x17, [x16, #208]
  401518:	add	x16, x16, #0xd0
  40151c:	br	x17

0000000000401520 <abort@plt>:
  401520:	adrp	x16, 414000 <ferror@plt+0x12950>
  401524:	ldr	x17, [x16, #216]
  401528:	add	x16, x16, #0xd8
  40152c:	br	x17

0000000000401530 <feof@plt>:
  401530:	adrp	x16, 414000 <ferror@plt+0x12950>
  401534:	ldr	x17, [x16, #224]
  401538:	add	x16, x16, #0xe0
  40153c:	br	x17

0000000000401540 <puts@plt>:
  401540:	adrp	x16, 414000 <ferror@plt+0x12950>
  401544:	ldr	x17, [x16, #232]
  401548:	add	x16, x16, #0xe8
  40154c:	br	x17

0000000000401550 <fread_unlocked@plt>:
  401550:	adrp	x16, 414000 <ferror@plt+0x12950>
  401554:	ldr	x17, [x16, #240]
  401558:	add	x16, x16, #0xf0
  40155c:	br	x17

0000000000401560 <strcmp@plt>:
  401560:	adrp	x16, 414000 <ferror@plt+0x12950>
  401564:	ldr	x17, [x16, #248]
  401568:	add	x16, x16, #0xf8
  40156c:	br	x17

0000000000401570 <__ctype_b_loc@plt>:
  401570:	adrp	x16, 414000 <ferror@plt+0x12950>
  401574:	ldr	x17, [x16, #256]
  401578:	add	x16, x16, #0x100
  40157c:	br	x17

0000000000401580 <free@plt>:
  401580:	adrp	x16, 414000 <ferror@plt+0x12950>
  401584:	ldr	x17, [x16, #264]
  401588:	add	x16, x16, #0x108
  40158c:	br	x17

0000000000401590 <_nc_rootname@plt>:
  401590:	adrp	x16, 414000 <ferror@plt+0x12950>
  401594:	ldr	x17, [x16, #272]
  401598:	add	x16, x16, #0x110
  40159c:	br	x17

00000000004015a0 <strchr@plt>:
  4015a0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4015a4:	ldr	x17, [x16, #280]
  4015a8:	add	x16, x16, #0x118
  4015ac:	br	x17

00000000004015b0 <getttynam@plt>:
  4015b0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4015b4:	ldr	x17, [x16, #288]
  4015b8:	add	x16, x16, #0x120
  4015bc:	br	x17

00000000004015c0 <fwrite@plt>:
  4015c0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4015c4:	ldr	x17, [x16, #296]
  4015c8:	add	x16, x16, #0x128
  4015cc:	br	x17

00000000004015d0 <clearerr@plt>:
  4015d0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4015d4:	ldr	x17, [x16, #304]
  4015d8:	add	x16, x16, #0x130
  4015dc:	br	x17

00000000004015e0 <fflush@plt>:
  4015e0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4015e4:	ldr	x17, [x16, #312]
  4015e8:	add	x16, x16, #0x138
  4015ec:	br	x17

00000000004015f0 <_nc_basename@plt>:
  4015f0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4015f4:	ldr	x17, [x16, #320]
  4015f8:	add	x16, x16, #0x140
  4015fc:	br	x17

0000000000401600 <strcpy@plt>:
  401600:	adrp	x16, 414000 <ferror@plt+0x12950>
  401604:	ldr	x17, [x16, #328]
  401608:	add	x16, x16, #0x148
  40160c:	br	x17

0000000000401610 <strncat@plt>:
  401610:	adrp	x16, 414000 <ferror@plt+0x12950>
  401614:	ldr	x17, [x16, #336]
  401618:	add	x16, x16, #0x150
  40161c:	br	x17

0000000000401620 <tcsetattr@plt>:
  401620:	adrp	x16, 414000 <ferror@plt+0x12950>
  401624:	ldr	x17, [x16, #344]
  401628:	add	x16, x16, #0x158
  40162c:	br	x17

0000000000401630 <napms@plt>:
  401630:	adrp	x16, 414000 <ferror@plt+0x12950>
  401634:	ldr	x17, [x16, #352]
  401638:	add	x16, x16, #0x160
  40163c:	br	x17

0000000000401640 <vfprintf@plt>:
  401640:	adrp	x16, 414000 <ferror@plt+0x12950>
  401644:	ldr	x17, [x16, #360]
  401648:	add	x16, x16, #0x168
  40164c:	br	x17

0000000000401650 <printf@plt>:
  401650:	adrp	x16, 414000 <ferror@plt+0x12950>
  401654:	ldr	x17, [x16, #368]
  401658:	add	x16, x16, #0x170
  40165c:	br	x17

0000000000401660 <__errno_location@plt>:
  401660:	adrp	x16, 414000 <ferror@plt+0x12950>
  401664:	ldr	x17, [x16, #376]
  401668:	add	x16, x16, #0x178
  40166c:	br	x17

0000000000401670 <getenv@plt>:
  401670:	adrp	x16, 414000 <ferror@plt+0x12950>
  401674:	ldr	x17, [x16, #384]
  401678:	add	x16, x16, #0x180
  40167c:	br	x17

0000000000401680 <fprintf@plt>:
  401680:	adrp	x16, 414000 <ferror@plt+0x12950>
  401684:	ldr	x17, [x16, #392]
  401688:	add	x16, x16, #0x188
  40168c:	br	x17

0000000000401690 <fgets@plt>:
  401690:	adrp	x16, 414000 <ferror@plt+0x12950>
  401694:	ldr	x17, [x16, #400]
  401698:	add	x16, x16, #0x190
  40169c:	br	x17

00000000004016a0 <ioctl@plt>:
  4016a0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4016a4:	ldr	x17, [x16, #408]
  4016a8:	add	x16, x16, #0x198
  4016ac:	br	x17

00000000004016b0 <ferror@plt>:
  4016b0:	adrp	x16, 414000 <ferror@plt+0x12950>
  4016b4:	ldr	x17, [x16, #416]
  4016b8:	add	x16, x16, #0x1a0
  4016bc:	br	x17

Disassembly of section .text:

00000000004016c0 <.text>:
  4016c0:	mov	x29, #0x0                   	// #0
  4016c4:	mov	x30, #0x0                   	// #0
  4016c8:	mov	x5, x0
  4016cc:	ldr	x1, [sp]
  4016d0:	add	x2, sp, #0x8
  4016d4:	mov	x6, sp
  4016d8:	movz	x0, #0x0, lsl #48
  4016dc:	movk	x0, #0x0, lsl #32
  4016e0:	movk	x0, #0x40, lsl #16
  4016e4:	movk	x0, #0x17cc
  4016e8:	movz	x3, #0x0, lsl #48
  4016ec:	movk	x3, #0x0, lsl #32
  4016f0:	movk	x3, #0x40, lsl #16
  4016f4:	movk	x3, #0x32d0
  4016f8:	movz	x4, #0x0, lsl #48
  4016fc:	movk	x4, #0x0, lsl #32
  401700:	movk	x4, #0x40, lsl #16
  401704:	movk	x4, #0x3350
  401708:	bl	4014b0 <__libc_start_main@plt>
  40170c:	bl	401520 <abort@plt>
  401710:	adrp	x0, 413000 <ferror@plt+0x11950>
  401714:	ldr	x0, [x0, #4040]
  401718:	cbz	x0, 401720 <ferror@plt+0x70>
  40171c:	b	401510 <__gmon_start__@plt>
  401720:	ret
  401724:	nop
  401728:	adrp	x0, 414000 <ferror@plt+0x12950>
  40172c:	add	x0, x0, #0x1c0
  401730:	adrp	x1, 414000 <ferror@plt+0x12950>
  401734:	add	x1, x1, #0x1c0
  401738:	cmp	x1, x0
  40173c:	b.eq	401754 <ferror@plt+0xa4>  // b.none
  401740:	adrp	x1, 403000 <ferror@plt+0x1950>
  401744:	ldr	x1, [x1, #880]
  401748:	cbz	x1, 401754 <ferror@plt+0xa4>
  40174c:	mov	x16, x1
  401750:	br	x16
  401754:	ret
  401758:	adrp	x0, 414000 <ferror@plt+0x12950>
  40175c:	add	x0, x0, #0x1c0
  401760:	adrp	x1, 414000 <ferror@plt+0x12950>
  401764:	add	x1, x1, #0x1c0
  401768:	sub	x1, x1, x0
  40176c:	lsr	x2, x1, #63
  401770:	add	x1, x2, x1, asr #3
  401774:	cmp	xzr, x1, asr #1
  401778:	asr	x1, x1, #1
  40177c:	b.eq	401794 <ferror@plt+0xe4>  // b.none
  401780:	adrp	x2, 403000 <ferror@plt+0x1950>
  401784:	ldr	x2, [x2, #888]
  401788:	cbz	x2, 401794 <ferror@plt+0xe4>
  40178c:	mov	x16, x2
  401790:	br	x16
  401794:	ret
  401798:	stp	x29, x30, [sp, #-32]!
  40179c:	mov	x29, sp
  4017a0:	str	x19, [sp, #16]
  4017a4:	adrp	x19, 414000 <ferror@plt+0x12950>
  4017a8:	ldrb	w0, [x19, #448]
  4017ac:	cbnz	w0, 4017bc <ferror@plt+0x10c>
  4017b0:	bl	401728 <ferror@plt+0x78>
  4017b4:	mov	w0, #0x1                   	// #1
  4017b8:	strb	w0, [x19, #448]
  4017bc:	ldr	x19, [sp, #16]
  4017c0:	ldp	x29, x30, [sp], #32
  4017c4:	ret
  4017c8:	b	401758 <ferror@plt+0xa8>
  4017cc:	sub	sp, sp, #0x100
  4017d0:	stp	x24, x23, [sp, #208]
  4017d4:	mov	w23, w0
  4017d8:	mov	x0, x1
  4017dc:	stp	x29, x30, [sp, #160]
  4017e0:	stp	x28, x27, [sp, #176]
  4017e4:	stp	x26, x25, [sp, #192]
  4017e8:	stp	x22, x21, [sp, #224]
  4017ec:	stp	x20, x19, [sp, #240]
  4017f0:	add	x29, sp, #0xa0
  4017f4:	mov	x22, x1
  4017f8:	bl	401b40 <ferror@plt+0x490>
  4017fc:	mov	w9, #0xffffffff            	// #-1
  401800:	stp	xzr, xzr, [sp, #16]
  401804:	stp	w9, wzr, [sp, #8]
  401808:	adrp	x19, 413000 <ferror@plt+0x11950>
  40180c:	ldr	x19, [x19, #4008]
  401810:	adrp	x24, 403000 <ferror@plt+0x1950>
  401814:	adrp	x28, 403000 <ferror@plt+0x1950>
  401818:	mov	w26, wzr
  40181c:	mov	w8, wzr
  401820:	mov	w25, wzr
  401824:	add	x24, x24, #0x7ca
  401828:	add	x28, x28, #0x380
  40182c:	mov	w20, #0xffffffff            	// #-1
  401830:	mov	w21, #0xffffffff            	// #-1
  401834:	b	401848 <ferror@plt+0x198>
  401838:	ldr	x1, [x19]
  40183c:	mov	x0, xzr
  401840:	bl	401c40 <ferror@plt+0x590>
  401844:	mov	w8, w27
  401848:	mov	w0, w23
  40184c:	mov	x1, x22
  401850:	mov	x2, x24
  401854:	mov	w27, w8
  401858:	bl	4014d0 <getopt@plt>
  40185c:	add	w8, w0, #0x1
  401860:	cmp	w8, #0x78
  401864:	b.hi	401974 <ferror@plt+0x2c4>  // b.pmore
  401868:	adr	x9, 401838 <ferror@plt+0x188>
  40186c:	ldrb	w10, [x28, x8]
  401870:	add	x9, x9, x10, lsl #2
  401874:	mov	w8, #0x1                   	// #1
  401878:	br	x9
  40187c:	mov	w8, #0x1                   	// #1
  401880:	str	w8, [sp, #12]
  401884:	mov	w8, w27
  401888:	b	401848 <ferror@plt+0x198>
  40188c:	mov	w8, #0x1                   	// #1
  401890:	str	w8, [sp, #28]
  401894:	mov	w8, w27
  401898:	b	401848 <ferror@plt+0x198>
  40189c:	mov	w8, #0x1                   	// #1
  4018a0:	str	w8, [sp, #20]
  4018a4:	mov	w8, w27
  4018a8:	b	401848 <ferror@plt+0x198>
  4018ac:	mov	w26, #0x1                   	// #1
  4018b0:	mov	w8, w27
  4018b4:	b	401848 <ferror@plt+0x198>
  4018b8:	ldr	x1, [x19]
  4018bc:	adrp	x0, 403000 <ferror@plt+0x1950>
  4018c0:	add	x0, x0, #0x7ea
  4018c4:	b	401840 <ferror@plt+0x190>
  4018c8:	mov	w25, #0x1                   	// #1
  4018cc:	mov	w8, w27
  4018d0:	b	401848 <ferror@plt+0x198>
  4018d4:	bl	401de4 <ferror@plt+0x734>
  4018d8:	and	w8, w0, #0xff
  4018dc:	str	w8, [sp, #8]
  4018e0:	mov	w8, w27
  4018e4:	b	401848 <ferror@plt+0x198>
  4018e8:	mov	w8, #0x1                   	// #1
  4018ec:	str	w8, [sp, #24]
  4018f0:	mov	w8, w27
  4018f4:	b	401848 <ferror@plt+0x198>
  4018f8:	ldr	x1, [x19]
  4018fc:	adrp	x0, 403000 <ferror@plt+0x1950>
  401900:	add	x0, x0, #0x7e2
  401904:	b	401840 <ferror@plt+0x190>
  401908:	bl	401de4 <ferror@plt+0x734>
  40190c:	and	w20, w0, #0xff
  401910:	mov	w8, w27
  401914:	b	401848 <ferror@plt+0x198>
  401918:	bl	401de4 <ferror@plt+0x734>
  40191c:	and	w21, w0, #0xff
  401920:	mov	w8, w27
  401924:	b	401848 <ferror@plt+0x198>
  401928:	ldr	x1, [x19]
  40192c:	adrp	x0, 403000 <ferror@plt+0x1950>
  401930:	add	x0, x0, #0x7f1
  401934:	b	401840 <ferror@plt+0x190>
  401938:	mov	w8, #0x1                   	// #1
  40193c:	str	w8, [sp, #16]
  401940:	mov	w8, w27
  401944:	b	401848 <ferror@plt+0x198>
  401948:	ldr	x0, [x22]
  40194c:	bl	401590 <_nc_rootname@plt>
  401950:	adrp	x8, 413000 <ferror@plt+0x11950>
  401954:	ldr	x8, [x8, #4016]
  401958:	adrp	x19, 413000 <ferror@plt+0x11950>
  40195c:	ldrsw	x24, [x8]
  401960:	ldr	x19, [x19, #4048]
  401964:	sub	w8, w23, w24
  401968:	cmp	w8, #0x2
  40196c:	str	x0, [x19]
  401970:	b.lt	401988 <ferror@plt+0x2d8>  // b.tstop
  401974:	bl	401e1c <ferror@plt+0x76c>
  401978:	bl	401400 <curses_version@plt>
  40197c:	bl	401540 <puts@plt>
  401980:	mov	w0, wzr
  401984:	bl	401380 <exit@plt>
  401988:	sub	x0, x29, #0x40
  40198c:	mov	w1, #0x1                   	// #1
  401990:	bl	4030a0 <ferror@plt+0x19f0>
  401994:	ldp	q0, q1, [x29, #-64]
  401998:	ldur	q2, [x29, #-32]
  40199c:	ldur	q3, [x29, #-20]
  4019a0:	mov	w23, w0
  4019a4:	sub	x0, x29, #0x40
  4019a8:	stp	q0, q1, [sp, #32]
  4019ac:	str	q2, [sp, #64]
  4019b0:	stur	q3, [sp, #76]
  4019b4:	bl	4013b0 <cfgetospeed@plt>
  4019b8:	adrp	x9, 413000 <ferror@plt+0x11950>
  4019bc:	ldr	x8, [x19]
  4019c0:	ldr	x9, [x9, #3992]
  4019c4:	adrp	x1, 403000 <ferror@plt+0x1950>
  4019c8:	add	x1, x1, #0x7fb
  4019cc:	strh	w0, [x9]
  4019d0:	mov	x0, x8
  4019d4:	bl	403040 <ferror@plt+0x1990>
  4019d8:	adrp	x19, 413000 <ferror@plt+0x11950>
  4019dc:	ldr	x19, [x19, #4000]
  4019e0:	ldr	x8, [x19]
  4019e4:	tbz	w0, #0, 401a08 <ferror@plt+0x358>
  4019e8:	mov	w1, #0x1                   	// #1
  4019ec:	mov	x0, x8
  4019f0:	mov	w2, wzr
  4019f4:	bl	402d5c <ferror@plt+0x16ac>
  4019f8:	sub	x1, x29, #0x40
  4019fc:	mov	w0, w23
  401a00:	bl	402560 <ferror@plt+0xeb0>
  401a04:	b	401a18 <ferror@plt+0x368>
  401a08:	mov	w2, #0x1                   	// #1
  401a0c:	mov	x0, x8
  401a10:	mov	w1, wzr
  401a14:	bl	402d5c <ferror@plt+0x16ac>
  401a18:	ldr	x1, [x22, x24, lsl #3]
  401a1c:	mov	w0, w23
  401a20:	bl	401e6c <ferror@plt+0x7bc>
  401a24:	mov	x22, x0
  401a28:	cbnz	w26, 401a70 <ferror@plt+0x3c0>
  401a2c:	eor	w8, w25, #0x1
  401a30:	eor	w9, w27, #0x1
  401a34:	orr	w9, w25, w9
  401a38:	orr	w24, w27, w8
  401a3c:	tbnz	w9, #0, 401a8c <ferror@plt+0x3dc>
  401a40:	tbnz	w24, #0, 401aac <ferror@plt+0x3fc>
  401a44:	ldr	w8, [sp, #16]
  401a48:	cbnz	w8, 401b10 <ferror@plt+0x460>
  401a4c:	ldp	w8, w19, [sp, #20]
  401a50:	cbz	w8, 401b2c <ferror@plt+0x47c>
  401a54:	cbnz	w19, 401a80 <ferror@plt+0x3d0>
  401a58:	ldr	w8, [sp, #28]
  401a5c:	cbz	w8, 401a68 <ferror@plt+0x3b8>
  401a60:	mov	x0, x22
  401a64:	bl	4020b0 <ferror@plt+0xa00>
  401a68:	mov	w0, wzr
  401a6c:	bl	401380 <exit@plt>
  401a70:	mov	x0, x22
  401a74:	bl	401540 <puts@plt>
  401a78:	ldr	w19, [sp, #24]
  401a7c:	cbz	w19, 401a58 <ferror@plt+0x3a8>
  401a80:	adrp	x0, 403000 <ferror@plt+0x1950>
  401a84:	add	x0, x0, #0x817
  401a88:	bl	402014 <ferror@plt+0x964>
  401a8c:	adrp	x8, 413000 <ferror@plt+0x11950>
  401a90:	ldr	x8, [x8, #4064]
  401a94:	mov	w0, w23
  401a98:	ldr	x8, [x8]
  401a9c:	ldr	x2, [x8, #24]
  401aa0:	add	x1, x2, #0x4
  401aa4:	bl	402f30 <ferror@plt+0x1880>
  401aa8:	tbz	w24, #0, 401a44 <ferror@plt+0x394>
  401aac:	ldr	w1, [sp, #8]
  401ab0:	sub	x0, x29, #0x40
  401ab4:	mov	w2, w20
  401ab8:	mov	w3, w21
  401abc:	bl	4026c4 <ferror@plt+0x1014>
  401ac0:	sub	x0, x29, #0x40
  401ac4:	bl	4027a4 <ferror@plt+0x10f4>
  401ac8:	ldr	w8, [sp, #12]
  401acc:	cbnz	w8, 401afc <ferror@plt+0x44c>
  401ad0:	add	x1, sp, #0x20
  401ad4:	mov	w0, w23
  401ad8:	bl	402810 <ferror@plt+0x1160>
  401adc:	tbz	w0, #0, 401afc <ferror@plt+0x44c>
  401ae0:	ldr	x1, [x19]
  401ae4:	mov	w0, #0xd                   	// #13
  401ae8:	bl	4013e0 <putc@plt>
  401aec:	ldr	x0, [x19]
  401af0:	bl	4015e0 <fflush@plt>
  401af4:	mov	w0, #0x3e8                 	// #1000
  401af8:	bl	401630 <napms@plt>
  401afc:	add	x0, sp, #0x20
  401b00:	sub	x1, x29, #0x40
  401b04:	bl	403244 <ferror@plt+0x1b94>
  401b08:	ldr	w8, [sp, #16]
  401b0c:	cbz	w8, 401a4c <ferror@plt+0x39c>
  401b10:	ldr	x0, [x19]
  401b14:	adrp	x1, 403000 <ferror@plt+0x1950>
  401b18:	add	x1, x1, #0x801
  401b1c:	mov	x2, x22
  401b20:	bl	401680 <fprintf@plt>
  401b24:	ldp	w8, w19, [sp, #20]
  401b28:	cbnz	w8, 401a54 <ferror@plt+0x3a4>
  401b2c:	add	x0, sp, #0x20
  401b30:	sub	x1, x29, #0x40
  401b34:	bl	402da0 <ferror@plt+0x16f0>
  401b38:	cbz	w19, 401a58 <ferror@plt+0x3a8>
  401b3c:	b	401a80 <ferror@plt+0x3d0>
  401b40:	stp	x29, x30, [sp, #-80]!
  401b44:	stp	x24, x23, [sp, #32]
  401b48:	stp	x22, x21, [sp, #48]
  401b4c:	stp	x20, x19, [sp, #64]
  401b50:	ldr	x8, [x0]
  401b54:	str	x25, [sp, #16]
  401b58:	mov	x29, sp
  401b5c:	cbz	x8, 401c28 <ferror@plt+0x578>
  401b60:	adrp	x20, 403000 <ferror@plt+0x1950>
  401b64:	adrp	x21, 403000 <ferror@plt+0x1950>
  401b68:	adrp	x22, 403000 <ferror@plt+0x1950>
  401b6c:	adrp	x23, 403000 <ferror@plt+0x1950>
  401b70:	mov	x19, x0
  401b74:	add	x20, x20, #0x846
  401b78:	mov	w24, #0x1                   	// #1
  401b7c:	mov	w25, #0x51                  	// #81
  401b80:	add	x21, x21, #0x853
  401b84:	add	x22, x22, #0x84e
  401b88:	add	x23, x23, #0x849
  401b8c:	b	401ba4 <ferror@plt+0x4f4>
  401b90:	mov	x0, x20
  401b94:	bl	4014f0 <strdup@plt>
  401b98:	str	x0, [x19]
  401b9c:	ldr	x8, [x19, #8]!
  401ba0:	cbz	x8, 401c28 <ferror@plt+0x578>
  401ba4:	ldrb	w9, [x8]
  401ba8:	cmp	w9, #0x2d
  401bac:	b.ne	401b9c <ferror@plt+0x4ec>  // b.any
  401bb0:	ldrb	w10, [x8, #1]
  401bb4:	cbz	w10, 401b90 <ferror@plt+0x4e0>
  401bb8:	cmp	w9, #0x2d
  401bbc:	b.ne	401b9c <ferror@plt+0x4ec>  // b.any
  401bc0:	ldr	x9, [x19, #8]
  401bc4:	cbz	x9, 401bd4 <ferror@plt+0x524>
  401bc8:	ldrb	w9, [x9]
  401bcc:	cmp	w9, #0x2d
  401bd0:	b.ne	401b9c <ferror@plt+0x4ec>  // b.any
  401bd4:	ldrb	w9, [x8, #1]
  401bd8:	sub	w10, w9, #0x65
  401bdc:	cmp	w10, #0x6
  401be0:	b.hi	401b9c <ferror@plt+0x4ec>  // b.pmore
  401be4:	lsl	w10, w24, w10
  401be8:	tst	w10, w25
  401bec:	b.eq	401b9c <ferror@plt+0x4ec>  // b.none
  401bf0:	ldrb	w8, [x8, #2]
  401bf4:	cbnz	w8, 401b9c <ferror@plt+0x4ec>
  401bf8:	cmp	w9, #0x6b
  401bfc:	b.eq	401c18 <ferror@plt+0x568>  // b.none
  401c00:	cmp	w9, #0x69
  401c04:	b.eq	401c20 <ferror@plt+0x570>  // b.none
  401c08:	cmp	w9, #0x65
  401c0c:	b.ne	401b9c <ferror@plt+0x4ec>  // b.any
  401c10:	mov	x0, x23
  401c14:	b	401b94 <ferror@plt+0x4e4>
  401c18:	mov	x0, x21
  401c1c:	b	401b94 <ferror@plt+0x4e4>
  401c20:	mov	x0, x22
  401c24:	b	401b94 <ferror@plt+0x4e4>
  401c28:	ldp	x20, x19, [sp, #64]
  401c2c:	ldp	x22, x21, [sp, #48]
  401c30:	ldp	x24, x23, [sp, #32]
  401c34:	ldr	x25, [sp, #16]
  401c38:	ldp	x29, x30, [sp], #80
  401c3c:	ret
  401c40:	stp	x29, x30, [sp, #-64]!
  401c44:	stp	x20, x19, [sp, #48]
  401c48:	mov	x20, x0
  401c4c:	mov	x0, x1
  401c50:	stp	x24, x23, [sp, #16]
  401c54:	stp	x22, x21, [sp, #32]
  401c58:	mov	x29, sp
  401c5c:	mov	x23, x1
  401c60:	bl	4014f0 <strdup@plt>
  401c64:	mov	x19, x0
  401c68:	mov	w0, #0x20                  	// #32
  401c6c:	bl	401470 <malloc@plt>
  401c70:	cbz	x19, 401de0 <ferror@plt+0x730>
  401c74:	mov	x21, x0
  401c78:	cbz	x0, 401de0 <ferror@plt+0x730>
  401c7c:	adrp	x8, 414000 <ferror@plt+0x12950>
  401c80:	add	x8, x8, #0x1c8
  401c84:	adrp	x9, 414000 <ferror@plt+0x12950>
  401c88:	ldr	x10, [x8]
  401c8c:	ldr	x11, [x9, #464]
  401c90:	adrp	x1, 403000 <ferror@plt+0x1950>
  401c94:	add	x1, x1, #0x85f
  401c98:	cmp	x10, #0x0
  401c9c:	csel	x8, x8, x11, eq  // eq = none
  401ca0:	mov	x0, x23
  401ca4:	str	xzr, [x21]
  401ca8:	str	x21, [x8]
  401cac:	str	x21, [x9, #464]
  401cb0:	str	x23, [x21, #8]
  401cb4:	str	wzr, [x21, #24]
  401cb8:	bl	4014c0 <strpbrk@plt>
  401cbc:	cbz	x0, 401d40 <ferror@plt+0x690>
  401cc0:	mov	x22, x0
  401cc4:	cmp	x0, x23
  401cc8:	mov	x24, x0
  401ccc:	b.ne	401cd8 <ferror@plt+0x628>  // b.any
  401cd0:	mov	x24, xzr
  401cd4:	str	xzr, [x21, #8]
  401cd8:	adrp	x8, 403000 <ferror@plt+0x1950>
  401cdc:	add	x8, x8, #0x3f9
  401ce0:	b	401cf4 <ferror@plt+0x644>
  401ce4:	ldr	w9, [x21, #24]
  401ce8:	orr	w9, w9, #0x8
  401cec:	str	w9, [x21, #24]
  401cf0:	add	x22, x22, #0x1
  401cf4:	ldrb	w9, [x22]
  401cf8:	sub	w9, w9, #0x21
  401cfc:	cmp	w9, #0x1f
  401d00:	b.hi	401d4c <ferror@plt+0x69c>  // b.pmore
  401d04:	adr	x10, 401ce4 <ferror@plt+0x634>
  401d08:	ldrb	w11, [x8, x9]
  401d0c:	add	x10, x10, x11, lsl #2
  401d10:	br	x10
  401d14:	ldr	w9, [x21, #24]
  401d18:	orr	w9, w9, #0x2
  401d1c:	b	401cec <ferror@plt+0x63c>
  401d20:	ldr	w9, [x21, #24]
  401d24:	tbnz	w9, #2, 401dd0 <ferror@plt+0x720>
  401d28:	orr	w9, w9, #0x1
  401d2c:	b	401cec <ferror@plt+0x63c>
  401d30:	ldr	w9, [x21, #24]
  401d34:	tbnz	w9, #0, 401dd0 <ferror@plt+0x720>
  401d38:	orr	w9, w9, #0x4
  401d3c:	b	401cec <ferror@plt+0x63c>
  401d40:	ldr	x8, [x21, #8]
  401d44:	stp	xzr, x8, [x21, #8]
  401d48:	b	401da4 <ferror@plt+0x6f4>
  401d4c:	mov	w1, #0x3a                  	// #58
  401d50:	mov	x0, x22
  401d54:	bl	4015a0 <strchr@plt>
  401d58:	cbz	x0, 401dd0 <ferror@plt+0x720>
  401d5c:	mov	x23, x0
  401d60:	strb	wzr, [x0]
  401d64:	mov	x0, x22
  401d68:	bl	4021cc <ferror@plt+0xb1c>
  401d6c:	mov	x22, x23
  401d70:	str	w0, [x21, #28]
  401d74:	b	401d80 <ferror@plt+0x6d0>
  401d78:	ldr	w8, [x21, #24]
  401d7c:	cbnz	w8, 401dd0 <ferror@plt+0x720>
  401d80:	add	x8, x22, #0x1
  401d84:	str	x8, [x21, #16]
  401d88:	cbz	x24, 401d90 <ferror@plt+0x6e0>
  401d8c:	strb	wzr, [x24]
  401d90:	ldr	w8, [x21, #24]
  401d94:	tbz	w8, #3, 401da4 <ferror@plt+0x6f4>
  401d98:	mvn	w8, w8
  401d9c:	and	w8, w8, #0x7
  401da0:	str	w8, [x21, #24]
  401da4:	cbz	x20, 401db4 <ferror@plt+0x704>
  401da8:	ldr	x8, [x21, #8]
  401dac:	cbnz	x8, 401dd0 <ferror@plt+0x720>
  401db0:	str	x20, [x21, #8]
  401db4:	mov	x0, x19
  401db8:	bl	401580 <free@plt>
  401dbc:	ldp	x20, x19, [sp, #48]
  401dc0:	ldp	x22, x21, [sp, #32]
  401dc4:	ldp	x24, x23, [sp, #16]
  401dc8:	ldp	x29, x30, [sp], #64
  401dcc:	ret
  401dd0:	adrp	x0, 403000 <ferror@plt+0x1950>
  401dd4:	add	x0, x0, #0x866
  401dd8:	mov	x1, x19
  401ddc:	bl	402014 <ferror@plt+0x964>
  401de0:	bl	402124 <ferror@plt+0xa74>
  401de4:	adrp	x8, 413000 <ferror@plt+0x11950>
  401de8:	ldr	x8, [x8, #4008]
  401dec:	ldr	x8, [x8]
  401df0:	ldrb	w0, [x8]
  401df4:	cmp	w0, #0x5e
  401df8:	b.ne	401e18 <ferror@plt+0x768>  // b.any
  401dfc:	ldrb	w8, [x8, #1]
  401e00:	cbz	w8, 401e18 <ferror@plt+0x768>
  401e04:	cmp	w8, #0x3f
  401e08:	b.ne	401e14 <ferror@plt+0x764>  // b.any
  401e0c:	mov	w0, #0x7f                  	// #127
  401e10:	ret
  401e14:	and	w0, w8, #0x1f
  401e18:	ret
  401e1c:	stp	x29, x30, [sp, #-32]!
  401e20:	str	x19, [sp, #16]
  401e24:	adrp	x19, 413000 <ferror@plt+0x11950>
  401e28:	adrp	x8, 413000 <ferror@plt+0x11950>
  401e2c:	ldr	x19, [x19, #4000]
  401e30:	ldr	x8, [x8, #4048]
  401e34:	adrp	x1, 403000 <ferror@plt+0x1950>
  401e38:	add	x1, x1, #0x89f
  401e3c:	ldr	x0, [x19]
  401e40:	ldr	x2, [x8]
  401e44:	mov	x29, sp
  401e48:	bl	401680 <fprintf@plt>
  401e4c:	ldr	x3, [x19]
  401e50:	adrp	x0, 403000 <ferror@plt+0x1950>
  401e54:	add	x0, x0, #0x5d0
  401e58:	mov	w1, #0x1f4                 	// #500
  401e5c:	mov	w2, #0x1                   	// #1
  401e60:	bl	4015c0 <fwrite@plt>
  401e64:	mov	w0, #0x1                   	// #1
  401e68:	bl	401380 <exit@plt>
  401e6c:	sub	sp, sp, #0x50
  401e70:	stp	x20, x19, [sp, #64]
  401e74:	mov	x20, x1
  401e78:	mov	w19, w0
  401e7c:	stp	x29, x30, [sp, #16]
  401e80:	stp	x24, x23, [sp, #32]
  401e84:	stp	x22, x21, [sp, #48]
  401e88:	add	x29, sp, #0x10
  401e8c:	cbnz	x1, 401ed0 <ferror@plt+0x820>
  401e90:	adrp	x0, 403000 <ferror@plt+0x1950>
  401e94:	add	x0, x0, #0x8bf
  401e98:	bl	401670 <getenv@plt>
  401e9c:	cbnz	x0, 401ec8 <ferror@plt+0x818>
  401ea0:	mov	w0, w19
  401ea4:	bl	4013d0 <ttyname@plt>
  401ea8:	cbz	x0, 401ec0 <ferror@plt+0x810>
  401eac:	bl	4015f0 <_nc_basename@plt>
  401eb0:	bl	4015b0 <getttynam@plt>
  401eb4:	cbz	x0, 401ec0 <ferror@plt+0x810>
  401eb8:	ldr	x0, [x0, #16]
  401ebc:	b	401ec8 <ferror@plt+0x818>
  401ec0:	adrp	x0, 403000 <ferror@plt+0x1950>
  401ec4:	add	x0, x0, #0x8c4
  401ec8:	bl	402370 <ferror@plt+0xcc0>
  401ecc:	mov	x20, x0
  401ed0:	adrp	x0, 403000 <ferror@plt+0x1950>
  401ed4:	add	x0, x0, #0x8cc
  401ed8:	bl	401670 <getenv@plt>
  401edc:	cbz	x0, 401f50 <ferror@plt+0x8a0>
  401ee0:	bl	401460 <_nc_is_abs_path@plt>
  401ee4:	tbnz	w0, #0, 401f50 <ferror@plt+0x8a0>
  401ee8:	adrp	x22, 413000 <ferror@plt+0x11950>
  401eec:	ldr	x22, [x22, #4056]
  401ef0:	ldr	x8, [x22]
  401ef4:	ldr	x1, [x8]
  401ef8:	cbz	x1, 401f50 <ferror@plt+0x8a0>
  401efc:	ldr	x8, [x22]
  401f00:	adrp	x21, 403000 <ferror@plt+0x1950>
  401f04:	mov	x23, xzr
  401f08:	add	x21, x21, #0x8d4
  401f0c:	add	x24, x8, #0x8
  401f10:	mov	w2, #0x8                   	// #8
  401f14:	mov	x0, x21
  401f18:	bl	4014a0 <strncmp@plt>
  401f1c:	cbz	w0, 401f30 <ferror@plt+0x880>
  401f20:	ldr	x1, [x24, x23, lsl #3]
  401f24:	add	x23, x23, #0x1
  401f28:	cbnz	x1, 401f10 <ferror@plt+0x860>
  401f2c:	b	401f50 <ferror@plt+0x8a0>
  401f30:	and	x8, x23, #0xffffffff
  401f34:	lsl	x8, x8, #3
  401f38:	ldr	x9, [x22]
  401f3c:	add	x9, x9, x8
  401f40:	ldr	x10, [x9, #8]
  401f44:	add	x8, x8, #0x8
  401f48:	str	x10, [x9]
  401f4c:	cbnz	x10, 401f38 <ferror@plt+0x888>
  401f50:	ldrb	w8, [x20]
  401f54:	cmp	w8, #0x3f
  401f58:	b.ne	401f78 <ferror@plt+0x8c8>  // b.any
  401f5c:	ldrb	w8, [x20, #1]!
  401f60:	cbz	w8, 401f6c <ferror@plt+0x8bc>
  401f64:	mov	x0, x20
  401f68:	b	401f70 <ferror@plt+0x8c0>
  401f6c:	mov	x0, xzr
  401f70:	bl	402448 <ferror@plt+0xd98>
  401f74:	mov	x20, x0
  401f78:	sub	x2, x29, #0x4
  401f7c:	mov	x0, x20
  401f80:	mov	w1, w19
  401f84:	bl	401390 <setupterm@plt>
  401f88:	cbnz	w0, 401fa8 <ferror@plt+0x8f8>
  401f8c:	mov	x0, x20
  401f90:	ldp	x20, x19, [sp, #64]
  401f94:	ldp	x22, x21, [sp, #48]
  401f98:	ldp	x24, x23, [sp, #32]
  401f9c:	ldp	x29, x30, [sp, #16]
  401fa0:	add	sp, sp, #0x50
  401fa4:	ret
  401fa8:	adrp	x23, 413000 <ferror@plt+0x11950>
  401fac:	adrp	x24, 413000 <ferror@plt+0x11950>
  401fb0:	ldr	x23, [x23, #4000]
  401fb4:	ldr	x24, [x24, #4048]
  401fb8:	adrp	x21, 403000 <ferror@plt+0x1950>
  401fbc:	adrp	x22, 403000 <ferror@plt+0x1950>
  401fc0:	add	x21, x21, #0x8dd
  401fc4:	add	x22, x22, #0x8fb
  401fc8:	ldur	w4, [x29, #-4]
  401fcc:	ldr	x0, [x23]
  401fd0:	ldr	x2, [x24]
  401fd4:	cbnz	w4, 401fe8 <ferror@plt+0x938>
  401fd8:	mov	x1, x21
  401fdc:	mov	x3, x20
  401fe0:	bl	401680 <fprintf@plt>
  401fe4:	b	401ff4 <ferror@plt+0x944>
  401fe8:	mov	x1, x22
  401fec:	mov	x3, x20
  401ff0:	bl	401680 <fprintf@plt>
  401ff4:	mov	x0, xzr
  401ff8:	bl	402448 <ferror@plt+0xd98>
  401ffc:	sub	x2, x29, #0x4
  402000:	mov	w1, w19
  402004:	mov	x20, x0
  402008:	bl	401390 <setupterm@plt>
  40200c:	cbz	w0, 401f8c <ferror@plt+0x8dc>
  402010:	b	401fc8 <ferror@plt+0x918>
  402014:	sub	sp, sp, #0x130
  402018:	stp	x29, x30, [sp, #256]
  40201c:	add	x29, sp, #0x100
  402020:	str	x28, [sp, #272]
  402024:	stp	x20, x19, [sp, #288]
  402028:	stp	x1, x2, [x29, #-120]
  40202c:	stp	x3, x4, [x29, #-104]
  402030:	stp	x5, x6, [x29, #-88]
  402034:	stur	x7, [x29, #-72]
  402038:	stp	q0, q1, [sp]
  40203c:	stp	q2, q3, [sp, #32]
  402040:	stp	q4, q5, [sp, #64]
  402044:	stp	q6, q7, [sp, #96]
  402048:	adrp	x20, 413000 <ferror@plt+0x11950>
  40204c:	adrp	x11, 413000 <ferror@plt+0x11950>
  402050:	ldr	x20, [x20, #4000]
  402054:	ldr	x11, [x11, #4048]
  402058:	mov	x19, x0
  40205c:	mov	x8, #0xffffffffffffffc8    	// #-56
  402060:	ldr	x0, [x20]
  402064:	ldr	x2, [x11]
  402068:	mov	x9, sp
  40206c:	movk	x8, #0xff80, lsl #32
  402070:	sub	x10, x29, #0x78
  402074:	add	x9, x9, #0x80
  402078:	adrp	x1, 403000 <ferror@plt+0x1950>
  40207c:	add	x10, x10, #0x38
  402080:	stp	x9, x8, [x29, #-16]
  402084:	add	x8, x29, #0x30
  402088:	add	x1, x1, #0x952
  40208c:	stp	x8, x10, [x29, #-32]
  402090:	bl	401680 <fprintf@plt>
  402094:	ldp	q0, q1, [x29, #-32]
  402098:	ldr	x0, [x20]
  40209c:	sub	x2, x29, #0x40
  4020a0:	mov	x1, x19
  4020a4:	stp	q0, q1, [x29, #-64]
  4020a8:	bl	401640 <vfprintf@plt>
  4020ac:	bl	40225c <ferror@plt+0xbac>
  4020b0:	stp	x29, x30, [sp, #-32]!
  4020b4:	stp	x20, x19, [sp, #16]
  4020b8:	mov	x19, x0
  4020bc:	adrp	x0, 403000 <ferror@plt+0x1950>
  4020c0:	add	x0, x0, #0x957
  4020c4:	mov	x29, sp
  4020c8:	bl	401670 <getenv@plt>
  4020cc:	cbz	x0, 4020fc <ferror@plt+0xa4c>
  4020d0:	bl	4015f0 <_nc_basename@plt>
  4020d4:	mov	x20, x0
  4020d8:	bl	401370 <strlen@plt>
  4020dc:	cmp	w0, #0x3
  4020e0:	b.lt	4020fc <ferror@plt+0xa4c>  // b.tstop
  4020e4:	add	x8, x20, w0, sxtw
  4020e8:	adrp	x1, 403000 <ferror@plt+0x1950>
  4020ec:	sub	x0, x8, #0x3
  4020f0:	add	x1, x1, #0x95d
  4020f4:	bl	401560 <strcmp@plt>
  4020f8:	cbz	w0, 402118 <ferror@plt+0xa68>
  4020fc:	adrp	x0, 403000 <ferror@plt+0x1950>
  402100:	add	x0, x0, #0x98c
  402104:	mov	x1, x19
  402108:	bl	401650 <printf@plt>
  40210c:	ldp	x20, x19, [sp, #16]
  402110:	ldp	x29, x30, [sp], #32
  402114:	ret
  402118:	adrp	x0, 403000 <ferror@plt+0x1950>
  40211c:	add	x0, x0, #0x961
  402120:	b	402104 <ferror@plt+0xa54>
  402124:	stp	x29, x30, [sp, #-48]!
  402128:	str	x28, [sp, #16]
  40212c:	stp	x20, x19, [sp, #32]
  402130:	mov	x29, sp
  402134:	sub	sp, sp, #0x2, lsl #12
  402138:	adrp	x8, 413000 <ferror@plt+0x11950>
  40213c:	ldr	x8, [x8, #4048]
  402140:	ldr	x19, [x8]
  402144:	mov	x0, x19
  402148:	bl	401370 <strlen@plt>
  40214c:	add	w8, w0, #0x2
  402150:	mov	w9, #0x1ff3                	// #8179
  402154:	cmp	w8, w9
  402158:	b.gt	402188 <ferror@plt+0xad8>
  40215c:	mov	x0, sp
  402160:	mov	x1, x19
  402164:	mov	x20, sp
  402168:	bl	401600 <strcpy@plt>
  40216c:	mov	x0, sp
  402170:	bl	401370 <strlen@plt>
  402174:	add	x8, x20, x0
  402178:	mov	w9, #0x203a                	// #8250
  40217c:	strh	w9, [x8]
  402180:	strb	wzr, [x8, #2]
  402184:	b	4021a0 <ferror@plt+0xaf0>
  402188:	mov	w8, #0x3a74                	// #14964
  40218c:	mov	w9, #0x7374                	// #29556
  402190:	movk	w8, #0x20, lsl #16
  402194:	movk	w9, #0x7465, lsl #16
  402198:	stur	w8, [sp, #3]
  40219c:	str	w9, [sp]
  4021a0:	mov	x0, sp
  4021a4:	bl	401370 <strlen@plt>
  4021a8:	mov	w8, #0x1ffe                	// #8190
  4021ac:	adrp	x1, 403000 <ferror@plt+0x1950>
  4021b0:	sub	x2, x8, x0
  4021b4:	add	x1, x1, #0x858
  4021b8:	mov	x0, sp
  4021bc:	bl	401610 <strncat@plt>
  4021c0:	mov	x0, sp
  4021c4:	bl	4013a0 <perror@plt>
  4021c8:	bl	40225c <ferror@plt+0xbac>
  4021cc:	stp	x29, x30, [sp, #-48]!
  4021d0:	stp	x22, x21, [sp, #16]
  4021d4:	stp	x20, x19, [sp, #32]
  4021d8:	mov	x8, x0
  4021dc:	ldrb	w9, [x8], #1
  4021e0:	adrp	x22, 403000 <ferror@plt+0x1950>
  4021e4:	mov	x21, xzr
  4021e8:	add	x22, x22, #0x420
  4021ec:	cmp	w9, #0x42
  4021f0:	csel	x19, x8, x0, eq  // eq = none
  4021f4:	mov	x29, sp
  4021f8:	cbz	x21, 402210 <ferror@plt+0xb60>
  4021fc:	add	x8, x22, x21
  402200:	ldr	w9, [x8, #8]
  402204:	ldur	w8, [x8, #-4]
  402208:	cmp	w9, w8
  40220c:	b.le	402230 <ferror@plt+0xb80>
  402210:	add	x20, x22, x21
  402214:	mov	x0, x19
  402218:	mov	x1, x20
  40221c:	bl	402290 <ferror@plt+0xbe0>
  402220:	cbz	w0, 402234 <ferror@plt+0xb84>
  402224:	add	x21, x21, #0xc
  402228:	cmp	x21, #0x1b0
  40222c:	b.ne	4021f8 <ferror@plt+0xb48>  // b.any
  402230:	mov	x20, xzr
  402234:	cbz	x20, 40224c <ferror@plt+0xb9c>
  402238:	ldr	w0, [x20, #8]
  40223c:	ldp	x20, x19, [sp, #32]
  402240:	ldp	x22, x21, [sp, #16]
  402244:	ldp	x29, x30, [sp], #48
  402248:	ret
  40224c:	adrp	x0, 403000 <ferror@plt+0x1950>
  402250:	add	x0, x0, #0x88a
  402254:	mov	x1, x19
  402258:	bl	402014 <ferror@plt+0x964>
  40225c:	stp	x29, x30, [sp, #-32]!
  402260:	str	x19, [sp, #16]
  402264:	mov	x29, sp
  402268:	bl	40320c <ferror@plt+0x1b5c>
  40226c:	adrp	x19, 413000 <ferror@plt+0x11950>
  402270:	ldr	x19, [x19, #4000]
  402274:	mov	w0, #0xa                   	// #10
  402278:	ldr	x1, [x19]
  40227c:	bl	4013f0 <fputc@plt>
  402280:	ldr	x0, [x19]
  402284:	bl	4015e0 <fflush@plt>
  402288:	mov	w0, #0x1                   	// #1
  40228c:	bl	401380 <exit@plt>
  402290:	stp	x29, x30, [sp, #-64]!
  402294:	stp	x22, x21, [sp, #32]
  402298:	stp	x20, x19, [sp, #48]
  40229c:	mov	x19, x1
  4022a0:	mov	x20, x0
  4022a4:	mov	w21, #0x500                 	// #1280
  4022a8:	stp	x24, x23, [sp, #16]
  4022ac:	mov	x29, sp
  4022b0:	b	4022c4 <ferror@plt+0xc14>
  4022b4:	cmp	w22, w23
  4022b8:	cinc	x19, x19, eq  // eq = none
  4022bc:	cinc	x20, x20, eq  // eq = none
  4022c0:	b.ne	402310 <ferror@plt+0xc60>  // b.any
  4022c4:	ldrb	w22, [x20]
  4022c8:	cbz	x22, 402310 <ferror@plt+0xc60>
  4022cc:	ldrb	w23, [x19]
  4022d0:	cbz	x23, 402310 <ferror@plt+0xc60>
  4022d4:	bl	401570 <__ctype_b_loc@plt>
  4022d8:	ldr	x24, [x0]
  4022dc:	ldrh	w8, [x24, x22, lsl #1]
  4022e0:	bics	wzr, w21, w8
  4022e4:	b.ne	4022f4 <ferror@plt+0xc44>  // b.any
  4022e8:	bl	401410 <__ctype_tolower_loc@plt>
  4022ec:	ldr	x8, [x0]
  4022f0:	ldr	w22, [x8, x22, lsl #2]
  4022f4:	ldrh	w8, [x24, x23, lsl #1]
  4022f8:	bics	wzr, w21, w8
  4022fc:	b.ne	4022b4 <ferror@plt+0xc04>  // b.any
  402300:	bl	401410 <__ctype_tolower_loc@plt>
  402304:	ldr	x8, [x0]
  402308:	ldr	w23, [x8, x23, lsl #2]
  40230c:	b	4022b4 <ferror@plt+0xc04>
  402310:	bl	401570 <__ctype_b_loc@plt>
  402314:	ldr	x21, [x0]
  402318:	ldrb	w20, [x20]
  40231c:	mov	w9, #0x500                 	// #1280
  402320:	ldrh	w8, [x21, x20, lsl #1]
  402324:	bics	wzr, w9, w8
  402328:	b.ne	402338 <ferror@plt+0xc88>  // b.any
  40232c:	bl	401410 <__ctype_tolower_loc@plt>
  402330:	ldr	x8, [x0]
  402334:	ldr	w20, [x8, x20, lsl #2]
  402338:	ldrb	w19, [x19]
  40233c:	mov	w9, #0x500                 	// #1280
  402340:	ldrh	w8, [x21, x19, lsl #1]
  402344:	bics	wzr, w9, w8
  402348:	b.ne	402358 <ferror@plt+0xca8>  // b.any
  40234c:	bl	401410 <__ctype_tolower_loc@plt>
  402350:	ldr	x8, [x0]
  402354:	ldr	w19, [x8, x19, lsl #2]
  402358:	sub	w0, w20, w19
  40235c:	ldp	x20, x19, [sp, #48]
  402360:	ldp	x22, x21, [sp, #32]
  402364:	ldp	x24, x23, [sp, #16]
  402368:	ldp	x29, x30, [sp], #64
  40236c:	ret
  402370:	stp	x29, x30, [sp, #-48]!
  402374:	adrp	x8, 414000 <ferror@plt+0x12950>
  402378:	stp	x20, x19, [sp, #32]
  40237c:	ldr	x20, [x8, #456]
  402380:	mov	x19, x0
  402384:	stp	x22, x21, [sp, #16]
  402388:	mov	x29, sp
  40238c:	cbz	x20, 402434 <ferror@plt+0xd84>
  402390:	adrp	x8, 413000 <ferror@plt+0x11950>
  402394:	ldr	x8, [x8, #3992]
  402398:	adrp	x22, 403000 <ferror@plt+0x1950>
  40239c:	add	x22, x22, #0x419
  4023a0:	ldrsh	w21, [x8]
  4023a4:	b	4023c0 <ferror@plt+0xd10>
  4023a8:	ldr	w8, [x20, #28]
  4023ac:	cmp	w8, w21
  4023b0:	cset	w8, gt
  4023b4:	cbnz	w8, 402430 <ferror@plt+0xd80>
  4023b8:	ldr	x20, [x20]
  4023bc:	cbz	x20, 402434 <ferror@plt+0xd84>
  4023c0:	ldr	x0, [x20, #8]
  4023c4:	cbz	x0, 4023d4 <ferror@plt+0xd24>
  4023c8:	mov	x1, x19
  4023cc:	bl	401560 <strcmp@plt>
  4023d0:	cbnz	w0, 4023b8 <ferror@plt+0xd08>
  4023d4:	ldr	w8, [x20, #24]
  4023d8:	cmp	w8, #0x6
  4023dc:	b.hi	4023b8 <ferror@plt+0xd08>  // b.pmore
  4023e0:	adr	x9, 4023a8 <ferror@plt+0xcf8>
  4023e4:	ldrb	w10, [x22, x8]
  4023e8:	add	x9, x9, x10, lsl #2
  4023ec:	br	x9
  4023f0:	ldr	w8, [x20, #28]
  4023f4:	cmp	w8, w21
  4023f8:	cset	w8, lt  // lt = tstop
  4023fc:	b	4023b4 <ferror@plt+0xd04>
  402400:	ldr	w8, [x20, #28]
  402404:	cmp	w8, w21
  402408:	cset	w8, eq  // eq = none
  40240c:	b	4023b4 <ferror@plt+0xd04>
  402410:	ldr	w8, [x20, #28]
  402414:	cmp	w8, w21
  402418:	cset	w8, le
  40241c:	b	4023b4 <ferror@plt+0xd04>
  402420:	ldr	w8, [x20, #28]
  402424:	cmp	w8, w21
  402428:	cset	w8, ge  // ge = tcont
  40242c:	b	4023b4 <ferror@plt+0xd04>
  402430:	ldr	x19, [x20, #16]
  402434:	mov	x0, x19
  402438:	ldp	x20, x19, [sp, #32]
  40243c:	ldp	x22, x21, [sp, #16]
  402440:	ldp	x29, x30, [sp], #48
  402444:	ret
  402448:	stp	x29, x30, [sp, #-80]!
  40244c:	str	x25, [sp, #16]
  402450:	stp	x24, x23, [sp, #32]
  402454:	stp	x22, x21, [sp, #48]
  402458:	stp	x20, x19, [sp, #64]
  40245c:	adrp	x23, 413000 <ferror@plt+0x11950>
  402460:	ldr	x23, [x23, #4032]
  402464:	mov	x19, x0
  402468:	mov	x29, sp
  40246c:	ldr	x8, [x23]
  402470:	mov	x0, x8
  402474:	bl	4015d0 <clearerr@plt>
  402478:	ldr	x0, [x23]
  40247c:	bl	401530 <feof@plt>
  402480:	cbnz	w0, 402548 <ferror@plt+0xe98>
  402484:	ldr	x0, [x23]
  402488:	bl	4016b0 <ferror@plt>
  40248c:	cbnz	w0, 402548 <ferror@plt+0xe98>
  402490:	adrp	x24, 413000 <ferror@plt+0x11950>
  402494:	ldr	x24, [x24, #4000]
  402498:	adrp	x21, 403000 <ferror@plt+0x1950>
  40249c:	adrp	x20, 414000 <ferror@plt+0x12950>
  4024a0:	adrp	x22, 403000 <ferror@plt+0x1950>
  4024a4:	add	x21, x21, #0x92d
  4024a8:	add	x20, x20, #0x1d8
  4024ac:	adrp	x25, 414000 <ferror@plt+0x12950>
  4024b0:	add	x22, x22, #0x942
  4024b4:	ldr	x3, [x24]
  4024b8:	cbz	x19, 4024d0 <ferror@plt+0xe20>
  4024bc:	mov	x0, x3
  4024c0:	mov	x1, x21
  4024c4:	mov	x2, x19
  4024c8:	bl	401680 <fprintf@plt>
  4024cc:	b	4024e0 <ferror@plt+0xe30>
  4024d0:	mov	w1, #0xf                   	// #15
  4024d4:	mov	w2, #0x1                   	// #1
  4024d8:	mov	x0, x22
  4024dc:	bl	4015c0 <fwrite@plt>
  4024e0:	ldr	x0, [x24]
  4024e4:	bl	4015e0 <fflush@plt>
  4024e8:	ldr	x2, [x23]
  4024ec:	mov	w1, #0x100                 	// #256
  4024f0:	mov	x0, x20
  4024f4:	bl	401690 <fgets@plt>
  4024f8:	cbz	x0, 402540 <ferror@plt+0xe90>
  4024fc:	mov	w1, #0xa                   	// #10
  402500:	mov	x0, x20
  402504:	bl	4015a0 <strchr@plt>
  402508:	cbz	x0, 402510 <ferror@plt+0xe60>
  40250c:	strb	wzr, [x0]
  402510:	ldrb	w8, [x25, #472]
  402514:	cbnz	x19, 40251c <ferror@plt+0xe6c>
  402518:	cbz	w8, 4024b4 <ferror@plt+0xe04>
  40251c:	cmp	w8, #0x0
  402520:	csel	x19, x20, x19, ne  // ne = any
  402524:	mov	x0, x19
  402528:	ldp	x20, x19, [sp, #64]
  40252c:	ldp	x22, x21, [sp, #48]
  402530:	ldp	x24, x23, [sp, #32]
  402534:	ldr	x25, [sp, #16]
  402538:	ldp	x29, x30, [sp], #80
  40253c:	ret
  402540:	cbnz	x19, 402524 <ferror@plt+0xe74>
  402544:	bl	40225c <ferror@plt+0xbac>
  402548:	adrp	x8, 413000 <ferror@plt+0x11950>
  40254c:	ldr	x8, [x8, #4000]
  402550:	mov	w0, #0xa                   	// #10
  402554:	ldr	x1, [x8]
  402558:	bl	4013f0 <fputc@plt>
  40255c:	bl	40225c <ferror@plt+0xbac>
  402560:	stp	x29, x30, [sp, #-32]!
  402564:	stp	x20, x19, [sp, #16]
  402568:	mov	x29, sp
  40256c:	mov	x19, x1
  402570:	mov	w20, w0
  402574:	bl	401420 <tcgetattr@plt>
  402578:	ldr	w9, [x19]
  40257c:	mov	w10, #0x2506                	// #9478
  402580:	mov	w11, #0x5                   	// #5
  402584:	ldrb	w8, [x19, #30]
  402588:	strh	w11, [x19, #4]
  40258c:	bfxil	w9, w10, #0, #14
  402590:	ldp	w11, w10, [x19, #8]
  402594:	mov	w12, #0xfffff40f            	// #-3057
  402598:	cmp	w8, #0x0
  40259c:	str	w9, [x19]
  4025a0:	and	w11, w11, w12
  4025a4:	mov	w12, #0xf                   	// #15
  4025a8:	csel	w8, w12, w8, eq  // eq = none
  4025ac:	ldrb	w12, [x19, #21]
  4025b0:	mov	w9, #0xb0                  	// #176
  4025b4:	orr	w9, w11, w9
  4025b8:	mov	w11, #0xa3b                 	// #2619
  4025bc:	and	w10, w10, #0xfffffc03
  4025c0:	orr	w10, w10, w11
  4025c4:	strb	w8, [x19, #30]
  4025c8:	mov	w8, #0x4                   	// #4
  4025cc:	cmp	w12, #0x0
  4025d0:	ldrb	w11, [x19, #19]
  4025d4:	csel	w8, w8, w12, eq  // eq = none
  4025d8:	strb	w8, [x19, #21]
  4025dc:	ldrb	w8, [x19, #17]
  4025e0:	str	w9, [x19, #8]
  4025e4:	mov	w9, #0x7f                  	// #127
  4025e8:	cmp	w11, #0x0
  4025ec:	csel	w9, w9, w11, eq  // eq = none
  4025f0:	mov	w11, #0x3                   	// #3
  4025f4:	strb	w9, [x19, #19]
  4025f8:	ldrb	w9, [x19, #20]
  4025fc:	cmp	w8, #0x0
  402600:	csel	w8, w11, w8, eq  // eq = none
  402604:	strb	w8, [x19, #17]
  402608:	ldrb	w8, [x19, #32]
  40260c:	mov	w11, #0x15                  	// #21
  402610:	cmp	w9, #0x0
  402614:	csel	w9, w11, w9, eq  // eq = none
  402618:	mov	w11, #0x16                  	// #22
  40261c:	strb	w9, [x19, #20]
  402620:	ldrb	w9, [x19, #18]
  402624:	cmp	w8, #0x0
  402628:	csel	w8, w11, w8, eq  // eq = none
  40262c:	strb	w8, [x19, #32]
  402630:	ldrb	w8, [x19, #29]
  402634:	mov	w11, #0x1c                  	// #28
  402638:	cmp	w9, #0x0
  40263c:	csel	w9, w11, w9, eq  // eq = none
  402640:	mov	w11, #0x12                  	// #18
  402644:	strb	w9, [x19, #18]
  402648:	ldrb	w9, [x19, #25]
  40264c:	cmp	w8, #0x0
  402650:	csel	w8, w11, w8, eq  // eq = none
  402654:	strb	w8, [x19, #29]
  402658:	ldrb	w8, [x19, #26]
  40265c:	mov	w11, #0x11                  	// #17
  402660:	cmp	w9, #0x0
  402664:	csel	w9, w11, w9, eq  // eq = none
  402668:	mov	w11, #0x13                  	// #19
  40266c:	strb	w9, [x19, #25]
  402670:	ldrb	w9, [x19, #27]
  402674:	cmp	w8, #0x0
  402678:	csel	w8, w11, w8, eq  // eq = none
  40267c:	strb	w8, [x19, #26]
  402680:	ldrb	w8, [x19, #31]
  402684:	mov	w11, #0x1a                  	// #26
  402688:	cmp	w9, #0x0
  40268c:	csel	w9, w11, w9, eq  // eq = none
  402690:	strb	w9, [x19, #27]
  402694:	mov	w9, #0x17                  	// #23
  402698:	cmp	w8, #0x0
  40269c:	csel	w8, w9, w8, eq  // eq = none
  4026a0:	mov	w1, #0x1                   	// #1
  4026a4:	mov	w0, w20
  4026a8:	mov	x2, x19
  4026ac:	strb	w8, [x19, #31]
  4026b0:	str	w10, [x19, #12]
  4026b4:	bl	401620 <tcsetattr@plt>
  4026b8:	ldp	x20, x19, [sp, #16]
  4026bc:	ldp	x29, x30, [sp], #32
  4026c0:	ret
  4026c4:	stp	x29, x30, [sp, #-48]!
  4026c8:	str	x21, [sp, #16]
  4026cc:	stp	x20, x19, [sp, #32]
  4026d0:	mov	w19, w3
  4026d4:	mov	w21, w2
  4026d8:	mov	x20, x0
  4026dc:	mov	x29, sp
  4026e0:	tbz	w1, #31, 4026ec <ferror@plt+0x103c>
  4026e4:	ldrb	w8, [x20, #19]
  4026e8:	cbnz	w8, 4026fc <ferror@plt+0x104c>
  4026ec:	tbz	w1, #31, 4026f8 <ferror@plt+0x1048>
  4026f0:	bl	402744 <ferror@plt+0x1094>
  4026f4:	mov	w1, w0
  4026f8:	strb	w1, [x20, #19]
  4026fc:	tbz	w21, #31, 402708 <ferror@plt+0x1058>
  402700:	ldrb	w8, [x20, #17]
  402704:	cbnz	w8, 402718 <ferror@plt+0x1068>
  402708:	cmp	w21, #0x0
  40270c:	mov	w8, #0x3                   	// #3
  402710:	csel	w8, w21, w8, ge  // ge = tcont
  402714:	strb	w8, [x20, #17]
  402718:	tbz	w19, #31, 402724 <ferror@plt+0x1074>
  40271c:	ldrb	w8, [x20, #20]
  402720:	cbnz	w8, 402734 <ferror@plt+0x1084>
  402724:	cmp	w19, #0x0
  402728:	mov	w8, #0x15                  	// #21
  40272c:	csel	w8, w19, w8, ge  // ge = tcont
  402730:	strb	w8, [x20, #20]
  402734:	ldp	x20, x19, [sp, #32]
  402738:	ldr	x21, [sp, #16]
  40273c:	ldp	x29, x30, [sp], #48
  402740:	ret
  402744:	stp	x29, x30, [sp, #-32]!
  402748:	str	x19, [sp, #16]
  40274c:	adrp	x8, 413000 <ferror@plt+0x11950>
  402750:	ldr	x8, [x8, #4064]
  402754:	mov	x29, sp
  402758:	ldr	x8, [x8]
  40275c:	ldr	x9, [x8, #16]
  402760:	ldrb	w9, [x9, #15]
  402764:	cbz	w9, 402794 <ferror@plt+0x10e4>
  402768:	ldr	x8, [x8, #32]
  40276c:	ldr	x19, [x8, #440]
  402770:	add	x8, x19, #0x1
  402774:	cmp	x8, #0x2
  402778:	b.cc	402794 <ferror@plt+0x10e4>  // b.lo, b.ul, b.last
  40277c:	mov	x0, x19
  402780:	bl	401370 <strlen@plt>
  402784:	cmp	x0, #0x1
  402788:	b.ne	402794 <ferror@plt+0x10e4>  // b.any
  40278c:	ldrb	w0, [x19]
  402790:	b	402798 <ferror@plt+0x10e8>
  402794:	mov	w0, #0x7f                  	// #127
  402798:	ldr	x19, [sp, #16]
  40279c:	ldp	x29, x30, [sp], #32
  4027a0:	ret
  4027a4:	ldp	w9, w8, [x0]
  4027a8:	ldr	w10, [x0, #12]
  4027ac:	orr	w11, w8, #0x4
  4027b0:	orr	w12, w9, #0x100
  4027b4:	stp	w12, w11, [x0]
  4027b8:	orr	w11, w10, #0x8
  4027bc:	str	w11, [x0, #12]
  4027c0:	adrp	x11, 413000 <ferror@plt+0x11950>
  4027c4:	ldr	x11, [x11, #4064]
  4027c8:	ldr	x11, [x11]
  4027cc:	ldr	x11, [x11, #32]
  4027d0:	ldr	x11, [x11, #824]
  4027d4:	add	x12, x11, #0x1
  4027d8:	cmp	x12, #0x2
  4027dc:	b.cs	4027ec <ferror@plt+0x113c>  // b.hs, b.nlast
  4027e0:	orr	w8, w10, #0x38
  4027e4:	str	w8, [x0, #12]
  4027e8:	ret
  4027ec:	ldrb	w12, [x11]
  4027f0:	cmp	w12, #0xa
  4027f4:	b.ne	4027e0 <ferror@plt+0x1130>  // b.any
  4027f8:	ldrb	w11, [x11, #1]
  4027fc:	cbnz	w11, 4027e0 <ferror@plt+0x1130>
  402800:	and	w8, w8, #0xfffffffb
  402804:	and	w9, w9, #0xfffffeff
  402808:	stp	w9, w8, [x0]
  40280c:	b	4027e0 <ferror@plt+0x1130>
  402810:	stp	x29, x30, [sp, #-48]!
  402814:	str	x21, [sp, #16]
  402818:	stp	x20, x19, [sp, #32]
  40281c:	mov	x29, sp
  402820:	cbz	x1, 402844 <ferror@plt+0x1194>
  402824:	ldr	w8, [x1, #4]
  402828:	mov	w9, #0x182c                	// #6188
  40282c:	mov	x2, x1
  402830:	ands	w8, w8, w9
  402834:	b.eq	402844 <ferror@plt+0x1194>  // b.none
  402838:	mov	w1, #0x1                   	// #1
  40283c:	str	w8, [x2, #4]
  402840:	bl	401620 <tcsetattr@plt>
  402844:	adrp	x21, 414000 <ferror@plt+0x12950>
  402848:	adrp	x8, 414000 <ferror@plt+0x12950>
  40284c:	ldrb	w9, [x21, #728]
  402850:	ldrb	w8, [x8, #732]
  402854:	orr	w8, w8, w9
  402858:	cbz	w8, 402a44 <ferror@plt+0x1394>
  40285c:	adrp	x20, 413000 <ferror@plt+0x11950>
  402860:	ldr	x20, [x20, #4064]
  402864:	ldr	x8, [x20]
  402868:	ldr	x8, [x8, #32]
  40286c:	ldr	x0, [x8, #1104]
  402870:	add	x8, x0, #0x1
  402874:	cmp	x8, #0x2
  402878:	b.cs	402888 <ferror@plt+0x11d8>  // b.hs, b.nlast
  40287c:	ldrb	w8, [x21, #728]
  402880:	cbnz	w8, 402894 <ferror@plt+0x11e4>
  402884:	b	4028a4 <ferror@plt+0x11f4>
  402888:	bl	4014e0 <system@plt>
  40288c:	ldrb	w8, [x21, #728]
  402890:	cbz	w8, 4028a4 <ferror@plt+0x11f4>
  402894:	ldr	x8, [x20]
  402898:	ldr	x8, [x8, #32]
  40289c:	ldr	x0, [x8, #976]
  4028a0:	cbnz	x0, 4028b0 <ferror@plt+0x1200>
  4028a4:	ldr	x8, [x20]
  4028a8:	ldr	x8, [x8, #32]
  4028ac:	ldr	x0, [x8, #384]
  4028b0:	bl	402ab8 <ferror@plt+0x1408>
  4028b4:	ldrb	w8, [x21, #728]
  4028b8:	mov	w19, w0
  4028bc:	cbz	w8, 4028d0 <ferror@plt+0x1220>
  4028c0:	ldr	x8, [x20]
  4028c4:	ldr	x8, [x8, #32]
  4028c8:	ldr	x0, [x8, #984]
  4028cc:	cbnz	x0, 4028dc <ferror@plt+0x122c>
  4028d0:	ldr	x8, [x20]
  4028d4:	ldr	x8, [x8, #32]
  4028d8:	ldr	x0, [x8, #392]
  4028dc:	bl	402ab8 <ferror@plt+0x1408>
  4028e0:	ldr	x10, [x20]
  4028e4:	mov	w8, w0
  4028e8:	orr	w19, w19, w8
  4028ec:	ldr	x9, [x10, #32]
  4028f0:	ldr	x0, [x9, #2160]
  4028f4:	add	x11, x0, #0x1
  4028f8:	cmp	x11, #0x2
  4028fc:	b.cs	4029d0 <ferror@plt+0x1320>  // b.hs, b.nlast
  402900:	ldr	x0, [x9, #2944]
  402904:	add	x8, x0, #0x1
  402908:	cmp	x8, #0x2
  40290c:	b.cs	4029bc <ferror@plt+0x130c>  // b.hs, b.nlast
  402910:	ldr	x0, [x9, #2736]
  402914:	add	x8, x0, #0x1
  402918:	cmp	x8, #0x2
  40291c:	b.cc	402930 <ferror@plt+0x1280>  // b.lo, b.ul, b.last
  402920:	ldr	x8, [x9, #2744]
  402924:	add	x8, x8, #0x1
  402928:	cmp	x8, #0x2
  40292c:	b.cs	402a58 <ferror@plt+0x13a8>  // b.hs, b.nlast
  402930:	ldr	x8, [x9, #2168]
  402934:	add	x8, x8, #0x1
  402938:	cmp	x8, #0x2
  40293c:	b.cc	4029d8 <ferror@plt+0x1328>  // b.lo, b.ul, b.last
  402940:	ldr	x8, [x9, #2176]
  402944:	add	x8, x8, #0x1
  402948:	cmp	x8, #0x2
  40294c:	b.cc	4029d8 <ferror@plt+0x1328>  // b.lo, b.ul, b.last
  402950:	bl	402af0 <ferror@plt+0x1440>
  402954:	ldr	x8, [x20]
  402958:	ldr	x8, [x8, #32]
  40295c:	ldr	x0, [x8, #2168]
  402960:	bl	402ab8 <ferror@plt+0x1408>
  402964:	ldr	x8, [x20]
  402968:	ldr	x9, [x8, #32]
  40296c:	ldr	x0, [x9, #896]
  402970:	add	x9, x0, #0x1
  402974:	cmp	x9, #0x2
  402978:	b.cs	402a88 <ferror@plt+0x13d8>  // b.hs, b.nlast
  40297c:	ldr	x8, [x20]
  402980:	ldr	x8, [x8, #24]
  402984:	ldrsh	w8, [x8]
  402988:	cmp	w8, #0x2
  40298c:	b.lt	402a9c <ferror@plt+0x13ec>  // b.tstop
  402990:	mov	w19, wzr
  402994:	mov	w0, #0x20                  	// #32
  402998:	bl	402b34 <ferror@plt+0x1484>
  40299c:	ldr	x8, [x20]
  4029a0:	add	w19, w19, #0x1
  4029a4:	ldr	x8, [x8, #24]
  4029a8:	ldrsh	w8, [x8]
  4029ac:	sub	w8, w8, #0x1
  4029b0:	cmp	w19, w8
  4029b4:	b.lt	402994 <ferror@plt+0x12e4>  // b.tstop
  4029b8:	b	402a9c <ferror@plt+0x13ec>
  4029bc:	ldr	x8, [x10, #24]
  4029c0:	mov	x1, xzr
  4029c4:	ldrsh	x8, [x8]
  4029c8:	sub	x2, x8, #0x1
  4029cc:	bl	401490 <tparm@plt>
  4029d0:	bl	402ab8 <ferror@plt+0x1408>
  4029d4:	orr	w19, w19, w0
  4029d8:	ldr	x8, [x20]
  4029dc:	ldr	x8, [x8, #24]
  4029e0:	ldrsh	w0, [x8]
  4029e4:	bl	402b50 <ferror@plt+0x14a0>
  4029e8:	ldrb	w8, [x21, #728]
  4029ec:	orr	w19, w19, w0
  4029f0:	cbz	w8, 402a04 <ferror@plt+0x1354>
  4029f4:	ldr	x8, [x20]
  4029f8:	ldr	x8, [x8, #32]
  4029fc:	ldr	x0, [x8, #1000]
  402a00:	cbnz	x0, 402a10 <ferror@plt+0x1360>
  402a04:	ldr	x8, [x20]
  402a08:	ldr	x8, [x8, #32]
  402a0c:	ldr	x0, [x8, #408]
  402a10:	bl	402c90 <ferror@plt+0x15e0>
  402a14:	ldrb	w8, [x21, #728]
  402a18:	orr	w19, w19, w0
  402a1c:	cbz	w8, 402a30 <ferror@plt+0x1380>
  402a20:	ldr	x8, [x20]
  402a24:	ldr	x8, [x8, #32]
  402a28:	ldr	x0, [x8, #992]
  402a2c:	cbnz	x0, 402a3c <ferror@plt+0x138c>
  402a30:	ldr	x8, [x20]
  402a34:	ldr	x8, [x8, #32]
  402a38:	ldr	x0, [x8, #400]
  402a3c:	bl	402ab8 <ferror@plt+0x1408>
  402a40:	orr	w8, w19, w0
  402a44:	ldp	x20, x19, [sp, #32]
  402a48:	ldr	x21, [sp, #16]
  402a4c:	and	w0, w8, #0x1
  402a50:	ldp	x29, x30, [sp], #48
  402a54:	ret
  402a58:	mov	x1, xzr
  402a5c:	bl	401490 <tparm@plt>
  402a60:	bl	402ab8 <ferror@plt+0x1408>
  402a64:	ldr	x8, [x20]
  402a68:	orr	w19, w19, w0
  402a6c:	ldp	x9, x8, [x8, #24]
  402a70:	ldrsh	x9, [x9]
  402a74:	ldr	x8, [x8, #2744]
  402a78:	sub	x1, x9, #0x1
  402a7c:	mov	x0, x8
  402a80:	bl	401490 <tparm@plt>
  402a84:	b	4029d0 <ferror@plt+0x1320>
  402a88:	ldr	x8, [x8, #24]
  402a8c:	ldrsh	x8, [x8]
  402a90:	sub	x1, x8, #0x1
  402a94:	bl	401490 <tparm@plt>
  402a98:	bl	402ab8 <ferror@plt+0x1408>
  402a9c:	ldr	x8, [x20]
  402aa0:	ldr	x8, [x8, #32]
  402aa4:	ldr	x0, [x8, #2176]
  402aa8:	bl	402ab8 <ferror@plt+0x1408>
  402aac:	bl	402af0 <ferror@plt+0x1440>
  402ab0:	mov	w19, #0x1                   	// #1
  402ab4:	b	4029d8 <ferror@plt+0x1328>
  402ab8:	add	x8, x0, #0x1
  402abc:	cmp	x8, #0x2
  402ac0:	b.cs	402acc <ferror@plt+0x141c>  // b.hs, b.nlast
  402ac4:	mov	w0, wzr
  402ac8:	ret
  402acc:	stp	x29, x30, [sp, #-16]!
  402ad0:	adrp	x2, 402000 <ferror@plt+0x950>
  402ad4:	add	x2, x2, #0xb34
  402ad8:	mov	w1, wzr
  402adc:	mov	x29, sp
  402ae0:	bl	4013c0 <tputs@plt>
  402ae4:	mov	w0, #0x1                   	// #1
  402ae8:	ldp	x29, x30, [sp], #16
  402aec:	ret
  402af0:	stp	x29, x30, [sp, #-16]!
  402af4:	adrp	x8, 413000 <ferror@plt+0x11950>
  402af8:	ldr	x8, [x8, #4064]
  402afc:	mov	x29, sp
  402b00:	ldr	x8, [x8]
  402b04:	ldr	x8, [x8, #32]
  402b08:	ldr	x0, [x8, #16]
  402b0c:	add	x8, x0, #0x1
  402b10:	cmp	x8, #0x2
  402b14:	b.cs	402b28 <ferror@plt+0x1478>  // b.hs, b.nlast
  402b18:	mov	w0, #0xd                   	// #13
  402b1c:	bl	402b34 <ferror@plt+0x1484>
  402b20:	ldp	x29, x30, [sp], #16
  402b24:	ret
  402b28:	bl	402ab8 <ferror@plt+0x1408>
  402b2c:	ldp	x29, x30, [sp], #16
  402b30:	ret
  402b34:	stp	x29, x30, [sp, #-16]!
  402b38:	adrp	x8, 414000 <ferror@plt+0x12950>
  402b3c:	ldr	x1, [x8, #736]
  402b40:	mov	x29, sp
  402b44:	bl	4013e0 <putc@plt>
  402b48:	ldp	x29, x30, [sp], #16
  402b4c:	ret
  402b50:	stp	x29, x30, [sp, #-80]!
  402b54:	str	x25, [sp, #16]
  402b58:	stp	x24, x23, [sp, #32]
  402b5c:	stp	x22, x21, [sp, #48]
  402b60:	stp	x20, x19, [sp, #64]
  402b64:	adrp	x23, 413000 <ferror@plt+0x11950>
  402b68:	ldr	x23, [x23, #4064]
  402b6c:	mov	w19, w0
  402b70:	mov	w0, wzr
  402b74:	mov	x29, sp
  402b78:	ldr	x8, [x23]
  402b7c:	ldr	x9, [x8, #24]
  402b80:	ldrsh	w9, [x9, #2]
  402b84:	cmp	w9, #0x8
  402b88:	b.eq	402bb8 <ferror@plt+0x1508>  // b.none
  402b8c:	tbnz	w9, #31, 402bb8 <ferror@plt+0x1508>
  402b90:	ldr	x8, [x8, #32]
  402b94:	ldr	x9, [x8, #1056]
  402b98:	add	x9, x9, #0x1
  402b9c:	cmp	x9, #0x2
  402ba0:	b.cc	402bb4 <ferror@plt+0x1504>  // b.lo, b.ul, b.last
  402ba4:	ldr	x8, [x8, #32]
  402ba8:	add	x8, x8, #0x1
  402bac:	cmp	x8, #0x2
  402bb0:	b.cs	402bd0 <ferror@plt+0x1520>  // b.hs, b.nlast
  402bb4:	mov	w0, wzr
  402bb8:	ldp	x20, x19, [sp, #64]
  402bbc:	ldp	x22, x21, [sp, #48]
  402bc0:	ldp	x24, x23, [sp, #32]
  402bc4:	ldr	x25, [sp, #16]
  402bc8:	ldp	x29, x30, [sp], #80
  402bcc:	ret
  402bd0:	bl	402af0 <ferror@plt+0x1440>
  402bd4:	ldr	x8, [x23]
  402bd8:	adrp	x2, 402000 <ferror@plt+0x950>
  402bdc:	add	x2, x2, #0xb34
  402be0:	mov	w1, wzr
  402be4:	ldr	x8, [x8, #32]
  402be8:	ldr	x0, [x8, #32]
  402bec:	bl	4013c0 <tputs@plt>
  402bf0:	ldr	x8, [x23]
  402bf4:	ldr	x8, [x8, #24]
  402bf8:	ldrsh	w9, [x8, #2]
  402bfc:	cmp	w9, #0x2
  402c00:	b.lt	402c88 <ferror@plt+0x15d8>  // b.tstop
  402c04:	cmp	w9, w19
  402c08:	b.le	402c10 <ferror@plt+0x1560>
  402c0c:	strh	w19, [x8, #2]
  402c10:	ldrsh	w24, [x8, #2]
  402c14:	cmp	w24, w19
  402c18:	b.ge	402c84 <ferror@plt+0x15d4>  // b.tcont
  402c1c:	adrp	x20, 403000 <ferror@plt+0x1950>
  402c20:	adrp	x21, 403000 <ferror@plt+0x1950>
  402c24:	adrp	x22, 402000 <ferror@plt+0x950>
  402c28:	adrp	x25, 414000 <ferror@plt+0x12950>
  402c2c:	add	x20, x20, #0x9ab
  402c30:	add	x21, x21, #0x955
  402c34:	add	x22, x22, #0xb34
  402c38:	ldr	x8, [x23]
  402c3c:	ldr	x0, [x25, #736]
  402c40:	mov	x1, x20
  402c44:	mov	x3, x21
  402c48:	ldr	x8, [x8, #24]
  402c4c:	ldrsh	w2, [x8, #2]
  402c50:	bl	401680 <fprintf@plt>
  402c54:	ldr	x8, [x23]
  402c58:	mov	w1, wzr
  402c5c:	mov	x2, x22
  402c60:	ldr	x8, [x8, #32]
  402c64:	ldr	x0, [x8, #1056]
  402c68:	bl	4013c0 <tputs@plt>
  402c6c:	ldr	x8, [x23]
  402c70:	ldr	x8, [x8, #24]
  402c74:	ldrsh	w8, [x8, #2]
  402c78:	add	w24, w24, w8
  402c7c:	cmp	w24, w19
  402c80:	b.lt	402c38 <ferror@plt+0x1588>  // b.tstop
  402c84:	bl	402af0 <ferror@plt+0x1440>
  402c88:	mov	w0, #0x1                   	// #1
  402c8c:	b	402bb8 <ferror@plt+0x1508>
  402c90:	stp	x29, x30, [sp, #-64]!
  402c94:	stp	x28, x23, [sp, #16]
  402c98:	stp	x22, x21, [sp, #32]
  402c9c:	stp	x20, x19, [sp, #48]
  402ca0:	mov	x29, sp
  402ca4:	sub	sp, sp, #0x2, lsl #12
  402ca8:	cbz	x0, 402d24 <ferror@plt+0x1674>
  402cac:	adrp	x1, 403000 <ferror@plt+0x1950>
  402cb0:	add	x1, x1, #0x9af
  402cb4:	mov	x19, x0
  402cb8:	bl	401450 <fopen@plt>
  402cbc:	cbz	x0, 402d54 <ferror@plt+0x16a4>
  402cc0:	mov	x20, x0
  402cc4:	mov	x0, sp
  402cc8:	mov	w1, #0x1                   	// #1
  402ccc:	mov	w2, #0x2000                	// #8192
  402cd0:	mov	x3, x20
  402cd4:	bl	401550 <fread_unlocked@plt>
  402cd8:	cbz	x0, 402d2c <ferror@plt+0x167c>
  402cdc:	mov	x21, x0
  402ce0:	adrp	x23, 414000 <ferror@plt+0x12950>
  402ce4:	ldr	x3, [x23, #736]
  402ce8:	mov	x0, sp
  402cec:	mov	w1, #0x1                   	// #1
  402cf0:	mov	x2, x21
  402cf4:	bl	4015c0 <fwrite@plt>
  402cf8:	cmp	x0, x21
  402cfc:	b.ne	402d54 <ferror@plt+0x16a4>  // b.any
  402d00:	mov	x0, sp
  402d04:	mov	w1, #0x1                   	// #1
  402d08:	mov	w2, #0x2000                	// #8192
  402d0c:	mov	x3, x20
  402d10:	mov	w22, #0x1                   	// #1
  402d14:	bl	401550 <fread_unlocked@plt>
  402d18:	mov	x21, x0
  402d1c:	cbnz	x0, 402ce4 <ferror@plt+0x1634>
  402d20:	b	402d30 <ferror@plt+0x1680>
  402d24:	mov	w22, wzr
  402d28:	b	402d38 <ferror@plt+0x1688>
  402d2c:	mov	w22, wzr
  402d30:	mov	x0, x20
  402d34:	bl	401440 <fclose@plt>
  402d38:	mov	w0, w22
  402d3c:	add	sp, sp, #0x2, lsl #12
  402d40:	ldp	x20, x19, [sp, #48]
  402d44:	ldp	x22, x21, [sp, #32]
  402d48:	ldp	x28, x23, [sp, #16]
  402d4c:	ldp	x29, x30, [sp], #64
  402d50:	ret
  402d54:	mov	x0, x19
  402d58:	bl	402fc4 <ferror@plt+0x1914>
  402d5c:	and	w8, w1, #0x1
  402d60:	and	w9, w2, #0x1
  402d64:	adrp	x10, 414000 <ferror@plt+0x12950>
  402d68:	adrp	x11, 414000 <ferror@plt+0x12950>
  402d6c:	adrp	x12, 414000 <ferror@plt+0x12950>
  402d70:	str	x0, [x10, #736]
  402d74:	strb	w8, [x11, #728]
  402d78:	strb	w9, [x12, #732]
  402d7c:	ret
  402d80:	stp	x29, x30, [sp, #-16]!
  402d84:	adrp	x8, 414000 <ferror@plt+0x12950>
  402d88:	ldr	x0, [x8, #736]
  402d8c:	mov	x29, sp
  402d90:	cbz	x0, 402d98 <ferror@plt+0x16e8>
  402d94:	bl	4015e0 <fflush@plt>
  402d98:	ldp	x29, x30, [sp], #16
  402d9c:	ret
  402da0:	stp	x29, x30, [sp, #-32]!
  402da4:	adrp	x2, 403000 <ferror@plt+0x1950>
  402da8:	add	x2, x2, #0x996
  402dac:	mov	w3, #0x2                   	// #2
  402db0:	mov	w4, #0x7f                  	// #127
  402db4:	stp	x20, x19, [sp, #16]
  402db8:	mov	x29, sp
  402dbc:	mov	x19, x1
  402dc0:	mov	x20, x0
  402dc4:	bl	402e0c <ferror@plt+0x175c>
  402dc8:	adrp	x2, 403000 <ferror@plt+0x1950>
  402dcc:	add	x2, x2, #0x99c
  402dd0:	mov	w3, #0x3                   	// #3
  402dd4:	mov	w4, #0x15                  	// #21
  402dd8:	mov	x0, x20
  402ddc:	mov	x1, x19
  402de0:	bl	402e0c <ferror@plt+0x175c>
  402de4:	adrp	x2, 403000 <ferror@plt+0x1950>
  402de8:	add	x2, x2, #0x9a1
  402dec:	mov	w4, #0x3                   	// #3
  402df0:	mov	x0, x20
  402df4:	mov	x1, x19
  402df8:	mov	w3, wzr
  402dfc:	bl	402e0c <ferror@plt+0x175c>
  402e00:	ldp	x20, x19, [sp, #16]
  402e04:	ldp	x29, x30, [sp], #32
  402e08:	ret
  402e0c:	stp	x29, x30, [sp, #-32]!
  402e10:	sxtw	x8, w3
  402e14:	stp	x20, x19, [sp, #16]
  402e18:	add	x9, x1, x8
  402e1c:	add	x8, x0, x8
  402e20:	ldrb	w19, [x9, #17]
  402e24:	ldrb	w8, [x8, #17]
  402e28:	mov	x29, sp
  402e2c:	cmp	w8, w19
  402e30:	b.ne	402e48 <ferror@plt+0x1798>  // b.any
  402e34:	cmp	w8, w4
  402e38:	b.ne	402e48 <ferror@plt+0x1798>  // b.any
  402e3c:	ldp	x20, x19, [sp, #16]
  402e40:	ldp	x29, x30, [sp], #32
  402e44:	ret
  402e48:	adrp	x20, 413000 <ferror@plt+0x11950>
  402e4c:	ldr	x20, [x20, #4000]
  402e50:	adrp	x9, 403000 <ferror@plt+0x1950>
  402e54:	adrp	x10, 403000 <ferror@plt+0x1950>
  402e58:	add	x9, x9, #0x9c7
  402e5c:	ldr	x0, [x20]
  402e60:	add	x10, x10, #0x9c4
  402e64:	cmp	w8, w19
  402e68:	adrp	x1, 403000 <ferror@plt+0x1950>
  402e6c:	csel	x3, x10, x9, eq  // eq = none
  402e70:	add	x1, x1, #0x9bd
  402e74:	bl	401680 <fprintf@plt>
  402e78:	cmp	w19, #0x7f
  402e7c:	b.eq	402e98 <ferror@plt+0x17e8>  // b.none
  402e80:	cbnz	w19, 402eb4 <ferror@plt+0x1804>
  402e84:	ldr	x3, [x20]
  402e88:	adrp	x0, 403000 <ferror@plt+0x1950>
  402e8c:	add	x0, x0, #0x9ce
  402e90:	mov	w1, #0x7                   	// #7
  402e94:	b	402ea8 <ferror@plt+0x17f8>
  402e98:	ldr	x3, [x20]
  402e9c:	adrp	x0, 403000 <ferror@plt+0x1950>
  402ea0:	add	x0, x0, #0x9d6
  402ea4:	mov	w1, #0x8                   	// #8
  402ea8:	mov	w2, #0x1                   	// #1
  402eac:	bl	4015c0 <fwrite@plt>
  402eb0:	b	402e3c <ferror@plt+0x178c>
  402eb4:	adrp	x8, 413000 <ferror@plt+0x11950>
  402eb8:	ldr	x8, [x8, #4064]
  402ebc:	ldr	x8, [x8]
  402ec0:	ldr	x8, [x8, #32]
  402ec4:	ldr	x8, [x8, #440]
  402ec8:	cbz	x8, 402ef4 <ferror@plt+0x1844>
  402ecc:	ldrb	w9, [x8]
  402ed0:	cmp	w19, w9
  402ed4:	b.ne	402ef4 <ferror@plt+0x1844>  // b.any
  402ed8:	ldrb	w8, [x8, #1]
  402edc:	cbnz	w8, 402ef4 <ferror@plt+0x1844>
  402ee0:	ldr	x3, [x20]
  402ee4:	adrp	x0, 403000 <ferror@plt+0x1950>
  402ee8:	add	x0, x0, #0x9df
  402eec:	mov	w1, #0xb                   	// #11
  402ef0:	b	402ea8 <ferror@plt+0x17f8>
  402ef4:	cmp	w19, #0x1f
  402ef8:	b.hi	402f18 <ferror@plt+0x1868>  // b.pmore
  402efc:	ldr	x0, [x20]
  402f00:	eor	w2, w19, #0x40
  402f04:	adrp	x1, 403000 <ferror@plt+0x1950>
  402f08:	add	x1, x1, #0x9eb
  402f0c:	mov	w3, w2
  402f10:	bl	401680 <fprintf@plt>
  402f14:	b	402e3c <ferror@plt+0x178c>
  402f18:	ldr	x0, [x20]
  402f1c:	adrp	x1, 403000 <ferror@plt+0x1950>
  402f20:	add	x1, x1, #0x9fe
  402f24:	mov	w2, w19
  402f28:	bl	401680 <fprintf@plt>
  402f2c:	b	402e3c <ferror@plt+0x178c>
  402f30:	stp	x29, x30, [sp, #-48]!
  402f34:	mov	x29, sp
  402f38:	str	x21, [sp, #16]
  402f3c:	stp	x20, x19, [sp, #32]
  402f40:	mov	x20, x2
  402f44:	mov	x21, x1
  402f48:	add	x2, x29, #0x18
  402f4c:	mov	w1, #0x5413                	// #21523
  402f50:	mov	w19, w0
  402f54:	bl	4016a0 <ioctl@plt>
  402f58:	ldrh	w8, [x29, #24]
  402f5c:	cbz	w8, 402f80 <ferror@plt+0x18d0>
  402f60:	ldrh	w9, [x29, #26]
  402f64:	cbz	w9, 402f70 <ferror@plt+0x18c0>
  402f68:	strh	w8, [x21]
  402f6c:	strh	w9, [x20]
  402f70:	ldp	x20, x19, [sp, #32]
  402f74:	ldr	x21, [sp, #16]
  402f78:	ldp	x29, x30, [sp], #48
  402f7c:	ret
  402f80:	ldrh	w9, [x29, #26]
  402f84:	cbz	w9, 402f90 <ferror@plt+0x18e0>
  402f88:	cbnz	w8, 402f60 <ferror@plt+0x18b0>
  402f8c:	b	402f70 <ferror@plt+0x18c0>
  402f90:	ldrsh	w8, [x21]
  402f94:	cmp	w8, #0x1
  402f98:	b.lt	402f70 <ferror@plt+0x18c0>  // b.tstop
  402f9c:	ldrsh	w9, [x20]
  402fa0:	cmp	w9, #0x1
  402fa4:	b.lt	402f70 <ferror@plt+0x18c0>  // b.tstop
  402fa8:	add	x2, x29, #0x18
  402fac:	mov	w1, #0x5414                	// #21524
  402fb0:	mov	w0, w19
  402fb4:	strh	w8, [x29, #24]
  402fb8:	strh	w9, [x29, #26]
  402fbc:	bl	4016a0 <ioctl@plt>
  402fc0:	b	402f70 <ferror@plt+0x18c0>
  402fc4:	stp	x29, x30, [sp, #-48]!
  402fc8:	stp	x22, x21, [sp, #16]
  402fcc:	stp	x20, x19, [sp, #32]
  402fd0:	mov	x29, sp
  402fd4:	mov	x19, x0
  402fd8:	bl	401660 <__errno_location@plt>
  402fdc:	adrp	x8, 413000 <ferror@plt+0x11950>
  402fe0:	adrp	x9, 413000 <ferror@plt+0x11950>
  402fe4:	ldr	w20, [x0]
  402fe8:	ldr	x8, [x8, #4000]
  402fec:	ldr	x9, [x9, #4048]
  402ff0:	mov	w0, w20
  402ff4:	ldr	x21, [x8]
  402ff8:	ldr	x22, [x9]
  402ffc:	bl	401500 <strerror@plt>
  403000:	adrp	x1, 403000 <ferror@plt+0x1950>
  403004:	mov	x4, x0
  403008:	add	x1, x1, #0x9b1
  40300c:	mov	x0, x21
  403010:	mov	x2, x22
  403014:	mov	x3, x19
  403018:	bl	401680 <fprintf@plt>
  40301c:	bl	40320c <ferror@plt+0x1b5c>
  403020:	adrp	x19, 414000 <ferror@plt+0x12950>
  403024:	ldr	x1, [x19, #736]
  403028:	mov	w0, #0xa                   	// #10
  40302c:	bl	4013f0 <fputc@plt>
  403030:	ldr	x0, [x19, #736]
  403034:	bl	4015e0 <fflush@plt>
  403038:	add	w0, w20, #0x4
  40303c:	bl	401380 <exit@plt>
  403040:	stp	x29, x30, [sp, #-48]!
  403044:	str	x21, [sp, #16]
  403048:	stp	x20, x19, [sp, #32]
  40304c:	mov	x29, sp
  403050:	mov	x19, x1
  403054:	mov	x20, x0
  403058:	bl	401370 <strlen@plt>
  40305c:	mov	x21, x0
  403060:	mov	x0, x19
  403064:	bl	401370 <strlen@plt>
  403068:	cmp	x21, x0
  40306c:	b.ne	40308c <ferror@plt+0x19dc>  // b.any
  403070:	mov	x0, x20
  403074:	mov	x1, x19
  403078:	mov	x2, x21
  40307c:	bl	4014a0 <strncmp@plt>
  403080:	cmp	w0, #0x0
  403084:	cset	w0, eq  // eq = none
  403088:	b	403090 <ferror@plt+0x19e0>
  40308c:	mov	w0, wzr
  403090:	ldp	x20, x19, [sp, #32]
  403094:	ldr	x21, [sp, #16]
  403098:	ldp	x29, x30, [sp], #48
  40309c:	ret
  4030a0:	stp	x29, x30, [sp, #-48]!
  4030a4:	stp	x20, x19, [sp, #32]
  4030a8:	mov	x19, x0
  4030ac:	mov	w20, w1
  4030b0:	mov	w0, #0x2                   	// #2
  4030b4:	mov	x1, x19
  4030b8:	str	x21, [sp, #16]
  4030bc:	mov	x29, sp
  4030c0:	bl	403168 <ferror@plt+0x1ab8>
  4030c4:	adrp	x21, 414000 <ferror@plt+0x12950>
  4030c8:	tbnz	w0, #0, 403108 <ferror@plt+0x1a58>
  4030cc:	mov	w0, #0x1                   	// #1
  4030d0:	mov	x1, x19
  4030d4:	bl	403168 <ferror@plt+0x1ab8>
  4030d8:	tbnz	w0, #0, 403108 <ferror@plt+0x1a58>
  4030dc:	mov	w0, wzr
  4030e0:	mov	x1, x19
  4030e4:	bl	403168 <ferror@plt+0x1ab8>
  4030e8:	tbnz	w0, #0, 403108 <ferror@plt+0x1a58>
  4030ec:	adrp	x0, 403000 <ferror@plt+0x1950>
  4030f0:	add	x0, x0, #0xa03
  4030f4:	mov	w1, #0x2                   	// #2
  4030f8:	bl	401480 <open@plt>
  4030fc:	mov	x1, x19
  403100:	bl	403168 <ferror@plt+0x1ab8>
  403104:	tbz	w0, #0, 403148 <ferror@plt+0x1a98>
  403108:	adrp	x8, 414000 <ferror@plt+0x12950>
  40310c:	mov	w9, #0x1                   	// #1
  403110:	strb	w9, [x8, #748]
  403114:	ldp	q3, q0, [x19, #16]
  403118:	ldur	q1, [x19, #44]
  40311c:	ldr	q2, [x19]
  403120:	adrp	x8, 414000 <ferror@plt+0x12950>
  403124:	add	x8, x8, #0x2f0
  403128:	stur	q1, [x8, #44]
  40312c:	stp	q3, q0, [x8, #16]
  403130:	str	q2, [x8]
  403134:	ldr	w0, [x21, #744]
  403138:	ldp	x20, x19, [sp, #32]
  40313c:	ldr	x21, [sp, #16]
  403140:	ldp	x29, x30, [sp], #48
  403144:	ret
  403148:	tbnz	w20, #0, 403164 <ferror@plt+0x1ab4>
  40314c:	adrp	x8, 413000 <ferror@plt+0x11950>
  403150:	ldr	x8, [x8, #4024]
  403154:	ldr	x0, [x8]
  403158:	bl	401430 <fileno@plt>
  40315c:	str	w0, [x21, #744]
  403160:	b	403134 <ferror@plt+0x1a84>
  403164:	bl	40319c <ferror@plt+0x1aec>
  403168:	stp	x29, x30, [sp, #-16]!
  40316c:	adrp	x8, 414000 <ferror@plt+0x12950>
  403170:	mov	x29, sp
  403174:	str	w0, [x8, #744]
  403178:	tbnz	w0, #31, 403190 <ferror@plt+0x1ae0>
  40317c:	bl	401420 <tcgetattr@plt>
  403180:	tbnz	w0, #31, 403190 <ferror@plt+0x1ae0>
  403184:	mov	w0, #0x1                   	// #1
  403188:	ldp	x29, x30, [sp], #16
  40318c:	ret
  403190:	mov	w0, wzr
  403194:	ldp	x29, x30, [sp], #16
  403198:	ret
  40319c:	stp	x29, x30, [sp, #-48]!
  4031a0:	stp	x22, x21, [sp, #16]
  4031a4:	stp	x20, x19, [sp, #32]
  4031a8:	mov	x29, sp
  4031ac:	bl	401660 <__errno_location@plt>
  4031b0:	adrp	x22, 413000 <ferror@plt+0x11950>
  4031b4:	adrp	x8, 413000 <ferror@plt+0x11950>
  4031b8:	ldr	w19, [x0]
  4031bc:	ldr	x22, [x22, #4000]
  4031c0:	ldr	x8, [x8, #4048]
  4031c4:	mov	w0, w19
  4031c8:	ldr	x20, [x22]
  4031cc:	ldr	x21, [x8]
  4031d0:	bl	401500 <strerror@plt>
  4031d4:	adrp	x1, 403000 <ferror@plt+0x1950>
  4031d8:	adrp	x3, 403000 <ferror@plt+0x1950>
  4031dc:	mov	x4, x0
  4031e0:	add	x1, x1, #0x9b1
  4031e4:	add	x3, x3, #0xa0c
  4031e8:	mov	x0, x20
  4031ec:	mov	x2, x21
  4031f0:	bl	401680 <fprintf@plt>
  4031f4:	bl	40320c <ferror@plt+0x1b5c>
  4031f8:	ldr	x1, [x22]
  4031fc:	mov	w0, #0xa                   	// #10
  403200:	bl	4013f0 <fputc@plt>
  403204:	add	w0, w19, #0x4
  403208:	bl	401380 <exit@plt>
  40320c:	stp	x29, x30, [sp, #-16]!
  403210:	adrp	x8, 414000 <ferror@plt+0x12950>
  403214:	ldrb	w8, [x8, #748]
  403218:	mov	x29, sp
  40321c:	cmp	w8, #0x1
  403220:	b.ne	40323c <ferror@plt+0x1b8c>  // b.any
  403224:	adrp	x8, 414000 <ferror@plt+0x12950>
  403228:	ldr	w0, [x8, #744]
  40322c:	adrp	x2, 414000 <ferror@plt+0x12950>
  403230:	add	x2, x2, #0x2f0
  403234:	mov	w1, #0x1                   	// #1
  403238:	bl	401620 <tcsetattr@plt>
  40323c:	ldp	x29, x30, [sp], #16
  403240:	ret
  403244:	stp	x29, x30, [sp, #-16]!
  403248:	ldp	x8, x9, [x1]
  40324c:	ldp	x10, x11, [x0]
  403250:	ldp	x12, x13, [x1, #16]
  403254:	ldp	x14, x15, [x0, #16]
  403258:	ldp	x16, x17, [x1, #32]
  40325c:	eor	x8, x8, x10
  403260:	ldp	x10, x18, [x0, #32]
  403264:	eor	x9, x9, x11
  403268:	ldr	x11, [x1, #48]
  40326c:	eor	x12, x12, x14
  403270:	ldr	x14, [x0, #48]
  403274:	eor	x13, x13, x15
  403278:	ldr	w15, [x1, #56]
  40327c:	ldr	w0, [x0, #56]
  403280:	eor	x10, x16, x10
  403284:	eor	x16, x17, x18
  403288:	eor	x11, x11, x14
  40328c:	eor	w14, w15, w0
  403290:	orr	x8, x8, x9
  403294:	orr	x9, x12, x13
  403298:	orr	x10, x10, x16
  40329c:	orr	x11, x11, x14
  4032a0:	orr	x8, x8, x9
  4032a4:	orr	x9, x10, x11
  4032a8:	orr	x8, x8, x9
  4032ac:	mov	x29, sp
  4032b0:	cbz	x8, 4032c8 <ferror@plt+0x1c18>
  4032b4:	adrp	x8, 414000 <ferror@plt+0x12950>
  4032b8:	ldr	w0, [x8, #744]
  4032bc:	mov	x2, x1
  4032c0:	mov	w1, #0x1                   	// #1
  4032c4:	bl	401620 <tcsetattr@plt>
  4032c8:	ldp	x29, x30, [sp], #16
  4032cc:	ret
  4032d0:	stp	x29, x30, [sp, #-64]!
  4032d4:	mov	x29, sp
  4032d8:	stp	x19, x20, [sp, #16]
  4032dc:	adrp	x20, 413000 <ferror@plt+0x11950>
  4032e0:	add	x20, x20, #0xd98
  4032e4:	stp	x21, x22, [sp, #32]
  4032e8:	adrp	x21, 413000 <ferror@plt+0x11950>
  4032ec:	add	x21, x21, #0xd90
  4032f0:	sub	x20, x20, x21
  4032f4:	mov	w22, w0
  4032f8:	stp	x23, x24, [sp, #48]
  4032fc:	mov	x23, x1
  403300:	mov	x24, x2
  403304:	bl	401330 <strlen@plt-0x40>
  403308:	cmp	xzr, x20, asr #3
  40330c:	b.eq	403338 <ferror@plt+0x1c88>  // b.none
  403310:	asr	x20, x20, #3
  403314:	mov	x19, #0x0                   	// #0
  403318:	ldr	x3, [x21, x19, lsl #3]
  40331c:	mov	x2, x24
  403320:	add	x19, x19, #0x1
  403324:	mov	x1, x23
  403328:	mov	w0, w22
  40332c:	blr	x3
  403330:	cmp	x20, x19
  403334:	b.ne	403318 <ferror@plt+0x1c68>  // b.any
  403338:	ldp	x19, x20, [sp, #16]
  40333c:	ldp	x21, x22, [sp, #32]
  403340:	ldp	x23, x24, [sp, #48]
  403344:	ldp	x29, x30, [sp], #64
  403348:	ret
  40334c:	nop
  403350:	ret

Disassembly of section .fini:

0000000000403354 <.fini>:
  403354:	stp	x29, x30, [sp, #-16]!
  403358:	mov	x29, sp
  40335c:	ldp	x29, x30, [sp], #16
  403360:	ret
