Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Nov 16 17:35:08 2023
| Host         : paxos.inf.pucrs.br running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     206         
TIMING-18  Warning           Missing input or output delay   11          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (214)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (474)
5. checking no_input_delay (8)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (214)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: dm_manag/dspl/ck_1KHz_reg/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: mod/clock_1_int_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mod/clock_2_int_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: update_c/rising_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (474)
--------------------------------------------------
 There are 474 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.379        0.000                      0                  251        0.218        0.000                      0                  251        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.379        0.000                      0                  251        0.218        0.000                      0                  251        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 3.613ns (63.663%)  route 2.062ns (36.337%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.640     5.243    mod/CLK
    SLICE_X10Y84         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.518     5.761 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.582    mod/count_mult_hz_reg[3]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.706 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.706    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.256 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.370    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.598    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.820 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     9.061    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     9.360 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     9.360    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.893 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.010 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.127 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.244 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.244    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.361 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.361    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.478 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.478    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.595 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.595    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.918 r  mod/count_mult_hz_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.918    mod/count_mult_hz_reg[28]_i_1_n_6
    SLICE_X10Y91         FDCE                                         r  mod/count_mult_hz_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.526    14.949    mod/CLK
    SLICE_X10Y91         FDCE                                         r  mod/count_mult_hz_reg[29]/C
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X10Y91         FDCE (Setup_fdce_C_D)        0.109    15.297    mod/count_mult_hz_reg[29]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -10.918    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 3.509ns (62.984%)  route 2.062ns (37.016%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.640     5.243    mod/CLK
    SLICE_X10Y84         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.518     5.761 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.582    mod/count_mult_hz_reg[3]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.706 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.706    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.256 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.370    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.598    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.820 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     9.061    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     9.360 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     9.360    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.893 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.010 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.127 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.244 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.244    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.361 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.361    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.478 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.478    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.595 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.595    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.814 r  mod/count_mult_hz_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.814    mod/count_mult_hz_reg[28]_i_1_n_7
    SLICE_X10Y91         FDCE                                         r  mod/count_mult_hz_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.526    14.949    mod/CLK
    SLICE_X10Y91         FDCE                                         r  mod/count_mult_hz_reg[28]/C
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X10Y91         FDCE (Setup_fdce_C_D)        0.109    15.297    mod/count_mult_hz_reg[28]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.558ns  (logic 3.496ns (62.898%)  route 2.062ns (37.102%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.640     5.243    mod/CLK
    SLICE_X10Y84         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.518     5.761 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.582    mod/count_mult_hz_reg[3]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.706 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.706    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.256 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.370    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.598    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.820 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     9.061    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     9.360 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     9.360    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.893 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.010 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.127 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.244 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.244    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.361 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.361    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.478 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.478    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.801 r  mod/count_mult_hz_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.801    mod/count_mult_hz_reg[24]_i_1_n_6
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525    14.948    mod/CLK
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[25]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y90         FDCE (Setup_fdce_C_D)        0.109    15.296    mod/count_mult_hz_reg[25]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.801    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 3.488ns (62.844%)  route 2.062ns (37.156%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.640     5.243    mod/CLK
    SLICE_X10Y84         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.518     5.761 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.582    mod/count_mult_hz_reg[3]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.706 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.706    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.256 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.370    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.598    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.820 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     9.061    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     9.360 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     9.360    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.893 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.010 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.127 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.244 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.244    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.361 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.361    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.478 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.478    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.793 r  mod/count_mult_hz_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.793    mod/count_mult_hz_reg[24]_i_1_n_4
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525    14.948    mod/CLK
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[27]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y90         FDCE (Setup_fdce_C_D)        0.109    15.296    mod/count_mult_hz_reg[27]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 3.412ns (62.328%)  route 2.062ns (37.672%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.640     5.243    mod/CLK
    SLICE_X10Y84         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.518     5.761 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.582    mod/count_mult_hz_reg[3]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.706 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.706    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.256 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.370    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.598    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.820 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     9.061    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     9.360 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     9.360    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.893 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.010 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.127 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.244 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.244    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.361 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.361    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.478 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.478    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.717 r  mod/count_mult_hz_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.717    mod/count_mult_hz_reg[24]_i_1_n_5
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525    14.948    mod/CLK
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[26]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y90         FDCE (Setup_fdce_C_D)        0.109    15.296    mod/count_mult_hz_reg[26]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 3.392ns (62.190%)  route 2.062ns (37.810%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.640     5.243    mod/CLK
    SLICE_X10Y84         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.518     5.761 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.582    mod/count_mult_hz_reg[3]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.706 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.706    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.256 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.370    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.598    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.820 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     9.061    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     9.360 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     9.360    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.893 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.010 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.127 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.244 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.244    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.361 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.361    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.478 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.478    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.697 r  mod/count_mult_hz_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.697    mod/count_mult_hz_reg[24]_i_1_n_7
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525    14.948    mod/CLK
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[24]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y90         FDCE (Setup_fdce_C_D)        0.109    15.296    mod/count_mult_hz_reg[24]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 3.379ns (62.100%)  route 2.062ns (37.900%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.640     5.243    mod/CLK
    SLICE_X10Y84         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.518     5.761 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.582    mod/count_mult_hz_reg[3]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.706 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.706    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.256 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.370    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.598    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.820 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     9.061    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     9.360 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     9.360    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.893 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.010 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.127 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.244 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.244    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.361 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.361    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.684 r  mod/count_mult_hz_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.684    mod/count_mult_hz_reg[20]_i_1_n_6
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525    14.948    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[21]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y89         FDCE (Setup_fdce_C_D)        0.109    15.296    mod/count_mult_hz_reg[21]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 3.371ns (62.044%)  route 2.062ns (37.956%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.640     5.243    mod/CLK
    SLICE_X10Y84         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.518     5.761 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.582    mod/count_mult_hz_reg[3]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.706 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.706    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.256 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.370    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.598    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.820 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     9.061    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     9.360 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     9.360    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.893 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.010 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.127 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.244 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.244    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.361 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.361    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.676 r  mod/count_mult_hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.676    mod/count_mult_hz_reg[20]_i_1_n_4
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525    14.948    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[23]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y89         FDCE (Setup_fdce_C_D)        0.109    15.296    mod/count_mult_hz_reg[23]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 3.295ns (61.506%)  route 2.062ns (38.494%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.640     5.243    mod/CLK
    SLICE_X10Y84         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.518     5.761 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.582    mod/count_mult_hz_reg[3]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.706 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.706    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.256 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.370    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.598    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.820 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     9.061    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     9.360 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     9.360    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.893 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.010 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.127 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.244 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.244    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.361 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.361    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.600 r  mod/count_mult_hz_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.600    mod/count_mult_hz_reg[20]_i_1_n_5
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525    14.948    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[22]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y89         FDCE (Setup_fdce_C_D)        0.109    15.296    mod/count_mult_hz_reg[22]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.600    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.337ns  (logic 3.275ns (61.361%)  route 2.062ns (38.639%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.640     5.243    mod/CLK
    SLICE_X10Y84         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDCE (Prop_fdce_C_Q)         0.518     5.761 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.582    mod/count_mult_hz_reg[3]
    SLICE_X11Y86         LUT4 (Prop_lut4_I2_O)        0.124     6.706 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.706    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.256 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.256    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.370 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.370    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.484 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.484    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.598 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     7.598    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.820 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     9.061    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     9.360 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     9.360    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.893 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.893    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.010 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.010    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.127 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.127    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.244 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.244    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.361 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.361    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.580 r  mod/count_mult_hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.580    mod/count_mult_hz_reg[20]_i_1_n_7
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525    14.948    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[20]/C
                         clock pessimism              0.275    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X10Y89         FDCE (Setup_fdce_C_D)        0.109    15.296    mod/count_mult_hz_reg[20]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  4.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 FSM_onehot_EA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_EA_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.853%)  route 0.136ns (42.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    clock_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  FSM_onehot_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_onehot_EA_reg[0]/Q
                         net (fo=6, routed)           0.136     1.800    wrapped/Q[0]
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.045     1.845 r  wrapped/FSM_onehot_EA[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.845    wrapped_n_2
    SLICE_X4Y97          FDPE                                         r  FSM_onehot_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.875     2.040    clock_IBUF_BUFG
    SLICE_X4Y97          FDPE                                         r  FSM_onehot_EA_reg[1]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X4Y97          FDPE (Hold_fdpe_C_D)         0.091     1.627    FSM_onehot_EA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 start_fib/FSM_onehot_EA_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_fib/contador_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.189ns (48.201%)  route 0.203ns (51.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    start_fib/CLK
    SLICE_X5Y94          FDPE                                         r  start_fib/FSM_onehot_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDPE (Prop_fdpe_C_Q)         0.141     1.663 f  start_fib/FSM_onehot_EA_reg[0]/Q
                         net (fo=21, routed)          0.203     1.866    start_fib/FSM_onehot_EA_reg_n_0_[0]
    SLICE_X6Y94          LUT2 (Prop_lut2_I1_O)        0.048     1.914 r  start_fib/contador[7]_i_1/O
                         net (fo=1, routed)           0.000     1.914    start_fib/contador[7]_i_1_n_0
    SLICE_X6Y94          FDCE                                         r  start_fib/contador_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.874     2.039    start_fib/CLK
    SLICE_X6Y94          FDCE                                         r  start_fib/contador_reg[7]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y94          FDCE (Hold_fdce_C_D)         0.131     1.669    start_fib/contador_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FSM_onehot_EA_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_EA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.394%)  route 0.156ns (45.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    clock_IBUF_BUFG
    SLICE_X4Y97          FDPE                                         r  FSM_onehot_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  FSM_onehot_EA_reg[1]/Q
                         net (fo=4, routed)           0.156     1.820    start_fib/Q[0]
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.045     1.865 r  start_fib/FSM_onehot_EA[5]_i_2/O
                         net (fo=1, routed)           0.000     1.865    start_fib_n_1
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.875     2.040    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[5]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X4Y97          FDCE (Hold_fdce_C_D)         0.092     1.615    FSM_onehot_EA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 start_fib/FSM_onehot_EA_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_fib/contador_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.802%)  route 0.203ns (52.198%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    start_fib/CLK
    SLICE_X5Y94          FDPE                                         r  start_fib/FSM_onehot_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDPE (Prop_fdpe_C_Q)         0.141     1.663 f  start_fib/FSM_onehot_EA_reg[0]/Q
                         net (fo=21, routed)          0.203     1.866    start_fib/FSM_onehot_EA_reg_n_0_[0]
    SLICE_X6Y94          LUT2 (Prop_lut2_I1_O)        0.045     1.911 r  start_fib/contador[5]_i_1/O
                         net (fo=1, routed)           0.000     1.911    start_fib/contador[5]_i_1_n_0
    SLICE_X6Y94          FDCE                                         r  start_fib/contador_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.874     2.039    start_fib/CLK
    SLICE_X6Y94          FDCE                                         r  start_fib/contador_reg[5]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y94          FDCE (Hold_fdce_C_D)         0.120     1.658    start_fib/contador_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 start_fib/FSM_onehot_EA_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_fib/contador_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.557%)  route 0.205ns (52.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    start_fib/CLK
    SLICE_X5Y94          FDPE                                         r  start_fib/FSM_onehot_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDPE (Prop_fdpe_C_Q)         0.141     1.663 f  start_fib/FSM_onehot_EA_reg[0]/Q
                         net (fo=21, routed)          0.205     1.868    start_fib/FSM_onehot_EA_reg_n_0_[0]
    SLICE_X6Y93          LUT2 (Prop_lut2_I0_O)        0.045     1.913 r  start_fib/contador[0]_i_1/O
                         net (fo=1, routed)           0.000     1.913    start_fib/contador[0]_i_1_n_0
    SLICE_X6Y93          FDCE                                         r  start_fib/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.874     2.039    start_fib/CLK
    SLICE_X6Y93          FDCE                                         r  start_fib/contador_reg[0]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y93          FDCE (Hold_fdce_C_D)         0.121     1.659    start_fib/contador_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 update_c/FSM_onehot_EA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            update_c/rising_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.602     1.521    update_c/CLK
    SLICE_X6Y90          FDCE                                         r  update_c/FSM_onehot_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.164     1.685 f  update_c/FSM_onehot_EA_reg[1]/Q
                         net (fo=4, routed)           0.174     1.859    update_c/FSM_onehot_EA_reg_n_0_[1]
    SLICE_X6Y90          LUT4 (Prop_lut4_I0_O)        0.048     1.907 r  update_c/rising_i_1__1/O
                         net (fo=1, routed)           0.000     1.907    update_c/rising_i_1__1_n_0
    SLICE_X6Y90          FDCE                                         r  update_c/rising_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.038    update_c/CLK
    SLICE_X6Y90          FDCE                                         r  update_c/rising_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.131     1.652    update_c/rising_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 update_c/FSM_onehot_EA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            update_c/FSM_onehot_EA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.602     1.521    update_c/CLK
    SLICE_X6Y90          FDCE                                         r  update_c/FSM_onehot_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  update_c/FSM_onehot_EA_reg[1]/Q
                         net (fo=4, routed)           0.174     1.859    update_c/FSM_onehot_EA_reg_n_0_[1]
    SLICE_X6Y90          LUT3 (Prop_lut3_I0_O)        0.045     1.904 r  update_c/FSM_onehot_EA[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.904    update_c/FSM_onehot_EA[1]_i_1__1_n_0
    SLICE_X6Y90          FDCE                                         r  update_c/FSM_onehot_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.038    update_c/CLK
    SLICE_X6Y90          FDCE                                         r  update_c/FSM_onehot_EA_reg[1]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.121     1.642    update_c/FSM_onehot_EA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dm_manag/dspl/count_50K_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dm_manag/dspl/count_50K_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.575     1.494    dm_manag/dspl/CLK
    SLICE_X9Y95          FDCE                                         r  dm_manag/dspl/count_50K_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.141     1.635 f  dm_manag/dspl/count_50K_reg[0]/Q
                         net (fo=3, routed)           0.168     1.804    dm_manag/dspl/count_50K[0]
    SLICE_X9Y95          LUT1 (Prop_lut1_I0_O)        0.045     1.849 r  dm_manag/dspl/count_50K[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    dm_manag/dspl/count_50K_0[0]
    SLICE_X9Y95          FDCE                                         r  dm_manag/dspl/count_50K_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.846     2.011    dm_manag/dspl/CLK
    SLICE_X9Y95          FDCE                                         r  dm_manag/dspl/count_50K_reg[0]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X9Y95          FDCE (Hold_fdce_C_D)         0.091     1.585    dm_manag/dspl/count_50K_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 start_fib/FSM_onehot_EA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_fib/FSM_onehot_EA_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    start_fib/CLK
    SLICE_X5Y94          FDCE                                         r  start_fib/FSM_onehot_EA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  start_fib/FSM_onehot_EA_reg[1]/Q
                         net (fo=4, routed)           0.170     1.834    start_fib/FSM_onehot_EA_reg_n_0_[1]
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.045     1.879 r  start_fib/FSM_onehot_EA[0]_i_1/O
                         net (fo=1, routed)           0.000     1.879    start_fib/FSM_onehot_EA[0]_i_1_n_0
    SLICE_X5Y94          FDPE                                         r  start_fib/FSM_onehot_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.874     2.039    start_fib/CLK
    SLICE_X5Y94          FDPE                                         r  start_fib/FSM_onehot_EA_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y94          FDPE (Hold_fdpe_C_D)         0.092     1.614    start_fib/FSM_onehot_EA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 stop_fib_tim/FSM_onehot_EA_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_fib_tim/contador_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.189ns (47.643%)  route 0.208ns (52.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.603     1.522    stop_fib_tim/CLK
    SLICE_X0Y92          FDPE                                         r  stop_fib_tim/FSM_onehot_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDPE (Prop_fdpe_C_Q)         0.141     1.663 f  stop_fib_tim/FSM_onehot_EA_reg[0]/Q
                         net (fo=21, routed)          0.208     1.871    stop_fib_tim/FSM_onehot_EA_reg_n_0_[0]
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.048     1.919 r  stop_fib_tim/contador[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.919    stop_fib_tim/contador[3]_i_1__2_n_0
    SLICE_X0Y93          FDCE                                         r  stop_fib_tim/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.042    stop_fib_tim/CLK
    SLICE_X0Y93          FDCE                                         r  stop_fib_tim/contador_reg[3]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y93          FDCE (Hold_fdce_C_D)         0.107     1.646    stop_fib_tim/contador_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97     FSM_onehot_EA_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     FSM_onehot_EA_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97     FSM_onehot_EA_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     FSM_onehot_EA_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y97     FSM_onehot_EA_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y97     FSM_onehot_EA_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     gen_mod_int_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     gen_mod_int_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y99     dm_manag/dspl/ck_1KHz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     FSM_onehot_EA_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     FSM_onehot_EA_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     FSM_onehot_EA_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     FSM_onehot_EA_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     FSM_onehot_EA_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     FSM_onehot_EA_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     FSM_onehot_EA_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     FSM_onehot_EA_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     FSM_onehot_EA_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     FSM_onehot_EA_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     FSM_onehot_EA_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     FSM_onehot_EA_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     FSM_onehot_EA_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     FSM_onehot_EA_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     FSM_onehot_EA_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     FSM_onehot_EA_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     FSM_onehot_EA_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y97     FSM_onehot_EA_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     FSM_onehot_EA_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y97     FSM_onehot_EA_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           433 Endpoints
Min Delay           433 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wrapped/t_read_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            parity
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.712ns  (logic 4.786ns (40.865%)  route 6.926ns (59.135%))
  Logic Levels:           5  (FDCE=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE                         0.000     0.000 r  wrapped/t_read_pointer_reg[2]/C
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  wrapped/t_read_pointer_reg[2]/Q
                         net (fo=22, routed)          2.218     2.736    wrapped/t_read_pointer[2]
    SLICE_X7Y100         MUXF7 (Prop_muxf7_S_O)       0.276     3.012 r  wrapped/parity_OBUF_inst_i_21/O
                         net (fo=2, routed)           1.128     4.140    wrapped/data_2_int[6]
    SLICE_X5Y100         LUT6 (Prop_lut6_I3_O)        0.299     4.439 r  wrapped/parity_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.263     4.702    wrapped/parity_OBUF_inst_i_5_n_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I3_O)        0.124     4.826 r  wrapped/parity_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.317     8.143    parity_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.712 r  parity_OBUF_inst/O
                         net (fo=0)                   0.000    11.712    parity
    V11                                                               r  parity (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 4.157ns (49.855%)  route 4.181ns (50.145%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[1]/C
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dm_manag/dspl/selected_dig_reg[1]/Q
                         net (fo=7, routed)           0.831     1.287    dm_manag/dspl/sel0[0]
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.124     1.411 r  dm_manag/dspl/dec_cat_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.350     4.761    dec_cat_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.338 r  dec_cat_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.338    dec_cat[7]
    T10                                                               r  dec_cat[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[7][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.189ns  (logic 1.754ns (21.414%)  route 6.435ns (78.586%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=256, routed)         4.022     5.499    wrapped/reset_IBUF
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.124     5.623 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.809     6.432    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.153     6.585 r  wrapped/t_buffer[7][15]_i_1/O
                         net (fo=16, routed)          1.604     8.189    wrapped/t_buffer[7][15]_i_1_n_0
    SLICE_X8Y99          FDRE                                         r  wrapped/t_buffer_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[0][11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.121ns  (logic 1.725ns (21.235%)  route 6.397ns (78.765%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=256, routed)         4.022     5.499    wrapped/reset_IBUF
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.124     5.623 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.974     6.597    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.124     6.721 r  wrapped/t_buffer[0][15]_i_1/O
                         net (fo=16, routed)          1.401     8.121    wrapped/t_buffer[0][15]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  wrapped/t_buffer_reg[0][11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[0][12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.121ns  (logic 1.725ns (21.235%)  route 6.397ns (78.765%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=256, routed)         4.022     5.499    wrapped/reset_IBUF
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.124     5.623 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.974     6.597    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.124     6.721 r  wrapped/t_buffer[0][15]_i_1/O
                         net (fo=16, routed)          1.401     8.121    wrapped/t_buffer[0][15]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  wrapped/t_buffer_reg[0][12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[0][13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.121ns  (logic 1.725ns (21.235%)  route 6.397ns (78.765%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=256, routed)         4.022     5.499    wrapped/reset_IBUF
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.124     5.623 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.974     6.597    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.124     6.721 r  wrapped/t_buffer[0][15]_i_1/O
                         net (fo=16, routed)          1.401     8.121    wrapped/t_buffer[0][15]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  wrapped/t_buffer_reg[0][13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[0][15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.121ns  (logic 1.725ns (21.235%)  route 6.397ns (78.765%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=256, routed)         4.022     5.499    wrapped/reset_IBUF
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.124     5.623 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.974     6.597    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.124     6.721 r  wrapped/t_buffer[0][15]_i_1/O
                         net (fo=16, routed)          1.401     8.121    wrapped/t_buffer[0][15]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  wrapped/t_buffer_reg[0][15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[0][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.121ns  (logic 1.725ns (21.235%)  route 6.397ns (78.765%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=256, routed)         4.022     5.499    wrapped/reset_IBUF
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.124     5.623 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.974     6.597    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.124     6.721 r  wrapped/t_buffer[0][15]_i_1/O
                         net (fo=16, routed)          1.401     8.121    wrapped/t_buffer[0][15]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  wrapped/t_buffer_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[0][8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.121ns  (logic 1.725ns (21.235%)  route 6.397ns (78.765%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=256, routed)         4.022     5.499    wrapped/reset_IBUF
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.124     5.623 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.974     6.597    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.124     6.721 r  wrapped/t_buffer[0][15]_i_1/O
                         net (fo=16, routed)          1.401     8.121    wrapped/t_buffer[0][15]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  wrapped/t_buffer_reg[0][8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[0][9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.121ns  (logic 1.725ns (21.235%)  route 6.397ns (78.765%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=256, routed)         4.022     5.499    wrapped/reset_IBUF
    SLICE_X7Y97          LUT4 (Prop_lut4_I3_O)        0.124     5.623 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.974     6.597    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.124     6.721 r  wrapped/t_buffer[0][15]_i_1/O
                         net (fo=16, routed)          1.401     8.121    wrapped/t_buffer[0][15]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  wrapped/t_buffer_reg[0][9]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fibo/resultado_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.001%)  route 0.120ns (45.999%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  fibo/resultado_reg[1]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[1]/Q
                         net (fo=5, routed)           0.120     0.261    fibo/resultado[1]
    SLICE_X0Y100         FDCE                                         r  fibo/f_out_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.988%)  route 0.120ns (46.012%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  fibo/resultado_reg[11]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[11]/Q
                         net (fo=4, routed)           0.120     0.261    fibo/resultado[11]
    SLICE_X0Y102         FDCE                                         r  fibo/f_out_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.656%)  route 0.143ns (50.344%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  fibo/resultado_reg[7]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[7]/Q
                         net (fo=6, routed)           0.143     0.284    fibo/resultado[7]
    SLICE_X1Y101         FDCE                                         r  fibo/f_out_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.425%)  route 0.144ns (50.575%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE                         0.000     0.000 r  fibo/resultado_reg[4]/C
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[4]/Q
                         net (fo=7, routed)           0.144     0.285    fibo/resultado[4]
    SLICE_X1Y102         FDCE                                         r  fibo/f_out_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.164ns (55.560%)  route 0.131ns (44.440%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE                         0.000     0.000 r  fibo/resultado_reg[15]/C
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fibo/resultado_reg[15]/Q
                         net (fo=7, routed)           0.131     0.295    fibo/resultado[15]
    SLICE_X2Y102         FDCE                                         r  fibo/f_out_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.801%)  route 0.174ns (55.199%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDCE                         0.000     0.000 r  fibo/resultado_reg[2]/C
    SLICE_X1Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[2]/Q
                         net (fo=5, routed)           0.174     0.315    fibo/resultado[2]
    SLICE_X0Y100         FDCE                                         r  fibo/f_out_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.442%)  route 0.176ns (55.558%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDCE                         0.000     0.000 r  fibo/resultado_reg[14]/C
    SLICE_X1Y103         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[14]/Q
                         net (fo=8, routed)           0.176     0.317    fibo/resultado[14]
    SLICE_X0Y102         FDCE                                         r  fibo/f_out_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.329%)  route 0.156ns (48.671%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDCE                         0.000     0.000 r  fibo/resultado_reg[13]/C
    SLICE_X2Y103         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fibo/resultado_reg[13]/Q
                         net (fo=8, routed)           0.156     0.320    fibo/resultado[13]
    SLICE_X2Y102         FDCE                                         r  fibo/f_out_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/dig_selection_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dm_manag/dspl/selected_dig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.227ns (66.939%)  route 0.112ns (33.061%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE                         0.000     0.000 r  dm_manag/dspl/dig_selection_reg[1]/C
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dm_manag/dspl/dig_selection_reg[1]/Q
                         net (fo=14, routed)          0.112     0.240    dm_manag/dspl/Q[1]
    SLICE_X1Y99          LUT5 (Prop_lut5_I3_O)        0.099     0.339 r  dm_manag/dspl/selected_dig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.339    dm_manag/dspl/selected_dig[2]
    SLICE_X1Y99          FDCE                                         r  dm_manag/dspl/selected_dig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/dig_selection_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dm_manag/dspl/dig_selection_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.227ns (66.742%)  route 0.113ns (33.258%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE                         0.000     0.000 r  dm_manag/dspl/dig_selection_reg[1]/C
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  dm_manag/dspl/dig_selection_reg[1]/Q
                         net (fo=14, routed)          0.113     0.241    dm_manag/dspl/Q[1]
    SLICE_X1Y99          LUT3 (Prop_lut3_I2_O)        0.099     0.340 r  dm_manag/dspl/dig_selection[2]_i_1/O
                         net (fo=1, routed)           0.000     0.340    dm_manag/dspl/dig_selection[2]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  dm_manag/dspl/dig_selection_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 3.976ns (54.511%)  route 3.318ns (45.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.725     5.328    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          3.318     9.102    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.622 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.622    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.584ns  (logic 4.129ns (62.719%)  route 2.455ns (37.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.725     5.328    clock_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          2.455     8.201    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.710    11.911 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.911    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.581ns  (logic 4.009ns (60.909%)  route 2.573ns (39.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.725     5.328    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          2.573     8.356    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.909 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.909    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.297ns  (logic 4.007ns (63.621%)  route 2.291ns (36.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.725     5.328    clock_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  FSM_onehot_EA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  FSM_onehot_EA_reg[2]/Q
                         net (fo=23, routed)          2.291     8.075    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.625 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.625    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.111ns  (logic 4.008ns (65.581%)  route 2.103ns (34.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.725     5.328    clock_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  FSM_onehot_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  FSM_onehot_EA_reg[0]/Q
                         net (fo=6, routed)           2.103     7.887    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.439 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.439    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[7][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.017ns  (logic 0.733ns (18.247%)  route 3.284ns (81.753%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.725     5.328    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.871     6.655    wrapped/Q[3]
    SLICE_X7Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.779 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.809     7.588    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.153     7.741 r  wrapped/t_buffer[7][15]_i_1/O
                         net (fo=16, routed)          1.604     9.345    wrapped/t_buffer[7][15]_i_1_n_0
    SLICE_X8Y99          FDRE                                         r  wrapped/t_buffer_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[0][11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.950ns  (logic 0.704ns (17.825%)  route 3.246ns (82.175%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.725     5.328    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.871     6.655    wrapped/Q[3]
    SLICE_X7Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.779 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.974     7.753    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.124     7.877 r  wrapped/t_buffer[0][15]_i_1/O
                         net (fo=16, routed)          1.401     9.277    wrapped/t_buffer[0][15]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  wrapped/t_buffer_reg[0][11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[0][12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.950ns  (logic 0.704ns (17.825%)  route 3.246ns (82.175%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.725     5.328    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.871     6.655    wrapped/Q[3]
    SLICE_X7Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.779 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.974     7.753    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.124     7.877 r  wrapped/t_buffer[0][15]_i_1/O
                         net (fo=16, routed)          1.401     9.277    wrapped/t_buffer[0][15]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  wrapped/t_buffer_reg[0][12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[0][13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.950ns  (logic 0.704ns (17.825%)  route 3.246ns (82.175%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.725     5.328    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.871     6.655    wrapped/Q[3]
    SLICE_X7Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.779 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.974     7.753    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.124     7.877 r  wrapped/t_buffer[0][15]_i_1/O
                         net (fo=16, routed)          1.401     9.277    wrapped/t_buffer[0][15]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  wrapped/t_buffer_reg[0][13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[0][15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.950ns  (logic 0.704ns (17.825%)  route 3.246ns (82.175%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.725     5.328    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.871     6.655    wrapped/Q[3]
    SLICE_X7Y97          LUT4 (Prop_lut4_I2_O)        0.124     6.779 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.974     7.753    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.124     7.877 r  wrapped/t_buffer[0][15]_i_1/O
                         net (fo=16, routed)          1.401     9.277    wrapped/t_buffer[0][15]_i_1_n_0
    SLICE_X4Y103         FDRE                                         r  wrapped/t_buffer_reg[0][15]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.543%)  route 0.232ns (55.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.232     1.896    fibo/Q[1]
    SLICE_X4Y98          LUT6 (Prop_lut6_I4_O)        0.045     1.941 r  fibo/t_buffer[7][0]_i_1/O
                         net (fo=8, routed)           0.000     1.941    wrapped/t_buffer_reg[7][15]_0[0]
    SLICE_X4Y98          FDRE                                         r  wrapped/t_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_write_pointer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.186ns (44.042%)  route 0.236ns (55.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          0.236     1.901    wrapped/Q[5]
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.045     1.946 r  wrapped/t_write_pointer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.946    wrapped/t_write_pointer[2]_i_1_n_0
    SLICE_X7Y97          FDCE                                         r  wrapped/t_write_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.141ns (31.160%)  route 0.312ns (68.840%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.312     1.976    tim/Q[0]
    SLICE_X2Y99          FDCE                                         r  tim/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.141ns (31.160%)  route 0.312ns (68.840%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.312     1.976    tim/Q[0]
    SLICE_X2Y99          FDCE                                         r  tim/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.141ns (31.160%)  route 0.312ns (68.840%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.312     1.976    tim/Q[0]
    SLICE_X2Y99          FDCE                                         r  tim/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.141ns (31.160%)  route 0.312ns (68.840%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.312     1.976    tim/Q[0]
    SLICE_X2Y99          FDCE                                         r  tim/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo/resultado_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.141ns (30.476%)  route 0.322ns (69.524%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          0.322     1.986    fibo/Q[3]
    SLICE_X3Y101         FDCE                                         r  fibo/resultado_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo/resultado_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.141ns (30.476%)  route 0.322ns (69.524%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          0.322     1.986    fibo/Q[3]
    SLICE_X3Y101         FDCE                                         r  fibo/resultado_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo/soma_b_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.141ns (30.476%)  route 0.322ns (69.524%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          0.322     1.986    fibo/Q[3]
    SLICE_X3Y101         FDPE                                         r  fibo/soma_b_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_write_pointer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.186ns (37.058%)  route 0.316ns (62.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.316     1.980    wrapped/Q[3]
    SLICE_X7Y97          LUT4 (Prop_lut4_I2_O)        0.045     2.025 r  wrapped/t_write_pointer[0]_i_1/O
                         net (fo=1, routed)           0.000     2.025    wrapped/t_write_pointer[0]_i_1_n_0
    SLICE_X7Y97          FDCE                                         r  wrapped/t_write_pointer_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           294 Endpoints
Min Delay           294 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.260ns  (logic 7.487ns (72.972%)  route 2.773ns (27.028%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X11Y87         LDCE (EnToQ_ldce_G_Q)        0.736     0.736 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.533     1.269    mod/multiplier[3]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.925 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.924    mod/count_mult_hz2_n_103
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.048 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.048    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.598 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.826    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     6.940    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.162 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     8.403    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     8.702 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.702    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.235 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.469 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.586 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.703 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.820 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.820    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.937 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.260 r  mod/count_mult_hz_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.260    mod/count_mult_hz_reg[28]_i_1_n_6
    SLICE_X10Y91         FDCE                                         r  mod/count_mult_hz_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.526     4.949    mod/CLK
    SLICE_X10Y91         FDCE                                         r  mod/count_mult_hz_reg[29]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.156ns  (logic 7.383ns (72.695%)  route 2.773ns (27.305%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X11Y87         LDCE (EnToQ_ldce_G_Q)        0.736     0.736 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.533     1.269    mod/multiplier[3]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.925 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.924    mod/count_mult_hz2_n_103
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.048 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.048    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.598 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.826    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     6.940    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.162 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     8.403    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     8.702 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.702    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.235 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.469 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.586 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.703 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.820 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.820    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.937 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.937    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.156 r  mod/count_mult_hz_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.156    mod/count_mult_hz_reg[28]_i_1_n_7
    SLICE_X10Y91         FDCE                                         r  mod/count_mult_hz_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.526     4.949    mod/CLK
    SLICE_X10Y91         FDCE                                         r  mod/count_mult_hz_reg[28]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.143ns  (logic 7.370ns (72.660%)  route 2.773ns (27.340%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X11Y87         LDCE (EnToQ_ldce_G_Q)        0.736     0.736 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.533     1.269    mod/multiplier[3]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.925 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.924    mod/count_mult_hz2_n_103
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.048 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.048    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.598 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.826    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     6.940    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.162 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     8.403    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     8.702 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.702    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.235 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.469 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.586 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.703 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.820 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.820    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.143 r  mod/count_mult_hz_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.143    mod/count_mult_hz_reg[24]_i_1_n_6
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525     4.948    mod/CLK
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[25]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.135ns  (logic 7.362ns (72.638%)  route 2.773ns (27.362%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X11Y87         LDCE (EnToQ_ldce_G_Q)        0.736     0.736 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.533     1.269    mod/multiplier[3]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.925 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.924    mod/count_mult_hz2_n_103
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.048 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.048    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.598 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.826    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     6.940    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.162 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     8.403    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     8.702 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.702    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.235 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.469 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.586 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.703 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.820 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.820    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.135 r  mod/count_mult_hz_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.135    mod/count_mult_hz_reg[24]_i_1_n_4
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525     4.948    mod/CLK
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[27]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.059ns  (logic 7.286ns (72.432%)  route 2.773ns (27.568%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X11Y87         LDCE (EnToQ_ldce_G_Q)        0.736     0.736 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.533     1.269    mod/multiplier[3]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.925 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.924    mod/count_mult_hz2_n_103
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.048 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.048    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.598 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.826    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     6.940    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.162 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     8.403    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     8.702 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.702    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.235 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.469 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.586 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.703 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.820 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.820    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.059 r  mod/count_mult_hz_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.059    mod/count_mult_hz_reg[24]_i_1_n_5
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525     4.948    mod/CLK
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[26]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.039ns  (logic 7.266ns (72.377%)  route 2.773ns (27.623%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X11Y87         LDCE (EnToQ_ldce_G_Q)        0.736     0.736 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.533     1.269    mod/multiplier[3]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.925 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.924    mod/count_mult_hz2_n_103
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.048 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.048    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.598 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.826    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     6.940    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.162 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     8.403    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     8.702 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.702    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.235 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.469 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.586 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.703 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.820 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.820    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.039 r  mod/count_mult_hz_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.039    mod/count_mult_hz_reg[24]_i_1_n_7
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525     4.948    mod/CLK
    SLICE_X10Y90         FDCE                                         r  mod/count_mult_hz_reg[24]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.026ns  (logic 7.253ns (72.341%)  route 2.773ns (27.659%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X11Y87         LDCE (EnToQ_ldce_G_Q)        0.736     0.736 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.533     1.269    mod/multiplier[3]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.925 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.924    mod/count_mult_hz2_n_103
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.048 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.048    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.598 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.826    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     6.940    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.162 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     8.403    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     8.702 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.702    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.235 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.469 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.586 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.703 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.026 r  mod/count_mult_hz_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.026    mod/count_mult_hz_reg[20]_i_1_n_6
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525     4.948    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[21]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.018ns  (logic 7.245ns (72.319%)  route 2.773ns (27.681%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X11Y87         LDCE (EnToQ_ldce_G_Q)        0.736     0.736 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.533     1.269    mod/multiplier[3]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.925 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.924    mod/count_mult_hz2_n_103
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.048 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.048    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.598 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.826    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     6.940    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.162 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     8.403    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     8.702 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.702    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.235 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.469 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.586 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.703 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.018 r  mod/count_mult_hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.018    mod/count_mult_hz_reg[20]_i_1_n_4
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525     4.948    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[23]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.942ns  (logic 7.169ns (72.107%)  route 2.773ns (27.893%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X11Y87         LDCE (EnToQ_ldce_G_Q)        0.736     0.736 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.533     1.269    mod/multiplier[3]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.925 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.924    mod/count_mult_hz2_n_103
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.048 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.048    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.598 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.826    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     6.940    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.162 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     8.403    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     8.702 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.702    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.235 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.469 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.586 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.703 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.942 r  mod/count_mult_hz_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.942    mod/count_mult_hz_reg[20]_i_1_n_5
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525     4.948    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[22]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.922ns  (logic 7.149ns (72.051%)  route 2.773ns (27.949%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X11Y87         LDCE (EnToQ_ldce_G_Q)        0.736     0.736 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.533     1.269    mod/multiplier[3]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.925 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.924    mod/count_mult_hz2_n_103
    SLICE_X11Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.048 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.048    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.598 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.598    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.712 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.712    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.826 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.826    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.940 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.000     6.940    mod/load
    SLICE_X11Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.162 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.241     8.403    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y84         LUT2 (Prop_lut2_I0_O)        0.299     8.702 r  mod/count_mult_hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.702    mod/count_mult_hz[0]_i_4_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.235 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.235    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.352 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.352    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.469 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.469    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.586 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.586    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.703 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.703    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.922 r  mod/count_mult_hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.922    mod/count_mult_hz_reg[20]_i_1_n_7
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.525     4.948    mod/CLK
    SLICE_X10Y89         FDCE                                         r  mod/count_mult_hz_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wrapped/data_2_valid_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_EA_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.166%)  route 0.255ns (57.833%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE                         0.000     0.000 r  wrapped/data_2_valid_int_reg/C
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  wrapped/data_2_valid_int_reg/Q
                         net (fo=13, routed)          0.255     0.396    wrapped/data_2_valid_int
    SLICE_X4Y97          LUT6 (Prop_lut6_I1_O)        0.045     0.441 r  wrapped/FSM_onehot_EA[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.441    wrapped_n_2
    SLICE_X4Y97          FDPE                                         r  FSM_onehot_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.875     2.040    clock_IBUF_BUFG
    SLICE_X4Y97          FDPE                                         r  FSM_onehot_EA_reg[1]/C

Slack:                    inf
  Source:                 wrapped/t_write_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_EA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.276ns (42.125%)  route 0.379ns (57.875%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE                         0.000     0.000 r  wrapped/t_write_pointer_reg[0]/C
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wrapped/t_write_pointer_reg[0]/Q
                         net (fo=17, routed)          0.135     0.276    wrapped/t_write_pointer[0]
    SLICE_X6Y97          LUT6 (Prop_lut6_I0_O)        0.045     0.321 f  wrapped/FSM_onehot_EA[1]_i_2/O
                         net (fo=2, routed)           0.107     0.427    wrapped/buffer_empty
    SLICE_X5Y97          LUT5 (Prop_lut5_I2_O)        0.045     0.472 r  wrapped/FSM_onehot_EA[0]_i_2__3/O
                         net (fo=1, routed)           0.138     0.610    wrapped/FSM_onehot_EA[0]_i_2__3_n_0
    SLICE_X5Y97          LUT6 (Prop_lut6_I1_O)        0.045     0.655 r  wrapped/FSM_onehot_EA[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.655    wrapped_n_3
    SLICE_X5Y97          FDCE                                         r  FSM_onehot_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.875     2.040    clock_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  FSM_onehot_EA_reg[0]/C

Slack:                    inf
  Source:                 wrapped/t_write_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_EA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.231ns (34.107%)  route 0.446ns (65.893%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE                         0.000     0.000 r  wrapped/t_write_pointer_reg[0]/C
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wrapped/t_write_pointer_reg[0]/Q
                         net (fo=17, routed)          0.202     0.343    wrapped/t_write_pointer[0]
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.045     0.388 f  wrapped/FSM_onehot_EA[5]_i_3/O
                         net (fo=9, routed)           0.245     0.632    start_fib/buffer_full
    SLICE_X4Y97          LUT6 (Prop_lut6_I5_O)        0.045     0.677 r  start_fib/FSM_onehot_EA[5]_i_2/O
                         net (fo=1, routed)           0.000     0.677    start_fib_n_1
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.875     2.040    clock_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  FSM_onehot_EA_reg[5]/C

Slack:                    inf
  Source:                 wrapped/t_write_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_EA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.231ns (31.368%)  route 0.505ns (68.632%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE                         0.000     0.000 r  wrapped/t_write_pointer_reg[0]/C
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wrapped/t_write_pointer_reg[0]/Q
                         net (fo=17, routed)          0.202     0.343    wrapped/t_write_pointer[0]
    SLICE_X7Y97          LUT6 (Prop_lut6_I4_O)        0.045     0.388 r  wrapped/FSM_onehot_EA[5]_i_3/O
                         net (fo=9, routed)           0.304     0.691    wrapped/buffer_full
    SLICE_X5Y97          LUT4 (Prop_lut4_I1_O)        0.045     0.736 r  wrapped/FSM_onehot_EA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.736    wrapped_n_1
    SLICE_X5Y97          FDCE                                         r  FSM_onehot_EA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.875     2.040    clock_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  FSM_onehot_EA_reg[2]/C

Slack:                    inf
  Source:                 stop_f_t
                            (input port)
  Destination:            stop_fib_tim/FSM_onehot_EA_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.293ns (36.320%)  route 0.513ns (63.680%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  stop_f_t (IN)
                         net (fo=0)                   0.000     0.000    stop_f_t
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 f  stop_f_t_IBUF_inst/O
                         net (fo=4, routed)           0.513     0.761    stop_fib_tim/stop_f_t_IBUF
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.045     0.806 r  stop_fib_tim/FSM_onehot_EA[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.806    stop_fib_tim/FSM_onehot_EA[0]_i_1__2_n_0
    SLICE_X0Y92          FDPE                                         r  stop_fib_tim/FSM_onehot_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.876     2.041    stop_fib_tim/CLK
    SLICE_X0Y92          FDPE                                         r  stop_fib_tim/FSM_onehot_EA_reg[0]/C

Slack:                    inf
  Source:                 stop_f_t
                            (input port)
  Destination:            stop_fib_tim/FSM_onehot_EA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.293ns (36.275%)  route 0.514ns (63.725%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  stop_f_t (IN)
                         net (fo=0)                   0.000     0.000    stop_f_t
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  stop_f_t_IBUF_inst/O
                         net (fo=4, routed)           0.514     0.762    stop_fib_tim/stop_f_t_IBUF
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.045     0.807 r  stop_fib_tim/FSM_onehot_EA[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.807    stop_fib_tim/FSM_onehot_EA[1]_i_1__2_n_0
    SLICE_X0Y92          FDCE                                         r  stop_fib_tim/FSM_onehot_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.876     2.041    stop_fib_tim/CLK
    SLICE_X0Y92          FDCE                                         r  stop_fib_tim/FSM_onehot_EA_reg[1]/C

Slack:                    inf
  Source:                 stop_f_t
                            (input port)
  Destination:            stop_fib_tim/rising_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.297ns (36.590%)  route 0.514ns (63.410%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  stop_f_t (IN)
                         net (fo=0)                   0.000     0.000    stop_f_t
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  stop_f_t_IBUF_inst/O
                         net (fo=4, routed)           0.514     0.762    stop_fib_tim/stop_f_t_IBUF
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.049     0.811 r  stop_fib_tim/rising_i_1__2/O
                         net (fo=1, routed)           0.000     0.811    stop_fib_tim/rising_i_1__2_n_0
    SLICE_X0Y92          FDCE                                         r  stop_fib_tim/rising_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.876     2.041    stop_fib_tim/CLK
    SLICE_X0Y92          FDCE                                         r  stop_fib_tim/rising_reg/C

Slack:                    inf
  Source:                 update
                            (input port)
  Destination:            update_c/FSM_onehot_EA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.299ns (36.295%)  route 0.524ns (63.705%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  update (IN)
                         net (fo=0)                   0.000     0.000    update
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  update_IBUF_inst/O
                         net (fo=4, routed)           0.524     0.778    update_c/update_IBUF
    SLICE_X6Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.823 r  update_c/FSM_onehot_EA[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.823    update_c/FSM_onehot_EA[1]_i_1__1_n_0
    SLICE_X6Y90          FDCE                                         r  update_c/FSM_onehot_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.038    update_c/CLK
    SLICE_X6Y90          FDCE                                         r  update_c/FSM_onehot_EA_reg[1]/C

Slack:                    inf
  Source:                 update
                            (input port)
  Destination:            update_c/rising_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.299ns (36.295%)  route 0.524ns (63.705%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  update (IN)
                         net (fo=0)                   0.000     0.000    update
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  update_IBUF_inst/O
                         net (fo=4, routed)           0.524     0.778    update_c/update_IBUF
    SLICE_X6Y90          LUT4 (Prop_lut4_I1_O)        0.045     0.823 r  update_c/rising_i_1__1/O
                         net (fo=1, routed)           0.000     0.823    update_c/rising_i_1__1_n_0
    SLICE_X6Y90          FDCE                                         r  update_c/rising_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.038    update_c/CLK
    SLICE_X6Y90          FDCE                                         r  update_c/rising_reg/C

Slack:                    inf
  Source:                 update
                            (input port)
  Destination:            update_c/FSM_onehot_EA_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.299ns (36.075%)  route 0.529ns (63.925%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  update (IN)
                         net (fo=0)                   0.000     0.000    update
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  update_IBUF_inst/O
                         net (fo=4, routed)           0.529     0.783    update_c/update_IBUF
    SLICE_X6Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.828 r  update_c/FSM_onehot_EA[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.828    update_c/FSM_onehot_EA[0]_i_1__1_n_0
    SLICE_X6Y90          FDPE                                         r  update_c/FSM_onehot_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.873     2.038    update_c/CLK
    SLICE_X6Y90          FDPE                                         r  update_c/FSM_onehot_EA_reg[0]/C





