#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x563c6b39b4a0 .scope module, "cpu_tb" "cpu_tb" 2 16;
 .timescale -8 -12;
P_0x563c6b3b5ac0 .param/l "ADD_INSTR" 1 2 24, C4<0100>;
P_0x563c6b3b5b00 .param/l "AND_INSTR" 1 2 22, C4<0010>;
P_0x563c6b3b5b40 .param/l "CRA_BIT_NUMB" 1 2 38, +C4<00000000000000000000000000000100>;
P_0x563c6b3b5b80 .param/l "DEC_INSTR" 1 2 26, C4<0110>;
P_0x563c6b3b5bc0 .param/l "INC_INSTR" 1 2 25, C4<0101>;
P_0x563c6b3b5c00 .param/l "IN_INSTR" 1 2 33, C4<1101>;
P_0x563c6b3b5c40 .param/l "JC_INSTR" 1 2 30, C4<1010>;
P_0x563c6b3b5c80 .param/l "JMP_INSTR" 1 2 28, C4<1000>;
P_0x563c6b3b5cc0 .param/l "JZ_INSTR" 1 2 29, C4<1001>;
P_0x563c6b3b5d00 .param/l "LDI_INSTR" 1 2 35, C4<1111>;
P_0x563c6b3b5d40 .param/l "LD_INSTR" 1 2 31, C4<1011>;
P_0x563c6b3b5d80 .param/l "MEMORY_ADDRESS_WIDTH" 1 2 40, +C4<00000000000000000000000000000100>;
P_0x563c6b3b5dc0 .param/l "MEMORY_REGISTERS" 1 2 41, +C4<00000000000000000000000000010000>;
P_0x563c6b3b5e00 .param/l "NOP_INSTR" 1 2 20, C4<0000>;
P_0x563c6b3b5e40 .param/l "OPERATION_CODE_WIDTH" 1 2 37, +C4<00000000000000000000000000000011>;
P_0x563c6b3b5e80 .param/l "OR_INSTR" 1 2 23, C4<0011>;
P_0x563c6b3b5ec0 .param/l "OUT_INSTR" 1 2 34, C4<1110>;
P_0x563c6b3b5f00 .param/l "REGISTER_WIDTH" 1 2 39, +C4<00000000000000000000000000000100>;
P_0x563c6b3b5f40 .param/l "ST_INSTR" 1 2 32, C4<1100>;
P_0x563c6b3b5f80 .param/l "SUB_INSTR" 1 2 27, C4<0111>;
P_0x563c6b3b5fc0 .param/l "XOR_INSTR" 1 2 21, C4<0001>;
P_0x563c6b3b6000 .param/l "clk_pulse" 1 2 43, +C4<00000000000000000000000000001010>;
P_0x563c6b3b6040 .param/l "wait_one_bit" 1 2 44, +C4<0000000000000000000000000000000000000000000000000001010001011010>;
v0x563c6b3db820_0 .var "clk_tb", 0 0;
v0x563c6b3db8e0_0 .var "current_byte", 7 0;
v0x563c6b3db9c0_0 .var "data_array", 63 0;
v0x563c6b3dba80_0 .var/i "i", 31 0;
v0x563c6b3dbb60_0 .var "in_pins_tb", 3 0;
v0x563c6b3dbc70_0 .var/i "j", 31 0;
v0x563c6b3dbd30_0 .net "out_pins_tb", 3 0, L_0x563c6b387e00;  1 drivers
v0x563c6b3dbdf0_0 .var "p_programm_tb", 0 0;
v0x563c6b3dbee0_0 .var "reset_tb", 0 0;
v0x563c6b3dbf80_0 .var "rx_tb", 0 0;
S_0x563c6b3921b0 .scope module, "dut" "cpu" 2 65, 3 1 0, S_0x563c6b39b4a0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 4 "in_pins_i";
    .port_info 3 /OUTPUT 4 "out_pins_o";
    .port_info 4 /INPUT 1 "p_programm_i";
    .port_info 5 /INPUT 1 "rx_i";
P_0x563c6b2f2ec0 .param/l "BAUD_COUNTS_PER_BIT" 0 3 12, +C4<00000000000000000000001000001001>;
P_0x563c6b2f2f00 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 0 3 13, +C4<00000000000000000000000000001010>;
P_0x563c6b2f2f40 .param/l "CLK_FREQ" 0 3 10, +C4<00000000100110001001011010000000>;
P_0x563c6b2f2f80 .param/l "CRA_BIT_NUMB" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x563c6b2f2fc0 .param/l "MEMORY_ADDRESS_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x563c6b2f3000 .param/l "MEMORY_REGISTERS" 0 3 6, +C4<00000000000000000000000000010000>;
P_0x563c6b2f3040 .param/l "OPERATION_CODE_WIDTH" 0 3 3, +C4<00000000000000000000000000000011>;
P_0x563c6b2f3080 .param/l "REGISTER_WIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x563c6b2f30c0 .param/l "RX_COUNTER_BITWIDTH" 0 3 11, +C4<00000000000000000000000000000011>;
P_0x563c6b2f3100 .param/l "UART_BAUD_RATE" 0 3 8, +C4<00000000000000000100101100000000>;
P_0x563c6b2f3140 .param/l "UART_DATA_LENGTH" 0 3 9, +C4<00000000000000000000000000001000>;
L_0x563c6b387e00 .functor BUFZ 4, v0x563c6b3d5fe0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x563c6b3871e0 .functor BUFZ 4, v0x563c6b3dbb60_0, C4<0000>, C4<0000>, C4<0000>;
v0x563c6b3d8f30_0 .net "a_alu_cpu", 3 0, v0x563c6b3ce7e0_0;  1 drivers
v0x563c6b3d9010_0 .net "addr_mem_cpu", 3 0, v0x563c6b3ce8f0_0;  1 drivers
v0x563c6b3d90d0_0 .net "b_alu_cpu", 3 0, v0x563c6b3cea70_0;  1 drivers
v0x563c6b3d91c0_0 .net "carry_alu_cpu", 0 0, L_0x563c6b3deb30;  1 drivers
v0x563c6b3d9260_0 .net "clk_i", 0 0, v0x563c6b3db820_0;  1 drivers
v0x563c6b3d9350_0 .net "data_a_cpu", 3 0, L_0x563c6b38b750;  1 drivers
v0x563c6b3d9460_0 .net "data_in_cpu", 3 0, L_0x563c6b3dc240;  1 drivers
v0x563c6b3d9570_0 .net "data_ir_cpu", 3 0, v0x563c6b3d2950_0;  1 drivers
v0x563c6b3d9680_0 .net "data_mdr_cpu", 3 0, L_0x563c6b3859a0;  1 drivers
v0x563c6b3d9740_0 .net "data_opnd_cpu", 3 0, L_0x563c6b3889f0;  1 drivers
v0x563c6b3d9850_0 .net "data_out_cpu", 3 0, v0x563c6b3d5fe0_0;  1 drivers
v0x563c6b3d9910_0 .net "in_pins_i", 3 0, v0x563c6b3dbb60_0;  1 drivers
v0x563c6b3d99d0_0 .net "oc_alu_cpu", 2 0, v0x563c6b3cfcc0_0;  1 drivers
v0x563c6b3d9ae0_0 .net "out_pins_o", 3 0, L_0x563c6b387e00;  alias, 1 drivers
v0x563c6b3d9bc0_0 .net "p_active", 0 0, L_0x563c6b3dee20;  1 drivers
v0x563c6b3d9cb0_0 .net "p_addr", 3 0, v0x563c6b3d6c20_0;  1 drivers
v0x563c6b3d9dc0_0 .net "p_data", 3 0, v0x563c6b3d6dc0_0;  1 drivers
v0x563c6b3d9fe0_0 .net "p_enable_mem_write", 0 0, v0x563c6b3d6f50_0;  1 drivers
v0x563c6b3da0d0_0 .net "p_programm_i", 0 0, v0x563c6b3dbdf0_0;  1 drivers
v0x563c6b3da170_0 .net "read_data_mem_cpu", 3 0, v0x563c6b3d4980_0;  1 drivers
v0x563c6b3da260_0 .net "read_en_mem_cpu", 0 0, v0x563c6b3d07c0_0;  1 drivers
v0x563c6b3da350_0 .net "reset_i", 0 0, v0x563c6b3dbee0_0;  1 drivers
v0x563c6b3da3f0_0 .net "result_alu_cpu", 3 0, v0x563c6b3cd2b0_0;  1 drivers
v0x563c6b3da500_0 .net "rx_data", 7 0, L_0x563c6b3deec0;  1 drivers
v0x563c6b3da610_0 .net "rx_data_valid_strb", 0 0, v0x563c6b3d8650_0;  1 drivers
v0x563c6b3da700_0 .net "rx_i", 0 0, v0x563c6b3dbf80_0;  1 drivers
v0x563c6b3da7a0_0 .net "write_data_a_cpu", 3 0, v0x563c6b3d0ac0_0;  1 drivers
v0x563c6b3da890_0 .net "write_data_in_cpu", 3 0, L_0x563c6b3871e0;  1 drivers
v0x563c6b3da950_0 .net "write_data_ir_cpu", 3 0, v0x563c6b3d0bb0_0;  1 drivers
v0x563c6b3daa40_0 .net "write_data_mdr_cpu", 3 0, v0x563c6b3d0c70_0;  1 drivers
v0x563c6b3dab50_0 .net "write_data_mem_cpu", 3 0, v0x563c6b3d0d50_0;  1 drivers
v0x563c6b3dac60_0 .net "write_data_opnd_cpu", 3 0, v0x563c6b3d0e30_0;  1 drivers
v0x563c6b3dad70_0 .net "write_data_out_cpu", 3 0, v0x563c6b3d0f10_0;  1 drivers
v0x563c6b3db090_0 .net "write_en_a_cpu", 0 0, v0x563c6b3d0ff0_0;  1 drivers
v0x563c6b3db180_0 .net "write_en_in_cpu", 0 0, v0x563c6b3d10c0_0;  1 drivers
v0x563c6b3db270_0 .net "write_en_ir_cpu", 0 0, v0x563c6b3d1160_0;  1 drivers
v0x563c6b3db360_0 .net "write_en_mdr_cpu", 0 0, v0x563c6b3d1220_0;  1 drivers
v0x563c6b3db450_0 .net "write_en_mem_cpu", 0 0, v0x563c6b3d12e0_0;  1 drivers
v0x563c6b3db540_0 .net "write_en_opnd_cpu", 0 0, v0x563c6b3d13a0_0;  1 drivers
v0x563c6b3db630_0 .net "write_en_out_cpu", 0 0, v0x563c6b3d1460_0;  1 drivers
S_0x563c6b3936d0 .scope module, "a_reg" "my_register" 3 107, 4 1 0, S_0x563c6b3921b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x563c6b302770 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x563c6b38b750 .functor BUFZ 4, v0x563c6b388b00_0, C4<0000>, C4<0000>, C4<0000>;
v0x563c6b3867d0_0 .net "clk_i", 0 0, v0x563c6b3db820_0;  alias, 1 drivers
v0x563c6b385ab0_0 .net "in_i", 3 0, v0x563c6b3d0ac0_0;  alias, 1 drivers
v0x563c6b385bb0_0 .net "out_o", 3 0, L_0x563c6b38b750;  alias, 1 drivers
v0x563c6b388b00_0 .var "reg_val", 3 0;
v0x563c6b388c00_0 .net "reset_i", 0 0, v0x563c6b3dbee0_0;  alias, 1 drivers
v0x563c6b3a8d60_0 .net "write_en_i", 0 0, v0x563c6b3d0ff0_0;  alias, 1 drivers
E_0x563c6b2f8c90 .event posedge, v0x563c6b388c00_0, v0x563c6b3867d0_0;
S_0x563c6b394ab0 .scope module, "alu" "alu" 3 216, 5 1 0, S_0x563c6b3921b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 3 "oc_i";
    .port_info 3 /OUTPUT 4 "result_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x563c6b3b55c0 .param/l "ALU_BIT_WIDTH" 0 5 2, +C4<00000000000000000000000000000100>;
P_0x563c6b3b5600 .param/l "OPERATION_CODE_WIDTH" 0 5 3, +C4<00000000000000000000000000000011>;
L_0x7f3d7be01018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x563c6b3dc3e0 .functor XNOR 1, L_0x563c6b3dc2d0, L_0x7f3d7be01018, C4<0>, C4<0>;
L_0x563c6b3dc450 .functor NOT 4, v0x563c6b3cea70_0, C4<0000>, C4<0000>, C4<0000>;
L_0x563c6b3dc5f0 .functor XOR 4, v0x563c6b3ce7e0_0, v0x563c6b3cea70_0, C4<0000>, C4<0000>;
L_0x563c6b3dc6f0 .functor AND 4, v0x563c6b3ce7e0_0, v0x563c6b3cea70_0, C4<1111>, C4<1111>;
L_0x563c6b3dc760 .functor OR 4, v0x563c6b3ce7e0_0, v0x563c6b3cea70_0, C4<0000>, C4<0000>;
v0x563c6b3cc900_0 .net/2u *"_ivl_2", 0 0, L_0x7f3d7be01018;  1 drivers
v0x563c6b3cca00_0 .net *"_ivl_4", 0 0, L_0x563c6b3dc3e0;  1 drivers
v0x563c6b3ccac0_0 .net *"_ivl_6", 3 0, L_0x563c6b3dc450;  1 drivers
v0x563c6b3ccb80_0 .net "a_i", 3 0, v0x563c6b3ce7e0_0;  alias, 1 drivers
v0x563c6b3ccc70_0 .net "add_sub", 0 0, L_0x563c6b3dc2d0;  1 drivers
v0x563c6b3ccd60_0 .net "and_result", 3 0, L_0x563c6b3dc6f0;  1 drivers
v0x563c6b3cce00_0 .net "b_add_sub", 3 0, L_0x563c6b3dc4c0;  1 drivers
v0x563c6b3ccef0_0 .net "b_i", 3 0, v0x563c6b3cea70_0;  alias, 1 drivers
v0x563c6b3ccfb0_0 .net "carry_o", 0 0, L_0x563c6b3deb30;  alias, 1 drivers
v0x563c6b3cd110_0 .net "oc_i", 2 0, v0x563c6b3cfcc0_0;  alias, 1 drivers
v0x563c6b3cd1d0_0 .net "or_result", 3 0, L_0x563c6b3dc760;  1 drivers
v0x563c6b3cd2b0_0 .var "result_o", 3 0;
v0x563c6b3cd390_0 .net "sum", 3 0, L_0x563c6b3de870;  1 drivers
v0x563c6b3cd480_0 .net "xor_result", 3 0, L_0x563c6b3dc5f0;  1 drivers
E_0x563c6b2db580/0 .event anyedge, v0x563c6b3cd110_0, v0x563c6b3cd1d0_0, v0x563c6b3ccd60_0, v0x563c6b3cd480_0;
E_0x563c6b2db580/1 .event anyedge, v0x563c6b3cc780_0;
E_0x563c6b2db580 .event/or E_0x563c6b2db580/0, E_0x563c6b2db580/1;
L_0x563c6b3dc2d0 .part v0x563c6b3cfcc0_0, 1, 1;
L_0x563c6b3dc4c0 .functor MUXZ 4, L_0x563c6b3dc450, v0x563c6b3cea70_0, L_0x563c6b3dc3e0, C4<>;
S_0x563c6b395fd0 .scope module, "cra" "carry_ripple_adder" 5 47, 6 1 0, S_0x563c6b394ab0;
 .timescale -8 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 4 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x563c6b3c6620 .param/l "CRA_BIT_NUMB" 0 6 2, +C4<00000000000000000000000000000100>;
L_0x563c6b3de800 .functor BUFZ 1, L_0x563c6b3dc2d0, C4<0>, C4<0>, C4<0>;
v0x563c6b3cc250_0 .net *"_ivl_33", 0 0, L_0x563c6b3de800;  1 drivers
v0x563c6b3cc330_0 .net "a_i", 3 0, v0x563c6b3ce7e0_0;  alias, 1 drivers
v0x563c6b3cc410_0 .net "b_i", 3 0, L_0x563c6b3dc4c0;  alias, 1 drivers
v0x563c6b3cc4d0_0 .net "carry", 4 0, L_0x563c6b3de910;  1 drivers
v0x563c6b3cc5b0_0 .net "carry_i", 0 0, L_0x563c6b3dc2d0;  alias, 1 drivers
v0x563c6b3cc6c0_0 .net "carry_o", 0 0, L_0x563c6b3deb30;  alias, 1 drivers
v0x563c6b3cc780_0 .net "sum_o", 3 0, L_0x563c6b3de870;  alias, 1 drivers
L_0x563c6b3dcb50 .part v0x563c6b3ce7e0_0, 0, 1;
L_0x563c6b3dcca0 .part L_0x563c6b3dc4c0, 0, 1;
L_0x563c6b3dcdd0 .part L_0x563c6b3de910, 0, 1;
L_0x563c6b3dd320 .part v0x563c6b3ce7e0_0, 1, 1;
L_0x563c6b3dd450 .part L_0x563c6b3dc4c0, 1, 1;
L_0x563c6b3dd580 .part L_0x563c6b3de910, 1, 1;
L_0x563c6b3ddb60 .part v0x563c6b3ce7e0_0, 2, 1;
L_0x563c6b3ddc90 .part L_0x563c6b3dc4c0, 2, 1;
L_0x563c6b3dde10 .part L_0x563c6b3de910, 2, 1;
L_0x563c6b3de380 .part v0x563c6b3ce7e0_0, 3, 1;
L_0x563c6b3de510 .part L_0x563c6b3dc4c0, 3, 1;
L_0x563c6b3de640 .part L_0x563c6b3de910, 3, 1;
L_0x563c6b3de870 .concat8 [ 1 1 1 1], L_0x563c6b3dc8b0, L_0x563c6b3dd020, L_0x563c6b3dd860, L_0x563c6b3de080;
LS_0x563c6b3de910_0_0 .concat8 [ 1 1 1 1], L_0x563c6b3de800, L_0x563c6b3dcac0, L_0x563c6b3dd290, L_0x563c6b3ddad0;
LS_0x563c6b3de910_0_4 .concat8 [ 1 0 0 0], L_0x563c6b3de2f0;
L_0x563c6b3de910 .concat8 [ 4 1 0 0], LS_0x563c6b3de910_0_0, LS_0x563c6b3de910_0_4;
L_0x563c6b3deb30 .part L_0x563c6b3de910, 4, 1;
S_0x563c6b396a20 .scope generate, "adder_stage[0]" "adder_stage[0]" 6 19, 6 19 0, S_0x563c6b395fd0;
 .timescale -8 -12;
P_0x563c6b3c67b0 .param/l "i" 1 6 19, +C4<00>;
S_0x563c6b3973a0 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x563c6b396a20;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x563c6b3dcac0 .functor OR 1, L_0x563c6b3dc840, L_0x563c6b3dca00, C4<0>, C4<0>;
v0x563c6b3c72a0_0 .net "a_i", 0 0, L_0x563c6b3dcb50;  1 drivers
v0x563c6b3c7360_0 .net "b_i", 0 0, L_0x563c6b3dcca0;  1 drivers
v0x563c6b3c7430_0 .net "carry_ha_0", 0 0, L_0x563c6b3dc840;  1 drivers
v0x563c6b3c7530_0 .net "carry_ha_1", 0 0, L_0x563c6b3dca00;  1 drivers
v0x563c6b3c7600_0 .net "carry_i", 0 0, L_0x563c6b3dcdd0;  1 drivers
v0x563c6b3c76f0_0 .net "carry_o", 0 0, L_0x563c6b3dcac0;  1 drivers
v0x563c6b3c7790_0 .net "sum_ab", 0 0, L_0x563c6b3dc7d0;  1 drivers
v0x563c6b3c7880_0 .net "sum_o", 0 0, L_0x563c6b3dc8b0;  1 drivers
S_0x563c6b3988c0 .scope module, "ha0" "half_adder" 7 18, 8 2 0, S_0x563c6b3973a0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x563c6b3dc7d0 .functor XOR 1, L_0x563c6b3dcb50, L_0x563c6b3dcca0, C4<0>, C4<0>;
L_0x563c6b3dc840 .functor AND 1, L_0x563c6b3dcb50, L_0x563c6b3dcca0, C4<1>, C4<1>;
v0x563c6b3a8e00_0 .net "a_i", 0 0, L_0x563c6b3dcb50;  alias, 1 drivers
v0x563c6b3c69f0_0 .net "b_i", 0 0, L_0x563c6b3dcca0;  alias, 1 drivers
v0x563c6b3c6ab0_0 .net "carry_o", 0 0, L_0x563c6b3dc840;  alias, 1 drivers
v0x563c6b3c6b80_0 .net "sum_o", 0 0, L_0x563c6b3dc7d0;  alias, 1 drivers
S_0x563c6b3c6cf0 .scope module, "ha1" "half_adder" 7 26, 8 2 0, S_0x563c6b3973a0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x563c6b3dc8b0 .functor XOR 1, L_0x563c6b3dc7d0, L_0x563c6b3dcdd0, C4<0>, C4<0>;
L_0x563c6b3dca00 .functor AND 1, L_0x563c6b3dc7d0, L_0x563c6b3dcdd0, C4<1>, C4<1>;
v0x563c6b3c6ef0_0 .net "a_i", 0 0, L_0x563c6b3dc7d0;  alias, 1 drivers
v0x563c6b3c6fc0_0 .net "b_i", 0 0, L_0x563c6b3dcdd0;  alias, 1 drivers
v0x563c6b3c7060_0 .net "carry_o", 0 0, L_0x563c6b3dca00;  alias, 1 drivers
v0x563c6b3c7130_0 .net "sum_o", 0 0, L_0x563c6b3dc8b0;  alias, 1 drivers
S_0x563c6b3c7950 .scope generate, "adder_stage[1]" "adder_stage[1]" 6 19, 6 19 0, S_0x563c6b395fd0;
 .timescale -8 -12;
P_0x563c6b3c7b50 .param/l "i" 1 6 19, +C4<01>;
S_0x563c6b3c7c10 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x563c6b3c7950;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x563c6b3dd290 .functor OR 1, L_0x563c6b3dcf90, L_0x563c6b3dd1b0, C4<0>, C4<0>;
v0x563c6b3c8a60_0 .net "a_i", 0 0, L_0x563c6b3dd320;  1 drivers
v0x563c6b3c8b20_0 .net "b_i", 0 0, L_0x563c6b3dd450;  1 drivers
v0x563c6b3c8bf0_0 .net "carry_ha_0", 0 0, L_0x563c6b3dcf90;  1 drivers
v0x563c6b3c8cf0_0 .net "carry_ha_1", 0 0, L_0x563c6b3dd1b0;  1 drivers
v0x563c6b3c8dc0_0 .net "carry_i", 0 0, L_0x563c6b3dd580;  1 drivers
v0x563c6b3c8eb0_0 .net "carry_o", 0 0, L_0x563c6b3dd290;  1 drivers
v0x563c6b3c8f50_0 .net "sum_ab", 0 0, L_0x563c6b3dcf00;  1 drivers
v0x563c6b3c9040_0 .net "sum_o", 0 0, L_0x563c6b3dd020;  1 drivers
S_0x563c6b3c7ea0 .scope module, "ha0" "half_adder" 7 18, 8 2 0, S_0x563c6b3c7c10;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x563c6b3dcf00 .functor XOR 1, L_0x563c6b3dd320, L_0x563c6b3dd450, C4<0>, C4<0>;
L_0x563c6b3dcf90 .functor AND 1, L_0x563c6b3dd320, L_0x563c6b3dd450, C4<1>, C4<1>;
v0x563c6b3c80d0_0 .net "a_i", 0 0, L_0x563c6b3dd320;  alias, 1 drivers
v0x563c6b3c81b0_0 .net "b_i", 0 0, L_0x563c6b3dd450;  alias, 1 drivers
v0x563c6b3c8270_0 .net "carry_o", 0 0, L_0x563c6b3dcf90;  alias, 1 drivers
v0x563c6b3c8340_0 .net "sum_o", 0 0, L_0x563c6b3dcf00;  alias, 1 drivers
S_0x563c6b3c84b0 .scope module, "ha1" "half_adder" 7 26, 8 2 0, S_0x563c6b3c7c10;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x563c6b3dd020 .functor XOR 1, L_0x563c6b3dcf00, L_0x563c6b3dd580, C4<0>, C4<0>;
L_0x563c6b3dd1b0 .functor AND 1, L_0x563c6b3dcf00, L_0x563c6b3dd580, C4<1>, C4<1>;
v0x563c6b3c86b0_0 .net "a_i", 0 0, L_0x563c6b3dcf00;  alias, 1 drivers
v0x563c6b3c8780_0 .net "b_i", 0 0, L_0x563c6b3dd580;  alias, 1 drivers
v0x563c6b3c8820_0 .net "carry_o", 0 0, L_0x563c6b3dd1b0;  alias, 1 drivers
v0x563c6b3c88f0_0 .net "sum_o", 0 0, L_0x563c6b3dd020;  alias, 1 drivers
S_0x563c6b3c9110 .scope generate, "adder_stage[2]" "adder_stage[2]" 6 19, 6 19 0, S_0x563c6b395fd0;
 .timescale -8 -12;
P_0x563c6b3c92f0 .param/l "i" 1 6 19, +C4<010>;
S_0x563c6b3c93b0 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x563c6b3c9110;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x563c6b3ddad0 .functor OR 1, L_0x563c6b3dd780, L_0x563c6b3dd9f0, C4<0>, C4<0>;
v0x563c6b3ca2c0_0 .net "a_i", 0 0, L_0x563c6b3ddb60;  1 drivers
v0x563c6b3ca380_0 .net "b_i", 0 0, L_0x563c6b3ddc90;  1 drivers
v0x563c6b3ca450_0 .net "carry_ha_0", 0 0, L_0x563c6b3dd780;  1 drivers
v0x563c6b3ca550_0 .net "carry_ha_1", 0 0, L_0x563c6b3dd9f0;  1 drivers
v0x563c6b3ca620_0 .net "carry_i", 0 0, L_0x563c6b3dde10;  1 drivers
v0x563c6b3ca710_0 .net "carry_o", 0 0, L_0x563c6b3ddad0;  1 drivers
v0x563c6b3ca7b0_0 .net "sum_ab", 0 0, L_0x563c6b3dd6f0;  1 drivers
v0x563c6b3ca8a0_0 .net "sum_o", 0 0, L_0x563c6b3dd860;  1 drivers
S_0x563c6b3c9670 .scope module, "ha0" "half_adder" 7 18, 8 2 0, S_0x563c6b3c93b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x563c6b3dd6f0 .functor XOR 1, L_0x563c6b3ddb60, L_0x563c6b3ddc90, C4<0>, C4<0>;
L_0x563c6b3dd780 .functor AND 1, L_0x563c6b3ddb60, L_0x563c6b3ddc90, C4<1>, C4<1>;
v0x563c6b3c98a0_0 .net "a_i", 0 0, L_0x563c6b3ddb60;  alias, 1 drivers
v0x563c6b3c9980_0 .net "b_i", 0 0, L_0x563c6b3ddc90;  alias, 1 drivers
v0x563c6b3c9a40_0 .net "carry_o", 0 0, L_0x563c6b3dd780;  alias, 1 drivers
v0x563c6b3c9b10_0 .net "sum_o", 0 0, L_0x563c6b3dd6f0;  alias, 1 drivers
S_0x563c6b3c9c80 .scope module, "ha1" "half_adder" 7 26, 8 2 0, S_0x563c6b3c93b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x563c6b3dd860 .functor XOR 1, L_0x563c6b3dd6f0, L_0x563c6b3dde10, C4<0>, C4<0>;
L_0x563c6b3dd9f0 .functor AND 1, L_0x563c6b3dd6f0, L_0x563c6b3dde10, C4<1>, C4<1>;
v0x563c6b3c9f10_0 .net "a_i", 0 0, L_0x563c6b3dd6f0;  alias, 1 drivers
v0x563c6b3c9fe0_0 .net "b_i", 0 0, L_0x563c6b3dde10;  alias, 1 drivers
v0x563c6b3ca080_0 .net "carry_o", 0 0, L_0x563c6b3dd9f0;  alias, 1 drivers
v0x563c6b3ca150_0 .net "sum_o", 0 0, L_0x563c6b3dd860;  alias, 1 drivers
S_0x563c6b3ca970 .scope generate, "adder_stage[3]" "adder_stage[3]" 6 19, 6 19 0, S_0x563c6b395fd0;
 .timescale -8 -12;
P_0x563c6b3cab50 .param/l "i" 1 6 19, +C4<011>;
S_0x563c6b3cac30 .scope module, "fa" "full_adder" 6 20, 7 1 0, S_0x563c6b3ca970;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x563c6b3de2f0 .functor OR 1, L_0x563c6b3ddff0, L_0x563c6b3de210, C4<0>, C4<0>;
v0x563c6b3cbba0_0 .net "a_i", 0 0, L_0x563c6b3de380;  1 drivers
v0x563c6b3cbc60_0 .net "b_i", 0 0, L_0x563c6b3de510;  1 drivers
v0x563c6b3cbd30_0 .net "carry_ha_0", 0 0, L_0x563c6b3ddff0;  1 drivers
v0x563c6b3cbe30_0 .net "carry_ha_1", 0 0, L_0x563c6b3de210;  1 drivers
v0x563c6b3cbf00_0 .net "carry_i", 0 0, L_0x563c6b3de640;  1 drivers
v0x563c6b3cbff0_0 .net "carry_o", 0 0, L_0x563c6b3de2f0;  1 drivers
v0x563c6b3cc090_0 .net "sum_ab", 0 0, L_0x563c6b3ddf40;  1 drivers
v0x563c6b3cc180_0 .net "sum_o", 0 0, L_0x563c6b3de080;  1 drivers
S_0x563c6b3caec0 .scope module, "ha0" "half_adder" 7 18, 8 2 0, S_0x563c6b3cac30;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x563c6b3ddf40 .functor XOR 1, L_0x563c6b3de380, L_0x563c6b3de510, C4<0>, C4<0>;
L_0x563c6b3ddff0 .functor AND 1, L_0x563c6b3de380, L_0x563c6b3de510, C4<1>, C4<1>;
v0x563c6b3cb180_0 .net "a_i", 0 0, L_0x563c6b3de380;  alias, 1 drivers
v0x563c6b3cb260_0 .net "b_i", 0 0, L_0x563c6b3de510;  alias, 1 drivers
v0x563c6b3cb320_0 .net "carry_o", 0 0, L_0x563c6b3ddff0;  alias, 1 drivers
v0x563c6b3cb3f0_0 .net "sum_o", 0 0, L_0x563c6b3ddf40;  alias, 1 drivers
S_0x563c6b3cb560 .scope module, "ha1" "half_adder" 7 26, 8 2 0, S_0x563c6b3cac30;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x563c6b3de080 .functor XOR 1, L_0x563c6b3ddf40, L_0x563c6b3de640, C4<0>, C4<0>;
L_0x563c6b3de210 .functor AND 1, L_0x563c6b3ddf40, L_0x563c6b3de640, C4<1>, C4<1>;
v0x563c6b3cb7f0_0 .net "a_i", 0 0, L_0x563c6b3ddf40;  alias, 1 drivers
v0x563c6b3cb8c0_0 .net "b_i", 0 0, L_0x563c6b3de640;  alias, 1 drivers
v0x563c6b3cb960_0 .net "carry_o", 0 0, L_0x563c6b3de210;  alias, 1 drivers
v0x563c6b3cba30_0 .net "sum_o", 0 0, L_0x563c6b3de080;  alias, 1 drivers
S_0x563c6b3cd610 .scope module, "cu" "control_unit" 3 236, 9 1 0, S_0x563c6b3921b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 1 "read_en_mem_o";
    .port_info 3 /OUTPUT 1 "write_en_mem_o";
    .port_info 4 /OUTPUT 4 "addr_mem_o";
    .port_info 5 /OUTPUT 4 "write_data_mem_o";
    .port_info 6 /INPUT 4 "read_data_mem_i";
    .port_info 7 /OUTPUT 1 "write_en_ir_o";
    .port_info 8 /OUTPUT 4 "write_data_ir_o";
    .port_info 9 /INPUT 4 "data_ir_i";
    .port_info 10 /OUTPUT 1 "write_en_a_o";
    .port_info 11 /OUTPUT 4 "write_data_a_o";
    .port_info 12 /INPUT 4 "data_a_i";
    .port_info 13 /OUTPUT 1 "write_en_mdr_o";
    .port_info 14 /OUTPUT 4 "write_data_mdr_o";
    .port_info 15 /INPUT 4 "data_mdr_i";
    .port_info 16 /OUTPUT 1 "write_en_opnd_o";
    .port_info 17 /OUTPUT 4 "write_data_opnd_o";
    .port_info 18 /INPUT 4 "data_opnd_i";
    .port_info 19 /OUTPUT 1 "write_en_in_o";
    .port_info 20 /INPUT 4 "data_in_i";
    .port_info 21 /OUTPUT 1 "write_en_out_o";
    .port_info 22 /OUTPUT 4 "write_data_out_o";
    .port_info 23 /OUTPUT 3 "oc_o";
    .port_info 24 /OUTPUT 4 "a_o";
    .port_info 25 /OUTPUT 4 "b_o";
    .port_info 26 /INPUT 4 "result_alu_i";
    .port_info 27 /INPUT 1 "carry_alu_i";
    .port_info 28 /INPUT 1 "p_programm_i";
    .port_info 29 /INPUT 4 "p_data_i";
    .port_info 30 /INPUT 4 "p_address_i";
    .port_info 31 /INPUT 1 "p_write_en_mem_i";
    .port_info 32 /OUTPUT 1 "p_active_o";
P_0x563c6b3cd7a0 .param/l "CRA_BIT_NUMB" 0 9 2, +C4<00000000000000000000000000000100>;
P_0x563c6b3cd7e0 .param/l "MEMORY_ADDRESS_WIDTH" 0 9 5, +C4<00000000000000000000000000000100>;
P_0x563c6b3cd820 .param/l "OPERATION_CODE_WIDTH" 0 9 3, +C4<00000000000000000000000000000011>;
P_0x563c6b3cd860 .param/l "REGISTER_WIDTH" 0 9 4, +C4<00000000000000000000000000000100>;
P_0x563c6b3cd8a0 .param/l "stDECODE" 1 9 68, C4<011>;
P_0x563c6b3cd8e0 .param/l "stEXEC" 1 9 72, C4<111>;
P_0x563c6b3cd920 .param/l "stEXEC_ALU" 1 9 71, C4<110>;
P_0x563c6b3cd960 .param/l "stFETCH_I" 1 9 67, C4<010>;
P_0x563c6b3cd9a0 .param/l "stFETCH_MDR" 1 9 70, C4<101>;
P_0x563c6b3cd9e0 .param/l "stFETCH_O" 1 9 69, C4<100>;
P_0x563c6b3cda20 .param/l "stPROGRAMM" 1 9 66, C4<001>;
P_0x563c6b3cda60 .param/l "stRESET" 1 9 65, C4<000>;
L_0x563c6b3ded90 .functor OR 1, v0x563c6b3cf680_0, v0x563c6b3ce9b0_0, C4<0>, C4<0>;
L_0x7f3d7be01060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x563c6b3ce700_0 .net/2u *"_ivl_4", 2 0, L_0x7f3d7be01060;  1 drivers
v0x563c6b3ce7e0_0 .var "a_o", 3 0;
v0x563c6b3ce8f0_0 .var "addr_mem_o", 3 0;
v0x563c6b3ce9b0_0 .var "alu_instr", 0 0;
v0x563c6b3cea70_0 .var "b_o", 3 0;
v0x563c6b3ceb80_0 .var "c_flag", 0 0;
v0x563c6b3cec20_0 .net "carry_alu_i", 0 0, L_0x563c6b3deb30;  alias, 1 drivers
v0x563c6b3ced10_0 .net "clk_i", 0 0, v0x563c6b3db820_0;  alias, 1 drivers
v0x563c6b3cedb0_0 .var "cu_state", 2 0;
v0x563c6b3cee70_0 .net "data_a_i", 3 0, L_0x563c6b38b750;  alias, 1 drivers
v0x563c6b3cef60_0 .net "data_in_i", 3 0, L_0x563c6b3dc240;  alias, 1 drivers
v0x563c6b3cf020_0 .net "data_ir_i", 3 0, v0x563c6b3d2950_0;  alias, 1 drivers
v0x563c6b3cf100_0 .net "data_mdr_i", 3 0, L_0x563c6b3859a0;  alias, 1 drivers
v0x563c6b3cf1e0_0 .net "data_opnd_i", 3 0, L_0x563c6b3889f0;  alias, 1 drivers
v0x563c6b3cf2c0_0 .var "in_instr", 0 0;
v0x563c6b3cf380_0 .var "inc_dec_instr", 0 0;
v0x563c6b3cf440_0 .var "jc_instr", 0 0;
v0x563c6b3cf500_0 .var "jmp_instr", 0 0;
v0x563c6b3cf5c0_0 .var "jz_instr", 0 0;
v0x563c6b3cf680_0 .var "ld_instr", 0 0;
v0x563c6b3cf740_0 .var "ldi_instr", 0 0;
v0x563c6b3cf800_0 .net "mdr_instr", 0 0, L_0x563c6b3ded90;  1 drivers
v0x563c6b3cf8c0_0 .var "next_c_flag", 0 0;
v0x563c6b3cf980_0 .var "next_cu_state", 2 0;
v0x563c6b3cfa60_0 .var "next_programm_counter", 3 0;
v0x563c6b3cfb40_0 .var "next_z_flag", 0 0;
v0x563c6b3cfc00_0 .var "nop_instr", 0 0;
v0x563c6b3cfcc0_0 .var "oc_o", 2 0;
v0x563c6b3cfdb0_0 .net "opcode", 2 0, L_0x563c6b3dec60;  1 drivers
v0x563c6b3cfe70_0 .var "operand_instr", 0 0;
v0x563c6b3cff30_0 .var "out_instr", 0 0;
v0x563c6b3cfff0_0 .net "p_active_o", 0 0, L_0x563c6b3dee20;  alias, 1 drivers
v0x563c6b3d00b0_0 .net "p_address_i", 3 0, v0x563c6b3d6c20_0;  alias, 1 drivers
v0x563c6b3d03a0_0 .net "p_data_i", 3 0, v0x563c6b3d6dc0_0;  alias, 1 drivers
v0x563c6b3d0480_0 .net "p_programm_i", 0 0, v0x563c6b3dbdf0_0;  alias, 1 drivers
v0x563c6b3d0540_0 .net "p_write_en_mem_i", 0 0, v0x563c6b3d6f50_0;  alias, 1 drivers
v0x563c6b3d0600_0 .var "programm_counter", 3 0;
v0x563c6b3d06e0_0 .net "read_data_mem_i", 3 0, v0x563c6b3d4980_0;  alias, 1 drivers
v0x563c6b3d07c0_0 .var "read_en_mem_o", 0 0;
v0x563c6b3d0880_0 .net "reset_i", 0 0, v0x563c6b3dbee0_0;  alias, 1 drivers
v0x563c6b3d0950_0 .net "result_alu_i", 3 0, v0x563c6b3cd2b0_0;  alias, 1 drivers
v0x563c6b3d0a20_0 .var "st_instr", 0 0;
v0x563c6b3d0ac0_0 .var "write_data_a_o", 3 0;
v0x563c6b3d0bb0_0 .var "write_data_ir_o", 3 0;
v0x563c6b3d0c70_0 .var "write_data_mdr_o", 3 0;
v0x563c6b3d0d50_0 .var "write_data_mem_o", 3 0;
v0x563c6b3d0e30_0 .var "write_data_opnd_o", 3 0;
v0x563c6b3d0f10_0 .var "write_data_out_o", 3 0;
v0x563c6b3d0ff0_0 .var "write_en_a_o", 0 0;
v0x563c6b3d10c0_0 .var "write_en_in_o", 0 0;
v0x563c6b3d1160_0 .var "write_en_ir_o", 0 0;
v0x563c6b3d1220_0 .var "write_en_mdr_o", 0 0;
v0x563c6b3d12e0_0 .var "write_en_mem_o", 0 0;
v0x563c6b3d13a0_0 .var "write_en_opnd_o", 0 0;
v0x563c6b3d1460_0 .var "write_en_out_o", 0 0;
v0x563c6b3d1520_0 .var "z_flag", 0 0;
E_0x563c6b3b51d0 .event anyedge, v0x563c6b3d1520_0, v0x563c6b3cedb0_0, v0x563c6b3cd2b0_0;
E_0x563c6b3b56f0 .event anyedge, v0x563c6b3ceb80_0, v0x563c6b3cedb0_0, v0x563c6b3cc6c0_0;
E_0x563c6b3b52b0/0 .event anyedge, v0x563c6b3d0600_0, v0x563c6b3cedb0_0, v0x563c6b3d0540_0, v0x563c6b3d00b0_0;
E_0x563c6b3b52b0/1 .event anyedge, v0x563c6b3d03a0_0, v0x563c6b3d06e0_0, v0x563c6b3cf380_0, v0x563c6b3cf1e0_0;
E_0x563c6b3b52b0/2 .event anyedge, v0x563c6b385bb0_0, v0x563c6b3cf100_0, v0x563c6b3cd2b0_0, v0x563c6b3cf500_0;
E_0x563c6b3b52b0/3 .event anyedge, v0x563c6b3cf5c0_0, v0x563c6b3d1520_0, v0x563c6b3cf440_0, v0x563c6b3ceb80_0;
E_0x563c6b3b52b0/4 .event anyedge, v0x563c6b3cf680_0, v0x563c6b3d0a20_0, v0x563c6b3cf2c0_0, v0x563c6b3cef60_0;
E_0x563c6b3b52b0/5 .event anyedge, v0x563c6b3cff30_0, v0x563c6b3cf740_0;
E_0x563c6b3b52b0 .event/or E_0x563c6b3b52b0/0, E_0x563c6b3b52b0/1, E_0x563c6b3b52b0/2, E_0x563c6b3b52b0/3, E_0x563c6b3b52b0/4, E_0x563c6b3b52b0/5;
E_0x563c6b3ce5f0/0 .event anyedge, v0x563c6b3cedb0_0, v0x563c6b3d0480_0, v0x563c6b3cfc00_0, v0x563c6b3cfe70_0;
E_0x563c6b3ce5f0/1 .event anyedge, v0x563c6b3cf800_0, v0x563c6b3ce9b0_0;
E_0x563c6b3ce5f0 .event/or E_0x563c6b3ce5f0/0, E_0x563c6b3ce5f0/1;
E_0x563c6b3ce6a0 .event anyedge, v0x563c6b3cf020_0, v0x563c6b3cfdb0_0;
L_0x563c6b3dec60 .part v0x563c6b3d2950_0, 0, 3;
L_0x563c6b3dee20 .cmp/eq 3, v0x563c6b3cedb0_0, L_0x7f3d7be01060;
S_0x563c6b3d1a00 .scope module, "in_reg" "my_register" 3 177, 4 1 0, S_0x563c6b3921b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x563c6b3d1b90 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x563c6b3dc240 .functor BUFZ 4, v0x563c6b3d2000_0, C4<0000>, C4<0000>, C4<0000>;
v0x563c6b3d1d40_0 .net "clk_i", 0 0, v0x563c6b3db820_0;  alias, 1 drivers
v0x563c6b3d1e50_0 .net "in_i", 3 0, L_0x563c6b3871e0;  alias, 1 drivers
v0x563c6b3d1f30_0 .net "out_o", 3 0, L_0x563c6b3dc240;  alias, 1 drivers
v0x563c6b3d2000_0 .var "reg_val", 3 0;
v0x563c6b3d20c0_0 .net "reset_i", 0 0, v0x563c6b3dbee0_0;  alias, 1 drivers
v0x563c6b3d2200_0 .net "write_en_i", 0 0, v0x563c6b3d10c0_0;  alias, 1 drivers
S_0x563c6b3d2320 .scope module, "ir_reg" "my_register" 3 121, 4 1 0, S_0x563c6b3921b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x563c6b3d2550 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x563c6b3d26a0_0 .net "clk_i", 0 0, v0x563c6b3db820_0;  alias, 1 drivers
v0x563c6b3d2760_0 .net "in_i", 3 0, v0x563c6b3d0bb0_0;  alias, 1 drivers
v0x563c6b3d2850_0 .net "out_o", 3 0, v0x563c6b3d2950_0;  alias, 1 drivers
v0x563c6b3d2950_0 .var "reg_val", 3 0;
v0x563c6b3d29f0_0 .net "reset_i", 0 0, v0x563c6b3dbee0_0;  alias, 1 drivers
v0x563c6b3d2ae0_0 .net "write_en_i", 0 0, v0x563c6b3d1160_0;  alias, 1 drivers
S_0x563c6b3d2c30 .scope module, "mdr_reg" "my_register" 3 135, 4 1 0, S_0x563c6b3921b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x563c6b3d2e10 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x563c6b3859a0 .functor BUFZ 4, v0x563c6b3d3240_0, C4<0000>, C4<0000>, C4<0000>;
v0x563c6b3d2f90_0 .net "clk_i", 0 0, v0x563c6b3db820_0;  alias, 1 drivers
v0x563c6b3d3050_0 .net "in_i", 3 0, v0x563c6b3d0c70_0;  alias, 1 drivers
v0x563c6b3d3140_0 .net "out_o", 3 0, L_0x563c6b3859a0;  alias, 1 drivers
v0x563c6b3d3240_0 .var "reg_val", 3 0;
v0x563c6b3d32e0_0 .net "reset_i", 0 0, v0x563c6b3dbee0_0;  alias, 1 drivers
v0x563c6b3d3410_0 .net "write_en_i", 0 0, v0x563c6b3d1220_0;  alias, 1 drivers
S_0x563c6b3d3560 .scope module, "memory" "reg_memory" 3 196, 10 1 0, S_0x563c6b3921b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 1 "read_en_i";
    .port_info 4 /INPUT 4 "addr_i";
    .port_info 5 /INPUT 4 "data_i";
    .port_info 6 /OUTPUT 4 "data_o";
P_0x563c6b3d36f0 .param/l "ADD_INSTR" 1 10 23, C4<0100>;
P_0x563c6b3d3730 .param/l "AND_INSTR" 1 10 21, C4<0010>;
P_0x563c6b3d3770 .param/l "DEC_INSTR" 1 10 25, C4<0110>;
P_0x563c6b3d37b0 .param/l "INC_INSTR" 1 10 24, C4<0101>;
P_0x563c6b3d37f0 .param/l "IN_INSTR" 1 10 32, C4<1101>;
P_0x563c6b3d3830 .param/l "JC_INSTR" 1 10 29, C4<1010>;
P_0x563c6b3d3870 .param/l "JMP_INSTR" 1 10 27, C4<1000>;
P_0x563c6b3d38b0 .param/l "JZ_INSTR" 1 10 28, C4<1001>;
P_0x563c6b3d38f0 .param/l "LDI_INSTR" 1 10 34, C4<1111>;
P_0x563c6b3d3930 .param/l "LD_INSTR" 1 10 30, C4<1011>;
P_0x563c6b3d3970 .param/l "MEMORY_ADDRESS_WIDTH" 0 10 4, +C4<00000000000000000000000000000100>;
P_0x563c6b3d39b0 .param/l "MEMORY_REGISTERS" 0 10 2, +C4<00000000000000000000000000010000>;
P_0x563c6b3d39f0 .param/l "NOP_INSTR" 1 10 19, C4<0000>;
P_0x563c6b3d3a30 .param/l "OR_INSTR" 1 10 22, C4<0011>;
P_0x563c6b3d3a70 .param/l "OUT_INSTR" 1 10 33, C4<1110>;
P_0x563c6b3d3ab0 .param/l "REGISTER_WIDTH" 0 10 3, +C4<00000000000000000000000000000100>;
P_0x563c6b3d3af0 .param/l "ST_INSTR" 1 10 31, C4<1100>;
P_0x563c6b3d3b30 .param/l "SUB_INSTR" 1 10 26, C4<0111>;
P_0x563c6b3d3b70 .param/l "XOR_INSTR" 1 10 20, C4<0001>;
v0x563c6b3d46d0_0 .net "addr_i", 3 0, v0x563c6b3ce8f0_0;  alias, 1 drivers
v0x563c6b3d47e0_0 .net "clk_i", 0 0, v0x563c6b3db820_0;  alias, 1 drivers
v0x563c6b3d4880_0 .net "data_i", 3 0, v0x563c6b3d0d50_0;  alias, 1 drivers
v0x563c6b3d4980_0 .var "data_o", 3 0;
v0x563c6b3d4a50_0 .net "read_en_i", 0 0, v0x563c6b3d07c0_0;  alias, 1 drivers
v0x563c6b3d4b40 .array "reg_vals", 15 0, 3 0;
v0x563c6b3d4da0_0 .net "reset_i", 0 0, v0x563c6b3dbee0_0;  alias, 1 drivers
v0x563c6b3d4e40_0 .net "write_en_i", 0 0, v0x563c6b3d12e0_0;  alias, 1 drivers
v0x563c6b3d4b40_0 .array/port v0x563c6b3d4b40, 0;
v0x563c6b3d4b40_1 .array/port v0x563c6b3d4b40, 1;
E_0x563c6b3d45f0/0 .event anyedge, v0x563c6b3d07c0_0, v0x563c6b3ce8f0_0, v0x563c6b3d4b40_0, v0x563c6b3d4b40_1;
v0x563c6b3d4b40_2 .array/port v0x563c6b3d4b40, 2;
v0x563c6b3d4b40_3 .array/port v0x563c6b3d4b40, 3;
v0x563c6b3d4b40_4 .array/port v0x563c6b3d4b40, 4;
v0x563c6b3d4b40_5 .array/port v0x563c6b3d4b40, 5;
E_0x563c6b3d45f0/1 .event anyedge, v0x563c6b3d4b40_2, v0x563c6b3d4b40_3, v0x563c6b3d4b40_4, v0x563c6b3d4b40_5;
v0x563c6b3d4b40_6 .array/port v0x563c6b3d4b40, 6;
v0x563c6b3d4b40_7 .array/port v0x563c6b3d4b40, 7;
v0x563c6b3d4b40_8 .array/port v0x563c6b3d4b40, 8;
v0x563c6b3d4b40_9 .array/port v0x563c6b3d4b40, 9;
E_0x563c6b3d45f0/2 .event anyedge, v0x563c6b3d4b40_6, v0x563c6b3d4b40_7, v0x563c6b3d4b40_8, v0x563c6b3d4b40_9;
v0x563c6b3d4b40_10 .array/port v0x563c6b3d4b40, 10;
v0x563c6b3d4b40_11 .array/port v0x563c6b3d4b40, 11;
v0x563c6b3d4b40_12 .array/port v0x563c6b3d4b40, 12;
v0x563c6b3d4b40_13 .array/port v0x563c6b3d4b40, 13;
E_0x563c6b3d45f0/3 .event anyedge, v0x563c6b3d4b40_10, v0x563c6b3d4b40_11, v0x563c6b3d4b40_12, v0x563c6b3d4b40_13;
v0x563c6b3d4b40_14 .array/port v0x563c6b3d4b40, 14;
v0x563c6b3d4b40_15 .array/port v0x563c6b3d4b40, 15;
E_0x563c6b3d45f0/4 .event anyedge, v0x563c6b3d4b40_14, v0x563c6b3d4b40_15;
E_0x563c6b3d45f0 .event/or E_0x563c6b3d45f0/0, E_0x563c6b3d45f0/1, E_0x563c6b3d45f0/2, E_0x563c6b3d45f0/3, E_0x563c6b3d45f0/4;
S_0x563c6b3d5010 .scope module, "opnd_reg" "my_register" 3 149, 4 1 0, S_0x563c6b3921b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x563c6b3d51f0 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x563c6b3889f0 .functor BUFZ 4, v0x563c6b3d56e0_0, C4<0000>, C4<0000>, C4<0000>;
v0x563c6b3d5430_0 .net "clk_i", 0 0, v0x563c6b3db820_0;  alias, 1 drivers
v0x563c6b3d54f0_0 .net "in_i", 3 0, v0x563c6b3d0e30_0;  alias, 1 drivers
v0x563c6b3d55e0_0 .net "out_o", 3 0, L_0x563c6b3889f0;  alias, 1 drivers
v0x563c6b3d56e0_0 .var "reg_val", 3 0;
v0x563c6b3d5780_0 .net "reset_i", 0 0, v0x563c6b3dbee0_0;  alias, 1 drivers
v0x563c6b3d5870_0 .net "write_en_i", 0 0, v0x563c6b3d13a0_0;  alias, 1 drivers
S_0x563c6b3d59c0 .scope module, "out_reg" "my_register" 3 163, 4 1 0, S_0x563c6b3921b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "write_en_i";
    .port_info 3 /INPUT 4 "in_i";
    .port_info 4 /OUTPUT 4 "out_o";
P_0x563c6b3d2500 .param/l "REGISTER_WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x563c6b3d5d60_0 .net "clk_i", 0 0, v0x563c6b3db820_0;  alias, 1 drivers
v0x563c6b3d5e20_0 .net "in_i", 3 0, v0x563c6b3d0f10_0;  alias, 1 drivers
v0x563c6b3d5f10_0 .net "out_o", 3 0, v0x563c6b3d5fe0_0;  alias, 1 drivers
v0x563c6b3d5fe0_0 .var "reg_val", 3 0;
v0x563c6b3d60c0_0 .net "reset_i", 0 0, v0x563c6b3dbee0_0;  alias, 1 drivers
v0x563c6b3d61b0_0 .net "write_en_i", 0 0, v0x563c6b3d1460_0;  alias, 1 drivers
S_0x563c6b3d6300 .scope module, "prog" "programmer" 3 297, 11 1 0, S_0x563c6b3921b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "active_i";
    .port_info 3 /INPUT 8 "uart_data_i";
    .port_info 4 /INPUT 1 "data_valid_strb_i";
    .port_info 5 /OUTPUT 4 "data_o";
    .port_info 6 /OUTPUT 4 "addr_o";
    .port_info 7 /OUTPUT 1 "enable_write_memory_o";
P_0x563c6b3d64e0 .param/l "MEMORY_ADDRESS_WIDTH" 0 11 4, +C4<00000000000000000000000000000100>;
P_0x563c6b3d6520 .param/l "REGISTER_WIDTH" 0 11 3, +C4<00000000000000000000000000000100>;
P_0x563c6b3d6560 .param/l "UART_DATA_LENGTH" 0 11 2, +C4<00000000000000000000000000001000>;
P_0x563c6b3d65a0 .param/l "stFIRST" 1 11 30, C4<01>;
P_0x563c6b3d65e0 .param/l "stIDLE" 1 11 29, C4<00>;
P_0x563c6b3d6620 .param/l "stSECOND" 1 11 31, C4<10>;
v0x563c6b3d6a70_0 .net "active_i", 0 0, L_0x563c6b3dee20;  alias, 1 drivers
v0x563c6b3d6b60_0 .var "addr", 3 0;
v0x563c6b3d6c20_0 .var "addr_o", 3 0;
v0x563c6b3d6d20_0 .net "clk_i", 0 0, v0x563c6b3db820_0;  alias, 1 drivers
v0x563c6b3d6dc0_0 .var "data_o", 3 0;
v0x563c6b3d6eb0_0 .net "data_valid_strb_i", 0 0, v0x563c6b3d8650_0;  alias, 1 drivers
v0x563c6b3d6f50_0 .var "enable_write_memory_o", 0 0;
v0x563c6b3d7020_0 .var "next_addr", 3 0;
v0x563c6b3d70e0_0 .var "next_rx_input", 7 0;
v0x563c6b3d71c0_0 .var "next_state", 1 0;
v0x563c6b3d72a0_0 .net "reset_i", 0 0, v0x563c6b3dbee0_0;  alias, 1 drivers
v0x563c6b3d7340_0 .var "rx_input", 7 0;
v0x563c6b3d7420_0 .var "state", 1 0;
v0x563c6b3d7500_0 .net "uart_data_i", 7 0, L_0x563c6b3deec0;  alias, 1 drivers
E_0x563c6b3d44c0 .event anyedge, v0x563c6b3d7420_0, v0x563c6b3d6b60_0;
E_0x563c6b3d69a0 .event anyedge, v0x563c6b3d6b60_0, v0x563c6b3cfff0_0, v0x563c6b3d6eb0_0, v0x563c6b3d7420_0;
E_0x563c6b3d6a10 .event anyedge, v0x563c6b3d7500_0, v0x563c6b3d7340_0, v0x563c6b3d6eb0_0;
S_0x563c6b3d76e0 .scope module, "rx" "uart_rx" 3 320, 12 1 0, S_0x563c6b3921b0;
 .timescale -8 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "rx_i";
    .port_info 3 /OUTPUT 8 "data_o";
    .port_info 4 /OUTPUT 1 "data_valid_strb_o";
P_0x563c6b3d7870 .param/l "BAUD_COUNTS_PER_BIT" 0 12 6, +C4<00000000000000000000001000001001>;
P_0x563c6b3d78b0 .param/l "BAUD_COUNTS_PER_BIT_HALF" 1 12 25, +C4<00000000000000000000000100000100>;
P_0x563c6b3d78f0 .param/l "BAUD_RATE_COUNTER_BITWIDTH" 0 12 7, +C4<00000000000000000000000000001010>;
P_0x563c6b3d7930 .param/l "CLK_FREQ" 0 12 4, +C4<00000000100110001001011010000000>;
P_0x563c6b3d7970 .param/l "RX_COUNTER_BITWIDTH" 0 12 5, +C4<00000000000000000000000000000011>;
P_0x563c6b3d79b0 .param/l "UART_BAUD_RATE" 0 12 2, +C4<00000000000000000100101100000000>;
P_0x563c6b3d79f0 .param/l "UART_DATA_LENGTH" 0 12 3, +C4<00000000000000000000000000001000>;
P_0x563c6b3d7a30 .param/l "stIDLE" 1 12 28, C4<00>;
P_0x563c6b3d7a70 .param/l "stRECEIVING" 1 12 30, C4<10>;
P_0x563c6b3d7ab0 .param/l "stSTARTBIT" 1 12 29, C4<01>;
P_0x563c6b3d7af0 .param/l "stSTOPBIT" 1 12 31, C4<11>;
L_0x563c6b3deec0 .functor BUFZ 8, v0x563c6b3d8c10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x563c6b3d83b0_0 .var "baud_counter_val", 9 0;
v0x563c6b3d8490_0 .net "clk_i", 0 0, v0x563c6b3db820_0;  alias, 1 drivers
v0x563c6b3d8550_0 .net "data_o", 7 0, L_0x563c6b3deec0;  alias, 1 drivers
v0x563c6b3d8650_0 .var "data_valid_strb_o", 0 0;
v0x563c6b3d8720_0 .var "next_baud_counter_val", 9 0;
v0x563c6b3d8810_0 .var "next_rx_counter_val", 2 0;
v0x563c6b3d88d0_0 .var "next_rx_data", 7 0;
v0x563c6b3d89b0_0 .var "next_rx_state", 1 0;
v0x563c6b3d8a90_0 .net "reset_i", 0 0, v0x563c6b3dbee0_0;  alias, 1 drivers
v0x563c6b3d8b30_0 .var "rx_counter_val", 2 0;
v0x563c6b3d8c10_0 .var "rx_data", 7 0;
v0x563c6b3d8cf0_0 .net "rx_i", 0 0, v0x563c6b3dbf80_0;  alias, 1 drivers
v0x563c6b3d8db0_0 .var "rx_state", 1 0;
E_0x563c6b3d8180 .event anyedge, v0x563c6b3d89b0_0, v0x563c6b3d8db0_0;
E_0x563c6b3d81e0 .event anyedge, v0x563c6b3d8c10_0, v0x563c6b3d8cf0_0, v0x563c6b3d83b0_0, v0x563c6b3d8db0_0;
E_0x563c6b3d8250 .event anyedge, v0x563c6b3d83b0_0, v0x563c6b3d8db0_0, v0x563c6b3d8b30_0;
E_0x563c6b3d82b0 .event anyedge, v0x563c6b3d8db0_0, v0x563c6b3d83b0_0;
E_0x563c6b3d8340 .event anyedge, v0x563c6b3d8cf0_0, v0x563c6b3d8b30_0, v0x563c6b3d83b0_0, v0x563c6b3d8db0_0;
    .scope S_0x563c6b3936d0;
T_0 ;
    %wait E_0x563c6b2f8c90;
    %load/vec4 v0x563c6b388c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563c6b388b00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x563c6b3a8d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x563c6b385ab0_0;
    %assign/vec4 v0x563c6b388b00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563c6b3d2320;
T_1 ;
    %wait E_0x563c6b2f8c90;
    %load/vec4 v0x563c6b3d29f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563c6b3d2950_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563c6b3d2ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x563c6b3d2760_0;
    %assign/vec4 v0x563c6b3d2950_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563c6b3d2c30;
T_2 ;
    %wait E_0x563c6b2f8c90;
    %load/vec4 v0x563c6b3d32e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563c6b3d3240_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x563c6b3d3410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x563c6b3d3050_0;
    %assign/vec4 v0x563c6b3d3240_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563c6b3d5010;
T_3 ;
    %wait E_0x563c6b2f8c90;
    %load/vec4 v0x563c6b3d5780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563c6b3d56e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x563c6b3d5870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x563c6b3d54f0_0;
    %assign/vec4 v0x563c6b3d56e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563c6b3d59c0;
T_4 ;
    %wait E_0x563c6b2f8c90;
    %load/vec4 v0x563c6b3d60c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563c6b3d5fe0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x563c6b3d61b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x563c6b3d5e20_0;
    %assign/vec4 v0x563c6b3d5fe0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563c6b3d1a00;
T_5 ;
    %wait E_0x563c6b2f8c90;
    %load/vec4 v0x563c6b3d20c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563c6b3d2000_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x563c6b3d2200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x563c6b3d1e50_0;
    %assign/vec4 v0x563c6b3d2000_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x563c6b3d3560;
T_6 ;
    %wait E_0x563c6b2f8c90;
    %load/vec4 v0x563c6b3d4da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 14, 0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 5, 0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 8, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x563c6b3d4e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x563c6b3d4880_0;
    %load/vec4 v0x563c6b3d46d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c6b3d4b40, 0, 4;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x563c6b3d3560;
T_7 ;
    %wait E_0x563c6b3d45f0;
    %load/vec4 v0x563c6b3d4a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x563c6b3d46d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x563c6b3d4b40, 4;
    %store/vec4 v0x563c6b3d4980_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3d4980_0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x563c6b394ab0;
T_8 ;
    %wait E_0x563c6b2db580;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3cd2b0_0, 0, 4;
    %load/vec4 v0x563c6b3cd110_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x563c6b3cd390_0;
    %store/vec4 v0x563c6b3cd2b0_0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x563c6b3cd110_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3cd2b0_0, 0, 4;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x563c6b3cd480_0;
    %store/vec4 v0x563c6b3cd2b0_0, 0, 4;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x563c6b3ccd60_0;
    %store/vec4 v0x563c6b3cd2b0_0, 0, 4;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x563c6b3cd1d0_0;
    %store/vec4 v0x563c6b3cd2b0_0, 0, 4;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x563c6b3cd610;
T_9 ;
    %wait E_0x563c6b3ce6a0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563c6b3cfcc0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3cfc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3cfe70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3ce9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3cf380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3cf500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3cf5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3cf440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3cf680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3d0a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3cf2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3cff30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3cf740_0, 0, 1;
    %load/vec4 v0x563c6b3cf020_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_9.2, 4;
    %load/vec4 v0x563c6b3cf020_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_9.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3cfe70_0, 0, 1;
T_9.0 ;
    %load/vec4 v0x563c6b3cf020_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v0x563c6b3cf020_0;
    %parti/s 3, 0, 2;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3cfc00_0, 0, 1;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3ce9b0_0, 0, 1;
    %load/vec4 v0x563c6b3cf020_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x563c6b3cfcc0_0, 0, 3;
    %load/vec4 v0x563c6b3cf020_0;
    %parti/s 3, 0, 2;
    %cmpi/e 6, 0, 3;
    %jmp/1 T_9.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x563c6b3cf020_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_9.9;
    %jmp/0xz  T_9.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3cf380_0, 0, 1;
T_9.7 ;
T_9.6 ;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x563c6b3cfdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %jmp T_9.19;
T_9.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3cf500_0, 0, 1;
    %jmp T_9.19;
T_9.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3cf5c0_0, 0, 1;
    %jmp T_9.19;
T_9.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3cf440_0, 0, 1;
    %jmp T_9.19;
T_9.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3cf680_0, 0, 1;
    %jmp T_9.19;
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d0a20_0, 0, 1;
    %jmp T_9.19;
T_9.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3cf2c0_0, 0, 1;
    %jmp T_9.19;
T_9.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3cff30_0, 0, 1;
    %jmp T_9.19;
T_9.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3cf740_0, 0, 1;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x563c6b3cd610;
T_10 ;
    %wait E_0x563c6b3ce5f0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
    %load/vec4 v0x563c6b3cedb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x563c6b3d0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
    %jmp T_10.11;
T_10.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
T_10.11 ;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x563c6b3d0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
    %jmp T_10.13;
T_10.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
T_10.13 ;
    %jmp T_10.9;
T_10.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x563c6b3cfc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v0x563c6b3cfe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x563c6b3cf800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
    %jmp T_10.19;
T_10.18 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
T_10.19 ;
T_10.17 ;
T_10.15 ;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x563c6b3cf800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
    %jmp T_10.21;
T_10.20 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
T_10.21 ;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x563c6b3ce9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
    %jmp T_10.23;
T_10.22 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
T_10.23 ;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x563c6b3d0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.24, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
    %jmp T_10.25;
T_10.24 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
T_10.25 ;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x563c6b3d0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.26, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
    %jmp T_10.27;
T_10.26 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563c6b3cf980_0, 0, 3;
T_10.27 ;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x563c6b3cd610;
T_11 ;
    %wait E_0x563c6b3b52b0;
    %load/vec4 v0x563c6b3d0600_0;
    %store/vec4 v0x563c6b3cfa60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3d07c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3d12e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3ce8f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3d0d50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d10c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3d1460_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3d0f10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3d13a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3d0e30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3d1220_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3d0c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3d1160_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3d0bb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3d0ff0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3d0ac0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3ce7e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3cea70_0, 0, 4;
    %load/vec4 v0x563c6b3cedb0_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_11.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x563c6b3cedb0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
T_11.2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x563c6b3d0600_0;
    %addi 1, 0, 4;
    %store/vec4 v0x563c6b3cfa60_0, 0, 4;
T_11.0 ;
    %load/vec4 v0x563c6b3cedb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x563c6b3d0540_0;
    %store/vec4 v0x563c6b3d12e0_0, 0, 1;
    %load/vec4 v0x563c6b3d00b0_0;
    %store/vec4 v0x563c6b3ce8f0_0, 0, 4;
    %load/vec4 v0x563c6b3d03a0_0;
    %store/vec4 v0x563c6b3d0d50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3cfa60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d0ff0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3d0ac0_0, 0, 4;
    %jmp T_11.10;
T_11.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d07c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d1160_0, 0, 1;
    %load/vec4 v0x563c6b3d0600_0;
    %store/vec4 v0x563c6b3ce8f0_0, 0, 4;
    %load/vec4 v0x563c6b3d06e0_0;
    %store/vec4 v0x563c6b3d0bb0_0, 0, 4;
    %jmp T_11.10;
T_11.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d07c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d13a0_0, 0, 1;
    %load/vec4 v0x563c6b3d0600_0;
    %store/vec4 v0x563c6b3ce8f0_0, 0, 4;
    %load/vec4 v0x563c6b3d06e0_0;
    %store/vec4 v0x563c6b3d0e30_0, 0, 4;
    %jmp T_11.10;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d1220_0, 0, 1;
    %load/vec4 v0x563c6b3cf380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x563c6b3d0c70_0, 0, 4;
    %jmp T_11.12;
T_11.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d07c0_0, 0, 1;
    %load/vec4 v0x563c6b3cf1e0_0;
    %store/vec4 v0x563c6b3ce8f0_0, 0, 4;
    %load/vec4 v0x563c6b3d06e0_0;
    %store/vec4 v0x563c6b3d0c70_0, 0, 4;
T_11.12 ;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x563c6b3cee70_0;
    %store/vec4 v0x563c6b3ce7e0_0, 0, 4;
    %load/vec4 v0x563c6b3cf100_0;
    %store/vec4 v0x563c6b3cea70_0, 0, 4;
    %load/vec4 v0x563c6b3d0950_0;
    %store/vec4 v0x563c6b3d0ac0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d0ff0_0, 0, 1;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x563c6b3cf500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %load/vec4 v0x563c6b3cf1e0_0;
    %store/vec4 v0x563c6b3cfa60_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x563c6b3cf5c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.17, 9;
    %load/vec4 v0x563c6b3d1520_0;
    %and;
T_11.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %load/vec4 v0x563c6b3cf1e0_0;
    %store/vec4 v0x563c6b3cfa60_0, 0, 4;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0x563c6b3cf440_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.20, 9;
    %load/vec4 v0x563c6b3ceb80_0;
    %and;
T_11.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x563c6b3cf1e0_0;
    %store/vec4 v0x563c6b3cfa60_0, 0, 4;
    %jmp T_11.19;
T_11.18 ;
    %load/vec4 v0x563c6b3cf680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.21, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d0ff0_0, 0, 1;
    %load/vec4 v0x563c6b3cf100_0;
    %store/vec4 v0x563c6b3d0ac0_0, 0, 4;
    %jmp T_11.22;
T_11.21 ;
    %load/vec4 v0x563c6b3d0a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.23, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d12e0_0, 0, 1;
    %load/vec4 v0x563c6b3cf1e0_0;
    %store/vec4 v0x563c6b3ce8f0_0, 0, 4;
    %load/vec4 v0x563c6b3cee70_0;
    %store/vec4 v0x563c6b3d0d50_0, 0, 4;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v0x563c6b3cf2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.25, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d0ff0_0, 0, 1;
    %load/vec4 v0x563c6b3cef60_0;
    %store/vec4 v0x563c6b3d0ac0_0, 0, 4;
    %jmp T_11.26;
T_11.25 ;
    %load/vec4 v0x563c6b3cff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d1460_0, 0, 1;
    %load/vec4 v0x563c6b3cee70_0;
    %store/vec4 v0x563c6b3d0f10_0, 0, 4;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v0x563c6b3cf740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d0ff0_0, 0, 1;
    %load/vec4 v0x563c6b3cf1e0_0;
    %store/vec4 v0x563c6b3d0ac0_0, 0, 4;
T_11.29 ;
T_11.28 ;
T_11.26 ;
T_11.24 ;
T_11.22 ;
T_11.19 ;
T_11.16 ;
T_11.14 ;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x563c6b3cd610;
T_12 ;
    %wait E_0x563c6b3b56f0;
    %load/vec4 v0x563c6b3ceb80_0;
    %store/vec4 v0x563c6b3cf8c0_0, 0, 1;
    %load/vec4 v0x563c6b3cedb0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x563c6b3cec20_0;
    %store/vec4 v0x563c6b3cf8c0_0, 0, 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x563c6b3cd610;
T_13 ;
    %wait E_0x563c6b3b51d0;
    %load/vec4 v0x563c6b3d1520_0;
    %store/vec4 v0x563c6b3cfb40_0, 0, 1;
    %load/vec4 v0x563c6b3cedb0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x563c6b3d0950_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3cfb40_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3cfb40_0, 0, 1;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x563c6b3cd610;
T_14 ;
    %wait E_0x563c6b2f8c90;
    %load/vec4 v0x563c6b3d0880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563c6b3ceb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563c6b3d1520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563c6b3d0600_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563c6b3cedb0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x563c6b3cf8c0_0;
    %assign/vec4 v0x563c6b3ceb80_0, 0;
    %load/vec4 v0x563c6b3cfb40_0;
    %assign/vec4 v0x563c6b3d1520_0, 0;
    %load/vec4 v0x563c6b3cfa60_0;
    %assign/vec4 v0x563c6b3d0600_0, 0;
    %load/vec4 v0x563c6b3cf980_0;
    %assign/vec4 v0x563c6b3cedb0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x563c6b3d6300;
T_15 ;
    %wait E_0x563c6b3d6a10;
    %load/vec4 v0x563c6b3d7340_0;
    %store/vec4 v0x563c6b3d70e0_0, 0, 8;
    %load/vec4 v0x563c6b3d6eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x563c6b3d7500_0;
    %store/vec4 v0x563c6b3d70e0_0, 0, 8;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x563c6b3d6300;
T_16 ;
    %wait E_0x563c6b3d69a0;
    %load/vec4 v0x563c6b3d7420_0;
    %store/vec4 v0x563c6b3d71c0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3d6dc0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3d6c20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3d6f50_0, 0, 1;
    %load/vec4 v0x563c6b3d7420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v0x563c6b3d6eb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.6, 9;
    %load/vec4 v0x563c6b3d6a70_0;
    %and;
T_16.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563c6b3d71c0_0, 0, 2;
T_16.4 ;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v0x563c6b3d7500_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x563c6b3d6dc0_0, 0, 4;
    %load/vec4 v0x563c6b3d6b60_0;
    %store/vec4 v0x563c6b3d6c20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d6f50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563c6b3d71c0_0, 0, 2;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x563c6b3d7500_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x563c6b3d6dc0_0, 0, 4;
    %load/vec4 v0x563c6b3d6b60_0;
    %store/vec4 v0x563c6b3d6c20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d6f50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563c6b3d71c0_0, 0, 2;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x563c6b3d6300;
T_17 ;
    %wait E_0x563c6b3d44c0;
    %load/vec4 v0x563c6b3d6b60_0;
    %store/vec4 v0x563c6b3d7020_0, 0, 4;
    %load/vec4 v0x563c6b3d6a70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563c6b3d7020_0, 0, 4;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x563c6b3d7420_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_17.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x563c6b3d7420_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_17.4;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x563c6b3d6b60_0;
    %addi 1, 0, 4;
    %store/vec4 v0x563c6b3d7020_0, 0, 4;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x563c6b3d6300;
T_18 ;
    %wait E_0x563c6b2f8c90;
    %load/vec4 v0x563c6b3d72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563c6b3d7340_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563c6b3d6b60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563c6b3d7420_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x563c6b3d70e0_0;
    %assign/vec4 v0x563c6b3d7340_0, 0;
    %load/vec4 v0x563c6b3d7020_0;
    %assign/vec4 v0x563c6b3d6b60_0, 0;
    %load/vec4 v0x563c6b3d71c0_0;
    %assign/vec4 v0x563c6b3d7420_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x563c6b3d76e0;
T_19 ;
    %wait E_0x563c6b3d8340;
    %load/vec4 v0x563c6b3d8db0_0;
    %store/vec4 v0x563c6b3d89b0_0, 0, 2;
    %load/vec4 v0x563c6b3d8db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x563c6b3d8cf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.5, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563c6b3d89b0_0, 0, 2;
T_19.5 ;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x563c6b3d83b0_0;
    %pad/u 32;
    %cmpi/e 521, 0, 32;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563c6b3d89b0_0, 0, 2;
T_19.7 ;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x563c6b3d8b30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_19.11, 4;
    %load/vec4 v0x563c6b3d83b0_0;
    %pad/u 32;
    %pushi/vec4 521, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.9, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563c6b3d89b0_0, 0, 2;
T_19.9 ;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x563c6b3d83b0_0;
    %pad/u 32;
    %cmpi/e 260, 0, 32;
    %jmp/0xz  T_19.12, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563c6b3d89b0_0, 0, 2;
T_19.12 ;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x563c6b3d76e0;
T_20 ;
    %wait E_0x563c6b3d82b0;
    %load/vec4 v0x563c6b3d83b0_0;
    %store/vec4 v0x563c6b3d8720_0, 0, 10;
    %load/vec4 v0x563c6b3d8db0_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_20.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x563c6b3d83b0_0;
    %pad/u 32;
    %cmpi/u 521, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_20.2;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x563c6b3d8720_0, 0, 10;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x563c6b3d83b0_0;
    %addi 1, 0, 10;
    %store/vec4 v0x563c6b3d8720_0, 0, 10;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x563c6b3d76e0;
T_21 ;
    %wait E_0x563c6b3d8250;
    %load/vec4 v0x563c6b3d8b30_0;
    %store/vec4 v0x563c6b3d8810_0, 0, 3;
    %load/vec4 v0x563c6b3d8db0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x563c6b3d83b0_0;
    %pad/u 32;
    %cmpi/e 521, 0, 32;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x563c6b3d8b30_0;
    %addi 1, 0, 3;
    %store/vec4 v0x563c6b3d8810_0, 0, 3;
T_21.2 ;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563c6b3d8810_0, 0, 3;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x563c6b3d76e0;
T_22 ;
    %wait E_0x563c6b3d81e0;
    %load/vec4 v0x563c6b3d8c10_0;
    %store/vec4 v0x563c6b3d88d0_0, 0, 8;
    %load/vec4 v0x563c6b3d8db0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x563c6b3d83b0_0;
    %pad/u 32;
    %cmpi/e 260, 0, 32;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0x563c6b3d8cf0_0;
    %load/vec4 v0x563c6b3d8c10_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563c6b3d88d0_0, 0, 8;
T_22.2 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x563c6b3d76e0;
T_23 ;
    %wait E_0x563c6b3d8180;
    %load/vec4 v0x563c6b3d8db0_0;
    %cmpi/e 3, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_23.2, 4;
    %load/vec4 v0x563c6b3d89b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3d8650_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3d8650_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x563c6b3d76e0;
T_24 ;
    %wait E_0x563c6b2f8c90;
    %load/vec4 v0x563c6b3d8a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563c6b3d8b30_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563c6b3d83b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563c6b3d8db0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563c6b3d8c10_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x563c6b3d8810_0;
    %assign/vec4 v0x563c6b3d8b30_0, 0;
    %load/vec4 v0x563c6b3d8720_0;
    %assign/vec4 v0x563c6b3d83b0_0, 0;
    %load/vec4 v0x563c6b3d89b0_0;
    %assign/vec4 v0x563c6b3d8db0_0, 0;
    %load/vec4 v0x563c6b3d88d0_0;
    %assign/vec4 v0x563c6b3d8c10_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x563c6b39b4a0;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3dbee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3db820_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x563c6b3dbb60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3dbdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3dbf80_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x563c6b39b4a0;
T_26 ;
T_26.0 ;
    %delay 50000, 0;
    %load/vec4 v0x563c6b3db820_0;
    %inv;
    %store/vec4 v0x563c6b3db820_0, 0, 1;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .thread T_26;
    .scope S_0x563c6b39b4a0;
T_27 ;
    %vpi_call 2 82 "$dumpfile", "sim/cpu_tb.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563c6b3dba80_0, 0, 32;
T_27.0 ; Top of for-loop
    %load/vec4 v0x563c6b3dba80_0;
    %cmpi/s 16, 0, 32;
	  %jmp/0xz T_27.1, 5;
    %vpi_call 2 86 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0x563c6b3d4b40, v0x563c6b3dba80_0 > {0 0 0};
T_27.2 ; for-loop step statement
    %load/vec4 v0x563c6b3dba80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563c6b3dba80_0, 0, 32;
    %jmp T_27.0;
T_27.1 ; for-loop exit label
    %pushi/vec4 3738128298, 0, 32;
    %concati/vec4 2170032129, 0, 32;
    %store/vec4 v0x563c6b3db9c0_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3dbee0_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3dbee0_0, 0, 1;
    %delay 1000000, 0;
    %delay 100000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3dbdf0_0, 0, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x563c6b3dba80_0, 0, 32;
T_27.3 ; Top of for-loop
    %load/vec4 v0x563c6b3dba80_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
	  %jmp/0xz T_27.4, 5;
    %load/vec4 v0x563c6b3db9c0_0;
    %load/vec4 v0x563c6b3dba80_0;
    %muli 8, 0, 32;
    %part/s 8;
    %store/vec4 v0x563c6b3db8e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3dbf80_0, 0, 1;
    %delay 52100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563c6b3dbc70_0, 0, 32;
T_27.6 ; Top of for-loop
    %load/vec4 v0x563c6b3dbc70_0;
    %cmpi/s 8, 0, 32;
	  %jmp/0xz T_27.7, 5;
    %load/vec4 v0x563c6b3db8e0_0;
    %load/vec4 v0x563c6b3dbc70_0;
    %part/s 1;
    %store/vec4 v0x563c6b3dbf80_0, 0, 1;
    %delay 52100000, 0;
T_27.8 ; for-loop step statement
    %load/vec4 v0x563c6b3dbc70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563c6b3dbc70_0, 0, 32;
    %jmp T_27.6;
T_27.7 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3dbf80_0, 0, 1;
    %delay 52100000, 0;
T_27.5 ; for-loop step statement
    %load/vec4 v0x563c6b3dba80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x563c6b3dba80_0, 0, 32;
    %jmp T_27.3;
T_27.4 ; for-loop exit label
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c6b3dbf80_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c6b3dbdf0_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 138 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb/cpu_tb.v";
    "./src/cpu.v";
    "./src/my_register.v";
    "./src/alu.v";
    "./src/carry_ripple_adder.v";
    "./src/full_adder.v";
    "./src/half_adder.v";
    "./src/control_unit.v";
    "./src/reg_memory.v";
    "./src/programmer.v";
    "./src/uart_rx.v";
