<profile>

<section name = "Vivado HLS Report for 'pwm_prepare'" level="0">
<item name = "Date">Sun Sep 18 14:32:52 2016
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">pwm_prepare</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100tcsg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.61, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 145</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 119, 170</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 3</column>
<column name="Register">-, -, 2, -</column>
<specialColumn name="Available">270, 240, 126800, 63400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="pwm_prepare_control_axil_s_axi_U">pwm_prepare_control_axil_s_axi, 0, 0, 119, 170</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_2_fu_83_p2">+, 0, 0, 32, 32, 32</column>
<column name="ap_sig_123">and, 0, 0, 1, 1, 1</column>
<column name="tmp_1_fu_77_p2">ashr, 0, 0, 95, 32, 32</column>
<column name="ap_sig_76">or, 0, 0, 1, 1, 1</column>
<column name="output_axis_TDATA">select, 0, 0, 16, 1, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sig_ioackin_output_axis_TREADY">1, 2, 1, 2</column>
<column name="input_axis_TDATA_blk_n">1, 2, 1, 2</column>
<column name="output_axis_TDATA_blk_n">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_output_axis_TREADY">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_axil_AWVALID">in, 1, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_AWREADY">out, 1, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_AWADDR">in, 6, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_WVALID">in, 1, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_WREADY">out, 1, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_WDATA">in, 32, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_WSTRB">in, 4, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_ARVALID">in, 1, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_ARREADY">out, 1, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_ARADDR">in, 6, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_RVALID">out, 1, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_RREADY">in, 1, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_RDATA">out, 32, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_RRESP">out, 2, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_BVALID">out, 1, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_BREADY">in, 1, s_axi, control_axil, pointer</column>
<column name="s_axi_control_axil_BRESP">out, 2, s_axi, control_axil, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, pwm_prepare, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, pwm_prepare, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, pwm_prepare, return value</column>
<column name="input_axis_TDATA">in, 16, axis, input_axis, scalar</column>
<column name="input_axis_TVALID">in, 1, axis, input_axis, scalar</column>
<column name="input_axis_TREADY">out, 1, axis, input_axis, scalar</column>
<column name="output_axis_TDATA">out, 16, axis, output_axis, pointer</column>
<column name="output_axis_TVALID">out, 1, axis, output_axis, pointer</column>
<column name="output_axis_TREADY">in, 1, axis, output_axis, pointer</column>
</table>
</item>
</section>
</profile>
