\hypertarget{struct_u_c_p_d___type_def}{}\doxysection{UCPD\+\_\+\+Type\+Def Struct Reference}
\label{struct_u_c_p_d___type_def}\index{UCPD\_TypeDef@{UCPD\_TypeDef}}


UCPD.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_abecccecd01b0d465123a2dc166db4141}{CFG1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_a722c7bd03a5d7b185bf43bdb5f846d43}{CFG2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_ab08951d2511e8867d6f97c25bde8848b}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_a7b789d75efee140e49a88acdc17b883d}{TX\+\_\+\+ORDSET}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_aee1349dfc332a1ff34955c7e4b136a29}{TX\+\_\+\+PAYSZ}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_ae205df745c4f66fc3dbacd94bc353b40}{RX\+\_\+\+ORDSET}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_ad1f8caae3b2e09ed2479301f56e3df80}{RX\+\_\+\+PAYSZ}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_ade1537301e42df2f48fe05667f9e68ab}{RX\+\_\+\+ORDEXT1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_u_c_p_d___type_def_a4408c2afcf687125d3918a30bcae1106}{RX\+\_\+\+ORDEXT2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UCPD. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_u_c_p_d___type_def_abecccecd01b0d465123a2dc166db4141}\label{struct_u_c_p_d___type_def_abecccecd01b0d465123a2dc166db4141}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!CFG1@{CFG1}}
\index{CFG1@{CFG1}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFG1}{CFG1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFG1}

UCPD configuration register 1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_u_c_p_d___type_def_a722c7bd03a5d7b185bf43bdb5f846d43}\label{struct_u_c_p_d___type_def_a722c7bd03a5d7b185bf43bdb5f846d43}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!CFG2@{CFG2}}
\index{CFG2@{CFG2}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFG2}{CFG2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFG2}

UCPD configuration register 2, Address offset\+: 0x04 \mbox{\Hypertarget{struct_u_c_p_d___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_u_c_p_d___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!CR@{CR}}
\index{CR@{CR}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

UCPD control register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_u_c_p_d___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_u_c_p_d___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

UCPD interrupt flag clear register Address offset\+: 0x18 \mbox{\Hypertarget{struct_u_c_p_d___type_def_ae845b86e973b4bf8a33c447c261633f6}\label{struct_u_c_p_d___type_def_ae845b86e973b4bf8a33c447c261633f6}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!IMR@{IMR}}
\index{IMR@{IMR}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR}{IMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IMR}

UCPD interrupt mask register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_u_c_p_d___type_def_ab08951d2511e8867d6f97c25bde8848b}\label{struct_u_c_p_d___type_def_ab08951d2511e8867d6f97c25bde8848b}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RESERVED0}

UCPD reserved register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_u_c_p_d___type_def_ade1537301e42df2f48fe05667f9e68ab}\label{struct_u_c_p_d___type_def_ade1537301e42df2f48fe05667f9e68ab}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!RX\_ORDEXT1@{RX\_ORDEXT1}}
\index{RX\_ORDEXT1@{RX\_ORDEXT1}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RX\_ORDEXT1}{RX\_ORDEXT1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RX\+\_\+\+ORDEXT1}

UCPD Rx ordered set extension 1 register, Address offset\+: 0x34 \mbox{\Hypertarget{struct_u_c_p_d___type_def_a4408c2afcf687125d3918a30bcae1106}\label{struct_u_c_p_d___type_def_a4408c2afcf687125d3918a30bcae1106}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!RX\_ORDEXT2@{RX\_ORDEXT2}}
\index{RX\_ORDEXT2@{RX\_ORDEXT2}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RX\_ORDEXT2}{RX\_ORDEXT2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RX\+\_\+\+ORDEXT2}

UCPD Rx ordered set extension 2 register, Address offset\+: 0x38 \mbox{\Hypertarget{struct_u_c_p_d___type_def_ae205df745c4f66fc3dbacd94bc353b40}\label{struct_u_c_p_d___type_def_ae205df745c4f66fc3dbacd94bc353b40}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!RX\_ORDSET@{RX\_ORDSET}}
\index{RX\_ORDSET@{RX\_ORDSET}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RX\_ORDSET}{RX\_ORDSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RX\+\_\+\+ORDSET}

UCPD Rx ordered set type register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_u_c_p_d___type_def_ad1f8caae3b2e09ed2479301f56e3df80}\label{struct_u_c_p_d___type_def_ad1f8caae3b2e09ed2479301f56e3df80}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!RX\_PAYSZ@{RX\_PAYSZ}}
\index{RX\_PAYSZ@{RX\_PAYSZ}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RX\_PAYSZ}{RX\_PAYSZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RX\+\_\+\+PAYSZ}

UCPD Rx payload size register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_u_c_p_d___type_def_a9bf29a9104cb5569823ab892174f9c8c}\label{struct_u_c_p_d___type_def_a9bf29a9104cb5569823ab892174f9c8c}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!RXDR@{RXDR}}
\index{RXDR@{RXDR}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RXDR}{RXDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXDR}

UCPD Rx data register, Address offset\+: 0x30 \mbox{\Hypertarget{struct_u_c_p_d___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_u_c_p_d___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!SR@{SR}}
\index{SR@{SR}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

UCPD status register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_u_c_p_d___type_def_a7b789d75efee140e49a88acdc17b883d}\label{struct_u_c_p_d___type_def_a7b789d75efee140e49a88acdc17b883d}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!TX\_ORDSET@{TX\_ORDSET}}
\index{TX\_ORDSET@{TX\_ORDSET}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TX\_ORDSET}{TX\_ORDSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TX\+\_\+\+ORDSET}

UCPD Tx ordered set type register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_u_c_p_d___type_def_aee1349dfc332a1ff34955c7e4b136a29}\label{struct_u_c_p_d___type_def_aee1349dfc332a1ff34955c7e4b136a29}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!TX\_PAYSZ@{TX\_PAYSZ}}
\index{TX\_PAYSZ@{TX\_PAYSZ}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TX\_PAYSZ}{TX\_PAYSZ}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TX\+\_\+\+PAYSZ}

UCPD Tx payload size register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_u_c_p_d___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}\label{struct_u_c_p_d___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}} 
\index{UCPD\_TypeDef@{UCPD\_TypeDef}!TXDR@{TXDR}}
\index{TXDR@{TXDR}!UCPD\_TypeDef@{UCPD\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TXDR}{TXDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXDR}

UCPD Tx data register, Address offset\+: 0x24 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
