Synthesizing design: scl_edge.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { scl_edge.sv}
Running PRESTO HDLC
Compiling source file ./source/scl_edge.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate scl_edge -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine scl_edge line 19 in file
		'./source/scl_edge.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   second_bit_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine scl_edge line 27 in file
		'./source/scl_edge.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    first_bit_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'scl_edge'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'scl_edge'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'scl_edge' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'scl_edge'
  Mapping 'scl_edge'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
    0:00:00    3816.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/scl_edge.rep
report_area >> reports/scl_edge.rep
report_power -hier >> reports/scl_edge.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/scl_edge.v"
Writing verilog file '/home/ecegrid/a/mg134/ece337/Lab6/mapped/scl_edge.v'.
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
quit

Thank you...
Done


