Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Aug 25 20:26:10 2025
| Host         : vader running 64-bit Arch Linux
| Command      : report_timing_summary -file kintex_timing_post_route.rpt
| Design       : MFCC_Core
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (321)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (321)
---------------------------------
 There are 321 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.986     -120.252                     32                60813        0.076        0.000                      0                60813        4.232        0.000                       0                 12266  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            -3.986     -120.252                     32                60813        0.076        0.000                      0                60813        4.232        0.000                       0                 12266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           32  Failing Endpoints,  Worst Slack       -3.986ns,  Total Violation     -120.252ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.986ns  (required time - arrival time)
  Source:                 i_total_reg_rep_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mel/sum_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.889ns  (logic 8.311ns (59.841%)  route 5.578ns (40.159%))
  Logic Levels:           26  (CARRY4=16 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    4.690ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.631     0.631 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     2.930    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.023 r  clk_IBUF_BUFG_inst/O
                         net (fo=12285, routed)       1.667     4.690    clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  i_total_reg_rep_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      1.800     6.490 r  i_total_reg_rep_0/DOADO[5]
                         net (fo=8, routed)           0.702     7.192    u_mel/DOADO[5]
    SLICE_X30Y60         LUT6 (Prop_lut6_I3_O)        0.043     7.235 r  u_mel/sum_next2_i_122/O
                         net (fo=2, routed)           0.427     7.662    u_mel/sum_next2_i_122_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I0_O)        0.043     7.705 r  u_mel/sum_next2_i_126/O
                         net (fo=1, routed)           0.000     7.705    u_mel/sum_next2_i_126_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     7.900 r  u_mel/sum_next2_i_65/CO[3]
                         net (fo=1, routed)           0.000     7.900    u_mel/sum_next2_i_65_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.066 r  u_mel/sum_next2_i_93/O[1]
                         net (fo=547, routed)         0.894     8.961    u_mel/sum_next2_i_93_n_6
    SLICE_X35Y68         LUT6 (Prop_lut6_I4_O)        0.123     9.084 r  u_mel/p_0_out_inferred__0/sum_next2_i_306/O
                         net (fo=2, routed)           0.541     9.625    u_mel/p_0_out_inferred__0/sum_next2_i_306_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.043     9.668 r  u_mel/p_0_out_inferred__0/sum_next2_i_120/O
                         net (fo=1, routed)           0.297     9.965    u_mel/p_0_out_inferred__0/sum_next2_i_120_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I5_O)        0.043    10.008 r  u_mel/p_0_out_inferred__0/sum_next2_i_64/O
                         net (fo=1, routed)           0.534    10.543    u_mel/p_0_out_inferred__0/sum_next2_i_64_n_0
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.043    10.586 r  u_mel/sum_next2_i_16/O
                         net (fo=2, routed)           0.508    11.094    u_mel/filter[16]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      2.749    13.843 r  u_mel/sum_next2__1/PCOUT[47]
                         net (fo=1, routed)           0.000    13.843    u_mel/sum_next2__1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    14.920 r  u_mel/sum_next2__2/P[0]
                         net (fo=2, routed)           0.759    15.679    u_mel/sum_next2__2_n_105
    SLICE_X53Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250    15.929 r  u_mel/sum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.929    u_mel/sum_reg[3]_i_20_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    15.982 r  u_mel/sum_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    15.982    u_mel/sum_reg[3]_i_15_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.035 r  u_mel/sum_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.035    u_mel/sum_reg[3]_i_10_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.088 r  u_mel/sum_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000    16.088    u_mel/sum_reg[3]_i_8_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    16.254 r  u_mel/sum_reg[7]_i_8/O[1]
                         net (fo=1, routed)           0.353    16.607    u_mel/sum_reg[7]_i_8_n_6
    SLICE_X52Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.369    16.976 r  u_mel/sum_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.976    u_mel/sum_reg[7]_i_7_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.030 r  u_mel/sum_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.030    u_mel/sum_reg[11]_i_7_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.084 r  u_mel/sum_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.084    u_mel/sum_reg[15]_i_7_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.138 r  u_mel/sum_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.138    u_mel/sum_reg[19]_i_7_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.192 r  u_mel/sum_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.192    u_mel/sum_reg[23]_i_7_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    17.246 r  u_mel/sum_reg[27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.246    u_mel/sum_reg[27]_i_7_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    17.411 r  u_mel/sum_reg[31]_i_9/O[1]
                         net (fo=1, routed)           0.380    17.792    u_mel/p_0_in_0[27]
    SLICE_X49Y67         LUT2 (Prop_lut2_I1_O)        0.125    17.917 r  u_mel/sum[27]_i_3/O
                         net (fo=1, routed)           0.000    17.917    u_mel/sum[27]_i_3_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.110 r  u_mel/sum_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.110    u_mel/sum_reg[27]_i_2_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    18.276 r  u_mel/sum_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.180    18.455    u_mel/in5[29]
    SLICE_X47Y68         LUT3 (Prop_lut3_I2_O)        0.123    18.578 r  u_mel/sum[29]_i_1/O
                         net (fo=1, routed)           0.000    18.578    u_mel/sum_next[29]
    SLICE_X47Y68         FDRE                                         r  u_mel/sum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.525    10.525 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.173    12.698    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.781 r  clk_IBUF_BUFG_inst/O
                         net (fo=12285, routed)       1.481    14.262    u_mel/clk_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  u_mel/sum_reg[29]/C
                         clock pessimism              0.332    14.594    
                         clock uncertainty           -0.035    14.559    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)        0.033    14.592    u_mel/sum_reg[29]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -18.578    
  -------------------------------------------------------------------
                         slack                                 -3.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_fft/x0_write_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fft/x_bank0_reg_128_191_24_26/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.060%)  route 0.244ns (70.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.138     0.138 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.083     1.221    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.247 r  clk_IBUF_BUFG_inst/O
                         net (fo=12285, routed)       0.740     1.987    u_fft/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  u_fft/x0_write_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.100     2.087 r  u_fft/x0_write_data_reg[25]/Q
                         net (fo=16, routed)          0.244     2.331    u_fft/x_bank0_reg_128_191_24_26/DIB
    SLICE_X38Y51         RAMD64E                                      r  u_fft/x_bank0_reg_128_191_24_26/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.304     0.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.154     1.458    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.488 r  clk_IBUF_BUFG_inst/O
                         net (fo=12285, routed)       0.924     2.412    u_fft/x_bank0_reg_128_191_24_26/WCLK
    SLICE_X38Y51         RAMD64E                                      r  u_fft/x_bank0_reg_128_191_24_26/RAMB/CLK
                         clock pessimism             -0.289     2.123    
    SLICE_X38Y51         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     2.255    u_fft/x_bank0_reg_128_191_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X0Y19   u_fft/power_stage2_im_reg/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.768         5.000       4.232      SLICE_X18Y73  u_dct/mel_filters_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.768         5.000       4.232      SLICE_X18Y73  u_dct/mel_filters_reg_0_63_0_2/RAMA/CLK



