{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.41691",
   "Default View_TopLeft":"-572,3383",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"Clock source for IDELAYE2 blocks",
   "commentid":"comment_0|",
   "fillcolor_comment_0":"",
   "font_comment_0":"14",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 10 -x 4690 -y 3670 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 10 -x 4690 -y 3690 -defaultsOSRD
preplace port FCLK_CLK0 -pg 1 -lvl 10 -x 4690 -y 3910 -defaultsOSRD
preplace port TRIGGER_OUT -pg 1 -lvl 10 -x 4690 -y 2020 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT1 -pg 1 -lvl 10 -x 4690 -y 3340 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT2 -pg 1 -lvl 10 -x 4690 -y 3360 -defaultsOSRD
preplace port CSI_SLEEP -pg 1 -lvl 0 -x 0 -y 3670 -defaultsOSRD
preplace port CSI_START_LINES -pg 1 -lvl 0 -x 0 -y 3420 -defaultsOSRD
preplace port CSI_START_FRAME -pg 1 -lvl 0 -x 0 -y 3690 -defaultsOSRD
preplace port CSI_STOP -pg 1 -lvl 0 -x 0 -y 3710 -defaultsOSRD
preplace port CSI_END_FRAME -pg 1 -lvl 0 -x 0 -y 3650 -defaultsOSRD
preplace port CSI_CLK_P -pg 1 -lvl 10 -x 4690 -y 2690 -defaultsOSRD
preplace port CSI_CLK_N -pg 1 -lvl 10 -x 4690 -y 2710 -defaultsOSRD
preplace port CSI_D0_P -pg 1 -lvl 10 -x 4690 -y 2730 -defaultsOSRD
preplace port CSI_D0_N -pg 1 -lvl 10 -x 4690 -y 2750 -defaultsOSRD
preplace port CSI_D1_P -pg 1 -lvl 10 -x 4690 -y 2770 -defaultsOSRD
preplace port CSI_D1_N -pg 1 -lvl 10 -x 4690 -y 2790 -defaultsOSRD
preplace port CSI_LPD0_P -pg 1 -lvl 10 -x 4690 -y 2810 -defaultsOSRD
preplace port CSI_LPD0_N -pg 1 -lvl 10 -x 4690 -y 2830 -defaultsOSRD
preplace port CSI_LPD1_P -pg 1 -lvl 10 -x 4690 -y 2850 -defaultsOSRD
preplace port CSI_LPD1_N -pg 1 -lvl 10 -x 4690 -y 2870 -defaultsOSRD
preplace port CSI_LPCLK_P -pg 1 -lvl 10 -x 4690 -y 2890 -defaultsOSRD
preplace port CSI_LPCLK_N -pg 1 -lvl 10 -x 4690 -y 2910 -defaultsOSRD
preplace port CSI_DONE -pg 1 -lvl 10 -x 4690 -y 2930 -defaultsOSRD
preplace port ADC_L1A_P -pg 1 -lvl 0 -x 0 -y 2240 -defaultsOSRD
preplace port ADC_L1A_N -pg 1 -lvl 0 -x 0 -y 2260 -defaultsOSRD
preplace port ADC_L1B_P -pg 1 -lvl 0 -x 0 -y 2280 -defaultsOSRD
preplace port ADC_L1B_N -pg 1 -lvl 0 -x 0 -y 2300 -defaultsOSRD
preplace port ADC_L2A_P -pg 1 -lvl 0 -x 0 -y 2320 -defaultsOSRD
preplace port ADC_L2B_P -pg 1 -lvl 0 -x 0 -y 2360 -defaultsOSRD
preplace port ADC_L2A_N -pg 1 -lvl 0 -x 0 -y 2340 -defaultsOSRD
preplace port ADC_L2B_N -pg 1 -lvl 0 -x 0 -y 2380 -defaultsOSRD
preplace port ADC_L3A_P -pg 1 -lvl 0 -x 0 -y 2400 -defaultsOSRD
preplace port ADC_L3A_N -pg 1 -lvl 0 -x 0 -y 2420 -defaultsOSRD
preplace port ADC_L3B_P -pg 1 -lvl 0 -x 0 -y 2440 -defaultsOSRD
preplace port ADC_L3B_N -pg 1 -lvl 0 -x 0 -y 2460 -defaultsOSRD
preplace port ADC_L4A_P -pg 1 -lvl 0 -x 0 -y 2480 -defaultsOSRD
preplace port ADC_L4B_P -pg 1 -lvl 0 -x 0 -y 2520 -defaultsOSRD
preplace port ADC_L4A_N -pg 1 -lvl 0 -x 0 -y 2500 -defaultsOSRD
preplace port ADC_L4B_N -pg 1 -lvl 0 -x 0 -y 2540 -defaultsOSRD
preplace port ADC_LCLK_P -pg 1 -lvl 0 -x 0 -y 2560 -defaultsOSRD
preplace port ADC_LCLK_N -pg 1 -lvl 0 -x 0 -y 2580 -defaultsOSRD
preplace port ADC_FCLK_P -pg 1 -lvl 0 -x 0 -y 2600 -defaultsOSRD
preplace port ADC_FCLK_N -pg 1 -lvl 0 -x 0 -y 2620 -defaultsOSRD
preplace port SPI_CLK -pg 1 -lvl 0 -x 0 -y 3820 -defaultsOSRD
preplace port SPI_DATA_IN -pg 1 -lvl 0 -x 0 -y 3840 -defaultsOSRD
preplace port SPI_DATA_OUT -pg 1 -lvl 10 -x 4690 -y 3870 -defaultsOSRD
preplace port SPI_DATA_OUT_TRIS -pg 1 -lvl 10 -x 4690 -y 3890 -defaultsOSRD
preplace port SPI_CSN -pg 1 -lvl 0 -x 0 -y 3860 -defaultsOSRD
preplace portBus EMIO_I -pg 1 -lvl 0 -x 0 -y 3800 -defaultsOSRD
preplace portBus EMIO_O -pg 1 -lvl 10 -x 4690 -y 3650 -defaultsOSRD
preplace portBus GPIO_TEST -pg 1 -lvl 10 -x 4690 -y 2150 -defaultsOSRD
preplace inst rst_ps7_0_20M -pg 1 -lvl 5 -x 1410 -y 2870 -defaultsOSRD
preplace inst zynq_ps -pg 1 -lvl 9 -x 4380 -y 3860 -defaultsOSRD
preplace inst adc_dma -pg 1 -lvl 7 -x 3160 -y 2900 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 8 -x 3820 -y 2480 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 9 -x 4380 -y 3430 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 6 -x 2310 -y 3110 -defaultsOSRD
preplace inst mipi_dma -pg 1 -lvl 7 -x 3160 -y 3150 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 8 -x 3820 -y 3540 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -x 2310 -y 3360 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 8 -x 3820 -y 3750 -defaultsOSRD
preplace inst simple_reset_control_0 -pg 1 -lvl 2 -x 290 -y 2940 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -x 100 -y 2950 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 3 -x 500 -y 2940 -defaultsOSRD
preplace inst csi_gearbox_dma_0 -pg 1 -lvl 9 -x 4380 -y 2980 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 8 -x 3820 -y 3260 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 4 -x 850 -y 2040 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 4 -x 850 -y 2140 -defaultsOSRD
preplace inst adc_receiver_core_0 -pg 1 -lvl 4 -x 850 -y 2550 -defaultsOSRD
preplace inst FabCfg_NextGen_0 -pg 1 -lvl 7 -x 3160 -y 2370 -defaultsOSRD
preplace inst adc_trigger_0 -pg 1 -lvl 5 -x 1410 -y 2070 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -x 2310 -y 500 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1410 -y 770 -defaultsOSRD
preplace inst adc_axi_streamer -pg 1 -lvl 6 -x 2310 -y 1860 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 1 9 180 3010 400 3020 620 3030 1030 3030 1710 2560 2900 3280 3660 3390 4120 3540 4670
preplace netloc rst_ps7_0_20M_peripheral_aresetn 1 5 4 1770 2570 2910 3290 3670 3380 4130
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 6 1210 2760 NJ 2760 2870J 2750 3600J 2630 NJ 2630 4640
preplace netloc EMIO_I_1 1 0 10 20J 3660 NJ 3660 NJ 3660 NJ 3660 NJ 3660 NJ 3660 NJ 3660 NJ 3660 4110J 3550 4610
preplace netloc processing_system7_0_GPIO_O 1 9 1 NJ 3650
preplace netloc xlconcat_1_dout 1 8 1 4060 2480n
preplace netloc axi_dma_s2mm_introut 1 5 3 1970 2770 2890J 2760 3590
preplace netloc ADC_DATA_CLK_2 1 4 2 1000 1600 1740J
preplace netloc ACQ_TRIGGER_IN_1 1 5 1 1620 870n
preplace netloc ACQ_TRIG_WORD_1 1 5 1 1650 1950n
preplace netloc adc_axi_streamer_trigger_out 1 5 5 1910 2460 2740 2020 NJ 2020 NJ 2020 NJ
preplace netloc axi_dma_s_axis_s2mm_tready 1 5 2 2010 1260 2840
preplace netloc adc_axi_streamer_m00_axis_tdata 1 4 3 990 1050 NJ 1050 2880
preplace netloc adc_axi_streamer_m00_axis_tlast 1 5 2 1800 2520 2820
preplace netloc adc_axi_streamer_m00_axis_tvalid 1 5 2 1950 2490 2770
preplace netloc clk_wiz_0_clk_out1 1 8 2 4140 3330 4670
preplace netloc clk_wiz_0_clk_out2 1 8 2 4150 3340 4660
preplace netloc Net 1 7 2 3550J 3060 3990
preplace netloc Net1 1 7 2 3580J 3080 4010
preplace netloc csi_gearbox_dma_0_s00_axis_tready 1 7 2 3590J 3090 4020
preplace netloc mipi_dma_m_axis_mm2s_tlast 1 7 2 3560J 3070 4000
preplace netloc adc_axi_streamer_trigger_pos 1 6 1 N 2300
preplace netloc FabCfg_NextGen_0_R_acq_size_a 1 5 3 2100 3450 NJ 3450 3530
preplace netloc FabCfg_NextGen_0_R_acq_size_b 1 5 3 2110 3430 2720J 3410 3490
preplace netloc FabCfg_NextGen_0_R_csi_control_flags 1 7 2 NJ 2590 4080
preplace netloc FabCfg_NextGen_0_R_csi_line_count 1 7 2 3600J 2580 4120
preplace netloc FabCfg_NextGen_0_R_csi_line_byte_count 1 7 2 NJ 2550 4130
preplace netloc FabCfg_NextGen_0_R_csi_data_type 1 7 2 NJ 2570 4100
preplace netloc xlconstant_0_dout 1 6 1 2850J 2420n
preplace netloc CSI_START_FRAME_1 1 0 9 NJ 3690 NJ 3690 NJ 3690 NJ 3690 NJ 3690 NJ 3690 NJ 3690 3640J 3120 4070J
preplace netloc CSI_SLEEP_1 1 0 9 NJ 3670 NJ 3670 NJ 3670 NJ 3670 NJ 3670 NJ 3670 NJ 3670 3620J 3100 4030J
preplace netloc CSI_START_LINES_1 1 0 9 NJ 3420 NJ 3420 NJ 3420 NJ 3420 NJ 3420 1610J 3440 NJ 3440 3610J 3110 4040J
preplace netloc CSI_END_FRAME_1 1 0 9 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 NJ 3650 3630J 3130 3980J
preplace netloc csi_gearbox_dma_0_csi_clk_p 1 9 1 NJ 2690
preplace netloc csi_gearbox_dma_0_csi_clk_n 1 9 1 NJ 2710
preplace netloc csi_gearbox_dma_0_csi_d0_n 1 9 1 NJ 2750
preplace netloc csi_gearbox_dma_0_csi_d0_p 1 9 1 NJ 2730
preplace netloc csi_gearbox_dma_0_csi_d1_p 1 9 1 NJ 2770
preplace netloc csi_gearbox_dma_0_csi_d1_n 1 9 1 NJ 2790
preplace netloc csi_gearbox_dma_0_csi_lpd0_p 1 9 1 NJ 2810
preplace netloc csi_gearbox_dma_0_csi_lpd0_n 1 9 1 NJ 2830
preplace netloc csi_gearbox_dma_0_csi_lpd1_p 1 9 1 NJ 2850
preplace netloc csi_gearbox_dma_0_csi_lpd1_n 1 9 1 NJ 2870
preplace netloc csi_gearbox_dma_0_csi_lpclk_p 1 9 1 NJ 2890
preplace netloc csi_gearbox_dma_0_csi_lpclk_n 1 9 1 NJ 2910
preplace netloc csi_gearbox_dma_0_csi_done 1 9 1 NJ 2930
preplace netloc xlconstant_1_dout 1 8 1 4100J 3090n
preplace netloc FabCfg_NextGen_0_R_gpio_test 1 7 3 NJ 2150 NJ 2150 NJ
preplace netloc CSI_STOP_1 1 0 9 NJ 3710 NJ 3710 NJ 3710 NJ 3710 NJ 3710 NJ 3710 NJ 3710 3650J 3140 4090J
preplace netloc simple_reset_control_0_g_rst_gen 1 2 7 410 3010 600 2950 1000J 2650 NJ 2650 2700J 2740 NJ 2740 4050J
preplace netloc xlconstant_2_dout 1 1 1 NJ 2950
preplace netloc ADC_L1A_P_1 1 0 4 NJ 2240 NJ 2240 NJ 2240 NJ
preplace netloc ADC_L1A_N_1 1 0 4 NJ 2260 NJ 2260 NJ 2260 NJ
preplace netloc ADC_L1B_P_1 1 0 4 NJ 2280 NJ 2280 NJ 2280 NJ
preplace netloc ADC_L1B_N_1 1 0 4 NJ 2300 NJ 2300 NJ 2300 NJ
preplace netloc ADC_L2A_P_1 1 0 4 NJ 2320 NJ 2320 NJ 2320 NJ
preplace netloc ADC_L2A_N_1 1 0 4 NJ 2340 NJ 2340 NJ 2340 NJ
preplace netloc ADC_L2B_P_1 1 0 4 NJ 2360 NJ 2360 NJ 2360 NJ
preplace netloc ADC_L2B_N_1 1 0 4 NJ 2380 NJ 2380 NJ 2380 NJ
preplace netloc ADC_L3A_N_1 1 0 4 NJ 2420 NJ 2420 NJ 2420 NJ
preplace netloc ADC_L3A_P_1 1 0 4 NJ 2400 NJ 2400 NJ 2400 NJ
preplace netloc ADC_L3B_P_1 1 0 4 NJ 2440 NJ 2440 NJ 2440 NJ
preplace netloc ADC_L3B_N_1 1 0 4 NJ 2460 NJ 2460 NJ 2460 NJ
preplace netloc ADC_L4A_N_1 1 0 4 NJ 2500 NJ 2500 NJ 2500 NJ
preplace netloc ADC_L4A_P_1 1 0 4 NJ 2480 NJ 2480 NJ 2480 NJ
preplace netloc ADC_L4B_P_1 1 0 4 NJ 2520 NJ 2520 NJ 2520 NJ
preplace netloc ADC_L4B_N_1 1 0 4 NJ 2540 NJ 2540 NJ 2540 NJ
preplace netloc ADC_LCLK_P_1 1 0 4 NJ 2560 NJ 2560 NJ 2560 NJ
preplace netloc ADC_LCLK_N_1 1 0 4 NJ 2580 NJ 2580 NJ 2580 NJ
preplace netloc ADC_FCLK_P_1 1 0 4 NJ 2600 NJ 2600 NJ 2600 NJ
preplace netloc ADC_FCLK_N_1 1 0 4 NJ 2620 NJ 2620 NJ 2620 NJ
preplace netloc clk_wiz_1_clk_out1 1 3 1 610 2860n
preplace netloc adc_axi_streamer_acq_status_a 1 6 1 2920 2040n
preplace netloc adc_axi_streamer_acq_status_b 1 6 1 2910 2060n
preplace netloc FabCfg_NextGen_0_R_acq_ctrl_a 1 5 3 2090 3420 NJ 3420 3480
preplace netloc adc_axi_streamer_acq_reset_irq_gen 1 5 3 1960 2550 2810 2700 3560
preplace netloc clk_wiz_1_locked 1 3 3 590J 1580 NJ 1580 1750
preplace netloc FabCfg_NextGen_0_R_trig_level_0 1 4 4 1170 1570 1670 3490 NJ 3490 3520
preplace netloc FabCfg_NextGen_0_R_trig_level_1 1 4 4 1120 2680 NJ 2680 2790J 2670 3400
preplace netloc FabCfg_NextGen_0_R_trig_level_2 1 4 4 1090 2700 NJ 2700 2740J 2690 3430
preplace netloc FabCfg_NextGen_0_R_trig_level_3 1 4 4 1100 2710 NJ 2710 NJ 2710 3420
preplace netloc FabCfg_NextGen_0_R_trig_level_4 1 4 4 1110 2720 NJ 2720 NJ 2720 3410
preplace netloc FabCfg_NextGen_0_R_trig_level_5 1 4 4 1060 3500 NJ 3500 NJ 3500 3470
preplace netloc FabCfg_NextGen_0_R_trig_level_6 1 4 4 1070 3510 NJ 3510 NJ 3510 3460
preplace netloc FabCfg_NextGen_0_R_trig_level_7 1 4 4 1080 3520 NJ 3520 NJ 3520 3450
preplace netloc FabCfg_NextGen_0_R_trig_config_a 1 4 4 1140 2690 NJ 2690 2660J 2730 3390
preplace netloc ADC_BUS_1 1 4 2 990 1590 1760
preplace netloc xlconstant_3_dout 1 4 1 1050J 2040n
preplace netloc xlconstant_4_dout 1 4 1 1040J 2140n
preplace netloc adc_axi_streamer_delay_l1a 1 3 4 630 3010 NJ 3010 1750J 2890 2620
preplace netloc adc_axi_streamer_delay_l1b 1 3 4 640 3020 NJ 3020 1620J 2900 2610
preplace netloc adc_axi_streamer_delay_l2a 1 3 4 650 2940 1010J 2730 NJ 2730 2590
preplace netloc adc_axi_streamer_delay_l2b 1 3 4 690 2920 990J 2740 NJ 2740 2580
preplace netloc adc_axi_streamer_delay_l3a 1 3 4 700 2930 1020J 2750 NJ 2750 2570
preplace netloc adc_axi_streamer_delay_l3b 1 3 4 660 2980 NJ 2980 1730J 2870 2600
preplace netloc adc_axi_streamer_delay_l4a 1 3 4 670 2990 NJ 2990 1720J 2670 2550
preplace netloc adc_axi_streamer_delay_l4b 1 3 4 680 3000 NJ 3000 1610J 2860 2560
preplace netloc adc_axi_streamer_delay_load 1 3 4 710 2970 NJ 2970 1740J 2880 2630
preplace netloc adc_receiver_core_0_bitslip_locked 1 4 2 1010J 1610 1720
preplace netloc adc_receiver_core_0_train_done_load 1 4 2 1030J 1630 1700
preplace netloc adc_receiver_core_0_idelay_rdy 1 4 2 1020J 1620 1680
preplace netloc FabCfg_NextGen_0_R_acq_train_a 1 5 3 1890 3460 NJ 3460 3510
preplace netloc FabCfg_NextGen_0_R_acq_train_b 1 5 3 1900 3470 NJ 3470 3500
preplace netloc adc_axi_streamer_acq_status_c 1 6 1 2870 2080n
preplace netloc FabCfg_NextGen_0_R_trig_holdoff 1 4 4 1150 2640 NJ 2640 2800J 2680 3380
preplace netloc FabCfg_NextGen_0_R_trig_auto_timers 1 4 4 1130 3480 NJ 3480 NJ 3480 3440
preplace netloc FabCfg_NextGen_0_R_trig_delay_reg0 1 4 4 1160 2660 NJ 2660 2790J 2650 3370
preplace netloc FabCfg_NextGen_0_R_trig_delay_reg1 1 4 4 1170 2630 NJ 2630 2830J 2660 3360
preplace netloc adc_trigger_0_trig_state_a 1 5 2 1780 2480 2750J
preplace netloc adc_trigger_0_acq_holdoff 1 5 1 1630 1730n
preplace netloc adc_trigger_0_trig_holdoff_debug 1 5 2 1640 2470 2760J
preplace netloc adc_axi_streamer_acq_armed_waiting_trig 1 4 3 1190 2510 1660 2510 2540
preplace netloc adc_axi_streamer_acq_done 1 4 3 1180 2530 1690 2530 2530
preplace netloc adc_axi_streamer_acq_done_post 1 4 3 1210 2520 1610 2500 2510
preplace netloc adc_axi_streamer_acq_have_trig 1 4 3 1200 2540 1730 2540 2520
preplace netloc adc_axi_streamer_dbg_adcstream_state 1 5 2 1810 1160 2530
preplace netloc adc_axi_streamer_dbg_axi_rdy 1 5 2 1820 1170 2520
preplace netloc adc_axi_streamer_dbg_acq_axi_running 1 5 2 1980 1000 2650
preplace netloc adc_axi_streamer_dbg_acq_axi_downcounter 1 5 2 2030 990 2670
preplace netloc adc_axi_streamer_dbg_acq_axi_run 1 5 2 2040 1010 2680
preplace netloc adc_axi_streamer_dbg_acq_trig_mask 1 5 2 1890 1100 2600
preplace netloc adc_axi_streamer_dbg_acq_trig_rst 1 5 2 1880 1120 2580
preplace netloc adc_axi_streamer_dbg_acq_depth_mux 1 5 2 2060 1020 2710
preplace netloc adc_axi_streamer_dbg_acq_fifo_reset 1 5 2 2050 1040 2690
preplace netloc adc_axi_streamer_dbg_acq_abort 1 5 2 1840 1180 2560
preplace netloc adc_axi_streamer_dbg_trig_post_fifo 1 5 2 1830 1250 2540
preplace netloc adc_axi_streamer_dbg_acq_have_trig 1 5 2 2020 1110 2660
preplace netloc adc_axi_streamer_dbg_acq_tvalid_mask 1 5 2 1990 1140 2640
preplace netloc adc_axi_streamer_dbg_fifo_wr_en 1 5 2 1850 1220 2550
preplace netloc adc_axi_streamer_dbg_fifo_rd_en 1 5 2 1900 1190 2590
preplace netloc adc_axi_streamer_dbg_fifo_wr_rst_busy 1 5 2 1860 1230 2570
preplace netloc adc_axi_streamer_dbg_fifo_rd_rst_busy 1 5 2 1930 1200 2620
preplace netloc adc_axi_streamer_dbg_fifo_rst_holdoff 1 5 2 1940 1210 2610
preplace netloc adc_axi_streamer_dbg_acq_holdoff_regd 1 5 2 2080 1080 2730
preplace netloc adc_axi_streamer_dbg_adc_fifo_gated_clk 1 5 2 2070 1150 2700
preplace netloc adc_axi_streamer_dbg_acq_suspend 1 5 2 2090 1090 2740
preplace netloc adc_axi_streamer_dbg_acq_post_trigger 1 5 2 2100 1060 2750
preplace netloc adc_axi_streamer_dbg_rd_data_count 1 5 2 2000 1240 2510
preplace netloc adc_axi_streamer_dbg_acq_run 1 5 2 1870 1070 2630
preplace netloc adc_axi_streamer_dbg_acq_fifo_full_data_loss 1 5 2 2110 1030 2760
preplace netloc xlconcat_0_dout 1 5 1 NJ 770
preplace netloc adc_axi_streamer_dbg_acq_trig_super_mask 1 5 2 1920 1130 2720
preplace netloc SPI_CLK_1 1 0 10 NJ 3820 NJ 3820 NJ 3820 NJ 3820 NJ 3820 NJ 3820 NJ 3820 NJ 3820 4000J 4170 4620
preplace netloc SPI_DATA_IN_1 1 0 10 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 NJ 3840 3990J 4190 4630
preplace netloc zynq_ps_SPI0_MISO_O 1 9 1 NJ 3870
preplace netloc zynq_ps_SPI0_MISO_T 1 9 1 NJ 3890
preplace netloc SPI_CSN_1 1 0 10 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ 3860 NJ 3860 3970J 4180 4610
preplace netloc adc_axi_streamer_M00_AXIS 1 6 1 2860 1320n
preplace netloc S00_AXI_2 1 7 1 3570 3080n
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 4030 3260n
preplace netloc S00_AXI_3 1 7 1 3600 2880n
preplace netloc axi_interconnect_1_M01_AXI 1 6 1 2920 2820n
preplace netloc axi_interconnect_1_M00_AXI 1 6 3 2530 3400 NJ 3400 NJ
preplace netloc axi_dma1_M_AXIS_MM2S 1 7 2 3540J 3050 3970
preplace netloc processing_system7_0_FIXED_IO 1 9 1 NJ 3690
preplace netloc processing_system7_0_DDR 1 9 1 NJ 3670
preplace netloc zynq_ps_M_AXI_GP0 1 5 5 1790 10 NJ 10 NJ 10 NJ 10 4650
preplace netloc axi_interconnect_2_M00_AXI 1 8 1 4010 3540n
preplace netloc axi_interconnect_1_M02_AXI 1 6 1 N 3120
preplace netloc axi_interconnect_1_M03_AXI 1 6 1 2780 2280n
preplace cgraphic comment_0 place bot -66 41 textcolor 4 linecolor 3
levelinfo -pg 1 0 100 290 500 850 1410 2310 3160 3820 4380 4690
pagesize -pg 1 -db -bbox -sgen -190 0 4890 4200
",
   "linecolor_comment_0":"",
   "linktoobj_comment_0":"/clk_wiz_1",
   "linktotype_comment_0":"bd_cell",
   "textcolor_comment_0":""
}
{
   """""""""da_clkrst_cnt""""""""":"1",
   """da_axi4_cnt""":"1",
   """da_clkrst_cnt""":"2"
}
{
   "/clk_wiz_1/comment_0":"comment_0"
}