
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159703    0.309593 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309674 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.695254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695958 v fanout75/A (sg13g2_buf_8)
     5    0.037954    0.029825    0.091360    0.787318 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030746    0.004018    0.791336 v fanout74/A (sg13g2_buf_8)
     5    0.029710    0.026398    0.078600    0.869936 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026406    0.000793    0.870729 v fanout73/A (sg13g2_buf_8)
     8    0.038721    0.029184    0.079347    0.950076 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029485    0.002136    0.952212 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191264    0.179212    1.131424 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191272    0.001066    1.132490 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007138    0.077792    0.127027    1.259517 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.077792    0.000219    1.259736 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003713    0.076090    0.107779    1.367515 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.076090    0.000148    1.367663 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.005761    0.060633    0.082935    1.450597 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.060635    0.000598    1.451195 v _273_/A (sg13g2_nor2_1)
     1    0.005579    0.070212    0.082197    1.533392 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.070212    0.000231    1.533624 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.008353    0.079831    0.089125    1.622749 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.079841    0.000847    1.623595 v output15/A (sg13g2_buf_1)
     1    0.013749    0.052052    0.109852    1.733447 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.052078    0.001075    1.734522 v sine_out[1] (out)
                                              1.734522   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.734522   data arrival time
---------------------------------------------------------------------------------------------
                                              2.015478   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159703    0.309593 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309674 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.695254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695958 v fanout75/A (sg13g2_buf_8)
     5    0.037954    0.029825    0.091360    0.787318 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030746    0.004018    0.791336 v fanout74/A (sg13g2_buf_8)
     5    0.029710    0.026398    0.078600    0.869936 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026406    0.000793    0.870729 v fanout73/A (sg13g2_buf_8)
     8    0.038721    0.029184    0.079347    0.950076 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029485    0.002136    0.952212 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191264    0.179212    1.131424 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191272    0.001066    1.132490 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007138    0.077792    0.127027    1.259517 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.077792    0.000219    1.259736 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003332    0.076585    0.097682    1.357418 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.076586    0.000234    1.357652 ^ _239_/B (sg13g2_and3_1)
     1    0.007525    0.048095    0.143882    1.501534 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.048099    0.000463    1.501997 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.007033    0.081860    0.085955    1.587952 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.081861    0.000467    1.588419 v output4/A (sg13g2_buf_1)
     1    0.011210    0.044597    0.104773    1.693192 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.044600    0.000423    1.693615 v sine_out[0] (out)
                                              1.693615   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.693615   data arrival time
---------------------------------------------------------------------------------------------
                                              2.056385   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000523    0.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002707    0.019029    0.160977    0.311160 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019029    0.000104    0.311264 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364972    0.676236 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.676342 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060057    0.108480    0.784823 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060135    0.001923    0.786746 v fanout69/A (sg13g2_buf_8)
     8    0.039810    0.030598    0.095316    0.882062 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031178    0.003059    0.885121 v _125_/A (sg13g2_inv_2)
     3    0.020370    0.049139    0.049987    0.935108 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.049158    0.000789    0.935897 ^ fanout54/A (sg13g2_buf_8)
     8    0.039552    0.032913    0.084781    1.020678 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033473    0.003285    1.023962 ^ _161_/A (sg13g2_nand2_1)
     3    0.017023    0.109408    0.103591    1.127553 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.109417    0.001014    1.128567 v _177_/B (sg13g2_nand2_1)
     3    0.011749    0.073696    0.094783    1.223350 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.073731    0.000631    1.223981 ^ _179_/A (sg13g2_nand2_1)
     2    0.011973    0.085187    0.098270    1.322251 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.085219    0.000683    1.322935 v _281_/B (sg13g2_nor2_1)
     1    0.012974    0.128722    0.130819    1.453753 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.128735    0.001076    1.454829 ^ output35/A (sg13g2_buf_1)
     1    0.009411    0.049710    0.116498    1.571327 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.049710    0.000238    1.571566 ^ sine_out[8] (out)
                                              1.571566   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.571566   data arrival time
---------------------------------------------------------------------------------------------
                                              2.178434   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159703    0.309593 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309674 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.695254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695958 v fanout75/A (sg13g2_buf_8)
     5    0.037954    0.029825    0.091360    0.787318 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030746    0.004018    0.791336 v fanout74/A (sg13g2_buf_8)
     5    0.029710    0.026398    0.078600    0.869936 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026406    0.000793    0.870729 v fanout73/A (sg13g2_buf_8)
     8    0.038721    0.029184    0.079347    0.950076 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029485    0.002136    0.952212 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191264    0.179212    1.131424 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191273    0.001125    1.132549 ^ _185_/B (sg13g2_nor2_2)
     5    0.027678    0.084698    0.124553    1.257102 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.084759    0.001247    1.258349 v _189_/A2 (sg13g2_o21ai_1)
     1    0.013177    0.163675    0.171567    1.429916 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.163689    0.001221    1.431137 ^ output29/A (sg13g2_buf_1)
     1    0.013991    0.067690    0.139281    1.570419 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.067708    0.001069    1.571488 ^ sine_out[32] (out)
                                              1.571488   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.571488   data arrival time
---------------------------------------------------------------------------------------------
                                              2.178512   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162165    0.312056 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.312135 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686659 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.687386 ^ fanout75/A (sg13g2_buf_8)
     5    0.038694    0.032783    0.087495    0.774882 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033735    0.004111    0.778992 ^ fanout74/A (sg13g2_buf_8)
     5    0.030536    0.028410    0.074393    0.853386 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028420    0.000816    0.854202 ^ fanout73/A (sg13g2_buf_8)
     8    0.039439    0.032019    0.074945    0.929147 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032203    0.001065    0.930212 ^ _137_/B (sg13g2_nand3_1)
     5    0.029608    0.258387    0.230533    1.160745 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.258398    0.001422    1.162166 v _138_/B (sg13g2_nor2_1)
     2    0.010106    0.134329    0.156038    1.318205 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.134334    0.000620    1.318825 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006378    0.066802    0.107953    1.426778 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.066802    0.000372    1.427150 v output8/A (sg13g2_buf_1)
     1    0.007645    0.033882    0.089502    1.516652 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.033882    0.000200    1.516851 v sine_out[13] (out)
                                              1.516851   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.516851   data arrival time
---------------------------------------------------------------------------------------------
                                              2.233148   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159703    0.309593 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309674 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.695254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695958 v fanout75/A (sg13g2_buf_8)
     5    0.037954    0.029825    0.091360    0.787318 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030746    0.004018    0.791336 v fanout74/A (sg13g2_buf_8)
     5    0.029710    0.026398    0.078600    0.869936 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026406    0.000793    0.870729 v fanout73/A (sg13g2_buf_8)
     8    0.038721    0.029184    0.079347    0.950076 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029485    0.002136    0.952212 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191264    0.179212    1.131424 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191273    0.001125    1.132549 ^ _185_/B (sg13g2_nor2_2)
     5    0.027678    0.084698    0.124553    1.257102 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.084760    0.001284    1.258386 v _186_/A2 (sg13g2_a21oi_1)
     1    0.010675    0.114758    0.137211    1.395597 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.114767    0.000815    1.396412 ^ output27/A (sg13g2_buf_1)
     1    0.010968    0.055098    0.116913    1.513325 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.055123    0.001086    1.514412 ^ sine_out[30] (out)
                                              1.514412   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.514412   data arrival time
---------------------------------------------------------------------------------------------
                                              2.235588   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162165    0.312056 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.312135 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686659 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.687386 ^ fanout75/A (sg13g2_buf_8)
     5    0.038694    0.032783    0.087495    0.774882 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033735    0.004111    0.778992 ^ fanout74/A (sg13g2_buf_8)
     5    0.030536    0.028410    0.074393    0.853386 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028420    0.000816    0.854202 ^ fanout73/A (sg13g2_buf_8)
     8    0.039439    0.032019    0.074945    0.929147 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032203    0.001065    0.930212 ^ _137_/B (sg13g2_nand3_1)
     5    0.029608    0.258387    0.230533    1.160745 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.258398    0.001422    1.162166 v _138_/B (sg13g2_nor2_1)
     2    0.010106    0.134329    0.156038    1.318205 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.134333    0.000588    1.318793 ^ _279_/B (sg13g2_nor2_1)
     1    0.005199    0.043340    0.065089    1.383882 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.043341    0.000315    1.384196 v output34/A (sg13g2_buf_1)
     1    0.010740    0.042357    0.086715    1.470911 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.042389    0.001055    1.471967 v sine_out[7] (out)
                                              1.471967   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.471967   data arrival time
---------------------------------------------------------------------------------------------
                                              2.278033   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000523    0.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002707    0.019029    0.160977    0.311160 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019029    0.000104    0.311264 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364972    0.676236 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.676342 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060057    0.108480    0.784823 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060135    0.001923    0.786746 v fanout69/A (sg13g2_buf_8)
     8    0.039810    0.030598    0.095316    0.882062 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031178    0.003059    0.885121 v _125_/A (sg13g2_inv_2)
     3    0.020370    0.049139    0.049987    0.935108 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.049158    0.000789    0.935897 ^ fanout54/A (sg13g2_buf_8)
     8    0.039552    0.032913    0.084781    1.020678 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033473    0.003285    1.023962 ^ _161_/A (sg13g2_nand2_1)
     3    0.017023    0.109408    0.103591    1.127553 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.109417    0.001014    1.128567 v _177_/B (sg13g2_nand2_1)
     3    0.011749    0.073696    0.094783    1.223350 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.073731    0.000631    1.223981 ^ _179_/A (sg13g2_nand2_1)
     2    0.011973    0.085187    0.098270    1.322251 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.085221    0.000771    1.323023 v _180_/B (sg13g2_nand2_1)
     1    0.003063    0.038978    0.055688    1.378711 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.038978    0.000208    1.378919 ^ output24/A (sg13g2_buf_1)
     1    0.011587    0.055646    0.089014    1.467933 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.055697    0.000988    1.468922 ^ sine_out[28] (out)
                                              1.468922   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.468922   data arrival time
---------------------------------------------------------------------------------------------
                                              2.281078   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162165    0.312056 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.312135 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686659 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.687386 ^ fanout75/A (sg13g2_buf_8)
     5    0.038694    0.032783    0.087495    0.774882 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033735    0.004111    0.778992 ^ fanout74/A (sg13g2_buf_8)
     5    0.030536    0.028410    0.074393    0.853386 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028420    0.000816    0.854202 ^ fanout73/A (sg13g2_buf_8)
     8    0.039439    0.032019    0.074945    0.929147 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032203    0.001065    0.930212 ^ _137_/B (sg13g2_nand3_1)
     5    0.029608    0.258387    0.230533    1.160745 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.258414    0.002222    1.162967 v _156_/B (sg13g2_nand2b_1)
     2    0.007807    0.085783    0.113090    1.276057 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.085783    0.000238    1.276295 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.007786    0.063471    0.090696    1.366991 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.063506    0.000689    1.367680 v output23/A (sg13g2_buf_1)
     1    0.011721    0.045695    0.097821    1.465502 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.045727    0.001113    1.466615 v sine_out[27] (out)
                                              1.466615   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.466615   data arrival time
---------------------------------------------------------------------------------------------
                                              2.283385   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162165    0.312056 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.312135 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686659 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.687386 ^ fanout75/A (sg13g2_buf_8)
     5    0.038694    0.032783    0.087495    0.774882 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033735    0.004111    0.778992 ^ fanout74/A (sg13g2_buf_8)
     5    0.030536    0.028410    0.074393    0.853386 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028420    0.000816    0.854202 ^ fanout73/A (sg13g2_buf_8)
     8    0.039439    0.032019    0.074945    0.929147 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032203    0.001065    0.930212 ^ _137_/B (sg13g2_nand3_1)
     5    0.029608    0.258387    0.230533    1.160745 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.258414    0.002222    1.162967 v _156_/B (sg13g2_nand2b_1)
     2    0.007807    0.085783    0.113090    1.276057 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.085784    0.000368    1.276425 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006415    0.061136    0.092986    1.369411 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.061149    0.000467    1.369878 v output13/A (sg13g2_buf_1)
     1    0.007647    0.033742    0.087100    1.456978 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033742    0.000200    1.457177 v sine_out[18] (out)
                                              1.457177   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.457177   data arrival time
---------------------------------------------------------------------------------------------
                                              2.292822   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000523    0.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002707    0.019029    0.160977    0.311160 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019029    0.000104    0.311264 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364972    0.676236 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.676342 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060057    0.108480    0.784823 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060137    0.001945    0.786768 v _142_/B (sg13g2_or2_1)
     7    0.036946    0.124880    0.197785    0.984553 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124929    0.002339    0.986892 v _143_/B (sg13g2_nor2_1)
     2    0.007186    0.090911    0.104823    1.091715 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090911    0.000356    1.092071 ^ _144_/B (sg13g2_nand2_1)
     2    0.008416    0.070298    0.092209    1.184281 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070328    0.000488    1.184769 v _212_/B (sg13g2_nor2_1)
     2    0.015414    0.146039    0.140311    1.325080 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.146056    0.001295    1.326375 ^ output26/A (sg13g2_buf_1)
     1    0.009612    0.050904    0.121464    1.447839 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.050927    0.000991    1.448830 ^ sine_out[2] (out)
                                              1.448830   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.448830   data arrival time
---------------------------------------------------------------------------------------------
                                              2.301170   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159703    0.309593 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309674 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.695254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695958 v fanout75/A (sg13g2_buf_8)
     5    0.037954    0.029825    0.091360    0.787318 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030746    0.004018    0.791336 v fanout74/A (sg13g2_buf_8)
     5    0.029710    0.026398    0.078600    0.869936 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026406    0.000793    0.870729 v fanout73/A (sg13g2_buf_8)
     8    0.038721    0.029184    0.079347    0.950076 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029485    0.002136    0.952212 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191264    0.179212    1.131424 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191273    0.001082    1.132506 ^ _147_/B (sg13g2_nand2_1)
     2    0.008293    0.076340    0.116725    1.249231 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.076343    0.000579    1.249810 v _275_/B (sg13g2_nor2_1)
     1    0.006440    0.077960    0.086569    1.336379 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.077992    0.000571    1.336950 ^ output30/A (sg13g2_buf_1)
     1    0.011554    0.056413    0.105560    1.442509 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.056442    0.001187    1.443696 ^ sine_out[3] (out)
                                              1.443696   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.443696   data arrival time
---------------------------------------------------------------------------------------------
                                              2.306304   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159703    0.309593 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309674 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.695254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695958 v fanout75/A (sg13g2_buf_8)
     5    0.037954    0.029825    0.091360    0.787318 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030746    0.004018    0.791336 v fanout74/A (sg13g2_buf_8)
     5    0.029710    0.026398    0.078600    0.869936 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026406    0.000793    0.870729 v fanout73/A (sg13g2_buf_8)
     8    0.038721    0.029184    0.079347    0.950076 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029485    0.002136    0.952212 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191264    0.179212    1.131424 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191273    0.001125    1.132549 ^ _185_/B (sg13g2_nor2_2)
     5    0.027678    0.084698    0.124553    1.257102 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.084752    0.001085    1.258187 v _278_/B (sg13g2_nor2_1)
     1    0.003003    0.055413    0.067577    1.325764 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.055413    0.000210    1.325974 ^ output33/A (sg13g2_buf_1)
     1    0.009493    0.047919    0.090102    1.416077 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.047926    0.000613    1.416689 ^ sine_out[6] (out)
                                              1.416689   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.416689   data arrival time
---------------------------------------------------------------------------------------------
                                              2.333311   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162165    0.312056 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.312135 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686659 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.687386 ^ fanout75/A (sg13g2_buf_8)
     5    0.038694    0.032783    0.087495    0.774882 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033735    0.004111    0.778992 ^ fanout74/A (sg13g2_buf_8)
     5    0.030536    0.028410    0.074393    0.853386 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028420    0.000816    0.854202 ^ fanout73/A (sg13g2_buf_8)
     8    0.039439    0.032019    0.074945    0.929147 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.032203    0.001065    0.930212 ^ _137_/B (sg13g2_nand3_1)
     5    0.029608    0.258387    0.230533    1.160745 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.258411    0.002097    1.162842 v _166_/A (sg13g2_nor2_1)
     1    0.004063    0.078074    0.110202    1.273043 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.078075    0.000281    1.273324 ^ _167_/B (sg13g2_nor2_1)
     1    0.006734    0.037984    0.056079    1.329403 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.037988    0.000402    1.329805 v output19/A (sg13g2_buf_1)
     1    0.008811    0.036508    0.079942    1.409747 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.036516    0.000538    1.410286 v sine_out[23] (out)
                                              1.410286   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.410286   data arrival time
---------------------------------------------------------------------------------------------
                                              2.339714   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162165    0.312056 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.312135 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686659 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.687386 ^ fanout75/A (sg13g2_buf_8)
     5    0.038694    0.032783    0.087495    0.774882 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033735    0.004111    0.778992 ^ fanout74/A (sg13g2_buf_8)
     5    0.030536    0.028410    0.074393    0.853386 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028431    0.001252    0.854638 ^ _132_/A (sg13g2_nand2_2)
     4    0.021251    0.073573    0.074902    0.929540 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.073642    0.001849    0.931389 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022771    0.251408    0.236013    1.167402 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.251425    0.001712    1.169114 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.005091    0.086469    0.125502    1.294617 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.086469    0.000207    1.294824 v output25/A (sg13g2_buf_1)
     1    0.012265    0.047763    0.109142    1.403966 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.047781    0.000880    1.404845 v sine_out[29] (out)
                                              1.404845   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.404845   data arrival time
---------------------------------------------------------------------------------------------
                                              2.345155   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159703    0.309593 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309674 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.695254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695958 v fanout75/A (sg13g2_buf_8)
     5    0.037954    0.029825    0.091360    0.787318 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030746    0.004018    0.791336 v fanout74/A (sg13g2_buf_8)
     5    0.029710    0.026398    0.078600    0.869936 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026405    0.000691    0.870627 v _141_/A (sg13g2_or2_1)
     3    0.013277    0.057099    0.130801    1.001428 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.057105    0.000589    1.002017 v _173_/A2 (sg13g2_o21ai_1)
     2    0.013419    0.163907    0.161495    1.163513 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.163936    0.001742    1.165255 ^ _174_/B (sg13g2_nand2_1)
     1    0.003944    0.050647    0.087863    1.253118 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.050647    0.000153    1.253271 v _175_/B (sg13g2_nand2_1)
     1    0.006765    0.044965    0.055138    1.308410 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.044985    0.000587    1.308996 ^ output22/A (sg13g2_buf_1)
     1    0.012143    0.057960    0.093255    1.402251 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.057973    0.000851    1.403102 ^ sine_out[26] (out)
                                              1.403102   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.403102   data arrival time
---------------------------------------------------------------------------------------------
                                              2.346898   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162165    0.312056 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.312135 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686659 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.687386 ^ fanout75/A (sg13g2_buf_8)
     5    0.038694    0.032783    0.087495    0.774882 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033735    0.004111    0.778992 ^ fanout74/A (sg13g2_buf_8)
     5    0.030536    0.028410    0.074393    0.853386 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028431    0.001252    0.854638 ^ _132_/A (sg13g2_nand2_2)
     4    0.021251    0.073573    0.074902    0.929540 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.073642    0.001849    0.931389 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022771    0.251408    0.236013    1.167402 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.251418    0.001325    1.168727 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004798    0.074576    0.126530    1.295257 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.074577    0.000292    1.295549 v output17/A (sg13g2_buf_1)
     1    0.008461    0.036392    0.094696    1.390245 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.036400    0.000517    1.390762 v sine_out[21] (out)
                                              1.390762   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.390762   data arrival time
---------------------------------------------------------------------------------------------
                                              2.359238   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159703    0.309593 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309674 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.695254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695958 v fanout75/A (sg13g2_buf_8)
     5    0.037954    0.029825    0.091360    0.787318 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030746    0.004018    0.791336 v fanout74/A (sg13g2_buf_8)
     5    0.029710    0.026398    0.078600    0.869936 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026406    0.000793    0.870729 v fanout73/A (sg13g2_buf_8)
     8    0.038721    0.029184    0.079347    0.950076 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029485    0.002136    0.952212 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191264    0.179212    1.131424 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191273    0.001082    1.132506 ^ _147_/B (sg13g2_nand2_1)
     2    0.008293    0.076340    0.116725    1.249231 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.076342    0.000555    1.249786 v _149_/B (sg13g2_nand2_1)
     1    0.005243    0.044532    0.059987    1.309773 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.044533    0.000331    1.310104 ^ output10/A (sg13g2_buf_1)
     1    0.007645    0.040562    0.080198    1.390301 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.040562    0.000200    1.390501 ^ sine_out[15] (out)
                                              1.390501   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.390501   data arrival time
---------------------------------------------------------------------------------------------
                                              2.359499   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159703    0.309593 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309674 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.695254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695958 v fanout75/A (sg13g2_buf_8)
     5    0.037954    0.029825    0.091360    0.787318 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030746    0.004018    0.791336 v fanout74/A (sg13g2_buf_8)
     5    0.029710    0.026398    0.078600    0.869936 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026406    0.000793    0.870729 v fanout73/A (sg13g2_buf_8)
     8    0.038721    0.029184    0.079347    0.950076 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029485    0.002136    0.952212 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016526    0.191264    0.179212    1.131424 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.191273    0.001076    1.132500 ^ _171_/A (sg13g2_nand2_1)
     1    0.003436    0.060486    0.082878    1.215378 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.060486    0.000136    1.215514 v _172_/B (sg13g2_nand2_1)
     1    0.010328    0.059967    0.070234    1.285748 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.060008    0.001228    1.286976 ^ output21/A (sg13g2_buf_1)
     1    0.011267    0.054884    0.097059    1.384035 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.054908    0.001087    1.385122 ^ sine_out[25] (out)
                                              1.385122   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.385122   data arrival time
---------------------------------------------------------------------------------------------
                                              2.364878   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159703    0.309593 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309674 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.695254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695958 v fanout75/A (sg13g2_buf_8)
     5    0.037954    0.029825    0.091360    0.787318 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030746    0.004018    0.791336 v fanout74/A (sg13g2_buf_8)
     5    0.029710    0.026398    0.078600    0.869936 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026406    0.000793    0.870729 v fanout73/A (sg13g2_buf_8)
     8    0.038721    0.029184    0.079347    0.950076 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029521    0.002319    0.952395 v _140_/A (sg13g2_nor2_2)
     5    0.020651    0.100750    0.101549    1.053944 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.100765    0.001031    1.054975 ^ _152_/B (sg13g2_nor2_2)
     4    0.020023    0.057090    0.080009    1.134984 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057123    0.001238    1.136222 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004128    0.119972    0.136785    1.273008 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.119973    0.000291    1.273299 ^ output12/A (sg13g2_buf_1)
     1    0.007645    0.042866    0.108895    1.382194 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.042867    0.000200    1.382393 ^ sine_out[17] (out)
                                              1.382393   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.382393   data arrival time
---------------------------------------------------------------------------------------------
                                              2.367607   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162165    0.312056 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.312135 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686659 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.687386 ^ fanout75/A (sg13g2_buf_8)
     5    0.038694    0.032783    0.087495    0.774882 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033735    0.004111    0.778992 ^ fanout74/A (sg13g2_buf_8)
     5    0.030536    0.028410    0.074393    0.853386 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028431    0.001252    0.854638 ^ _132_/A (sg13g2_nand2_2)
     4    0.021251    0.073573    0.074902    0.929540 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.073642    0.001849    0.931389 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022771    0.251408    0.236013    1.167402 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.251418    0.001334    1.168736 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.002954    0.065778    0.115868    1.284604 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.065778    0.000225    1.284829 v output5/A (sg13g2_buf_1)
     1    0.008007    0.034887    0.089976    1.374805 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.034887    0.000187    1.374992 v sine_out[10] (out)
                                              1.374992   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.374992   data arrival time
---------------------------------------------------------------------------------------------
                                              2.375008   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002133    0.021218    0.162165    0.312056 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.021218    0.000079    0.312135 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009189    0.056592    0.374524    0.686659 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.056592    0.000728    0.687386 ^ fanout75/A (sg13g2_buf_8)
     5    0.038694    0.032783    0.087495    0.774882 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.033735    0.004111    0.778992 ^ fanout74/A (sg13g2_buf_8)
     5    0.030536    0.028410    0.074393    0.853386 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.028431    0.001252    0.854638 ^ _132_/A (sg13g2_nand2_2)
     4    0.021251    0.073573    0.074902    0.929540 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.073642    0.001849    0.931389 v _163_/A2 (sg13g2_o21ai_1)
     4    0.022771    0.251408    0.236013    1.167402 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.251423    0.001629    1.169031 ^ _276_/B (sg13g2_nor2_1)
     1    0.006706    0.065704    0.091578    1.260609 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.065706    0.000470    1.261080 v output31/A (sg13g2_buf_1)
     1    0.011552    0.045228    0.098440    1.359520 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.045245    0.000822    1.360342 v sine_out[4] (out)
                                              1.360342   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.360342   data arrival time
---------------------------------------------------------------------------------------------
                                              2.389658   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159703    0.309593 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309674 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.695254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695958 v fanout75/A (sg13g2_buf_8)
     5    0.037954    0.029825    0.091360    0.787318 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030746    0.004018    0.791336 v fanout74/A (sg13g2_buf_8)
     5    0.029710    0.026398    0.078600    0.869936 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026406    0.000793    0.870729 v fanout73/A (sg13g2_buf_8)
     8    0.038721    0.029184    0.079347    0.950076 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029305    0.001001    0.951077 v _158_/B (sg13g2_nor2_1)
     3    0.016852    0.153069    0.132780    1.083858 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.153089    0.001452    1.085310 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003309    0.057028    0.097945    1.183255 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.057028    0.000131    1.183386 v _160_/B (sg13g2_nor2_1)
     1    0.005316    0.066462    0.073279    1.256665 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.066463    0.000362    1.257027 ^ output14/A (sg13g2_buf_1)
     1    0.007632    0.041164    0.089568    1.346595 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.041165    0.000199    1.346794 ^ sine_out[19] (out)
                                              1.346794   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.346794   data arrival time
---------------------------------------------------------------------------------------------
                                              2.403206   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000523    0.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002707    0.019029    0.160977    0.311160 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019029    0.000104    0.311264 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364972    0.676236 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.676342 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060057    0.108480    0.784823 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060135    0.001923    0.786746 v fanout69/A (sg13g2_buf_8)
     8    0.039810    0.030598    0.095316    0.882062 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031178    0.003059    0.885121 v _125_/A (sg13g2_inv_2)
     3    0.020370    0.049139    0.049987    0.935108 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.049158    0.000789    0.935897 ^ fanout54/A (sg13g2_buf_8)
     8    0.039552    0.032913    0.084781    1.020678 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033473    0.003285    1.023962 ^ _161_/A (sg13g2_nand2_1)
     3    0.017023    0.109408    0.103591    1.127553 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.109413    0.000851    1.128404 v _280_/A2 (sg13g2_a21oi_1)
     1    0.004012    0.069109    0.104477    1.232882 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.069109    0.000249    1.233131 ^ output36/A (sg13g2_buf_1)
     1    0.008562    0.044724    0.093293    1.326424 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.044730    0.000524    1.326948 ^ sine_out[9] (out)
                                              1.326948   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.326948   data arrival time
---------------------------------------------------------------------------------------------
                                              2.423052   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000523    0.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002707    0.019029    0.160977    0.311160 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019029    0.000104    0.311264 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364972    0.676236 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.676342 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060057    0.108480    0.784823 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060137    0.001945    0.786768 v _142_/B (sg13g2_or2_1)
     7    0.036946    0.124880    0.197785    0.984553 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124929    0.002339    0.986892 v _143_/B (sg13g2_nor2_1)
     2    0.007186    0.090911    0.104823    1.091715 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090911    0.000356    1.092071 ^ _144_/B (sg13g2_nand2_1)
     2    0.008416    0.070298    0.092209    1.184281 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070328    0.000495    1.184776 v _145_/B (sg13g2_nand2_1)
     1    0.005823    0.045349    0.059675    1.244451 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.045350    0.000374    1.244824 ^ output9/A (sg13g2_buf_1)
     1    0.007647    0.040595    0.080555    1.325379 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.040595    0.000200    1.325579 ^ sine_out[14] (out)
                                              1.325579   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.325579   data arrival time
---------------------------------------------------------------------------------------------
                                              2.424421   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159703    0.309593 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309674 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.695254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695958 v fanout75/A (sg13g2_buf_8)
     5    0.037954    0.029825    0.091360    0.787318 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030746    0.004018    0.791336 v fanout74/A (sg13g2_buf_8)
     5    0.029710    0.026398    0.078600    0.869936 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026406    0.000793    0.870729 v fanout73/A (sg13g2_buf_8)
     8    0.038721    0.029184    0.079347    0.950076 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029521    0.002319    0.952395 v _140_/A (sg13g2_nor2_2)
     5    0.020651    0.100750    0.101549    1.053944 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.100765    0.001031    1.054975 ^ _152_/B (sg13g2_nor2_2)
     4    0.020023    0.057090    0.080009    1.134984 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057122    0.001220    1.136205 v _165_/A2 (sg13g2_a21oi_1)
     1    0.005211    0.074423    0.093945    1.230150 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.074423    0.000332    1.230482 ^ output18/A (sg13g2_buf_1)
     1    0.008209    0.043536    0.094553    1.325035 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.043541    0.000495    1.325530 ^ sine_out[22] (out)
                                              1.325530   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.325530   data arrival time
---------------------------------------------------------------------------------------------
                                              2.424470   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000523    0.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002707    0.019029    0.160977    0.311160 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019029    0.000104    0.311264 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364972    0.676236 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.676342 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060057    0.108480    0.784823 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060135    0.001923    0.786746 v fanout69/A (sg13g2_buf_8)
     8    0.039810    0.030598    0.095316    0.882062 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031178    0.003059    0.885121 v _125_/A (sg13g2_inv_2)
     3    0.020370    0.049139    0.049987    0.935108 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.049158    0.000789    0.935897 ^ fanout54/A (sg13g2_buf_8)
     8    0.039552    0.032913    0.084781    1.020678 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.033473    0.003285    1.023962 ^ _161_/A (sg13g2_nand2_1)
     3    0.017023    0.109408    0.103591    1.127553 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.109416    0.000990    1.128543 v _162_/A2 (sg13g2_a21oi_1)
     1    0.002883    0.058169    0.097543    1.226087 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.058169    0.000113    1.226200 ^ output16/A (sg13g2_buf_1)
     1    0.007677    0.041090    0.086142    1.312342 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.041090    0.000201    1.312543 ^ sine_out[20] (out)
                                              1.312543   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.312543   data arrival time
---------------------------------------------------------------------------------------------
                                              2.437457   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159703    0.309593 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309674 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.695254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695958 v fanout75/A (sg13g2_buf_8)
     5    0.037954    0.029825    0.091360    0.787318 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030746    0.004018    0.791336 v fanout74/A (sg13g2_buf_8)
     5    0.029710    0.026398    0.078600    0.869936 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026406    0.000793    0.870729 v fanout73/A (sg13g2_buf_8)
     8    0.038721    0.029184    0.079347    0.950076 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029521    0.002319    0.952395 v _140_/A (sg13g2_nor2_2)
     5    0.020651    0.100750    0.101549    1.053944 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.100765    0.001031    1.054975 ^ _152_/B (sg13g2_nor2_2)
     4    0.020023    0.057090    0.080009    1.134984 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057113    0.001041    1.136026 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003662    0.066636    0.084722    1.220748 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.066636    0.000238    1.220985 ^ output6/A (sg13g2_buf_1)
     1    0.007988    0.042468    0.090551    1.311536 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.042473    0.000485    1.312022 ^ sine_out[11] (out)
                                              1.312022   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.312022   data arrival time
---------------------------------------------------------------------------------------------
                                              2.437978   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002170    0.017616    0.159703    0.309593 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.017616    0.000081    0.309674 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008903    0.053770    0.385580    0.695254 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.053770    0.000704    0.695958 v fanout75/A (sg13g2_buf_8)
     5    0.037954    0.029825    0.091360    0.787318 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030746    0.004018    0.791336 v fanout74/A (sg13g2_buf_8)
     5    0.029710    0.026398    0.078600    0.869936 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026406    0.000793    0.870729 v fanout73/A (sg13g2_buf_8)
     8    0.038721    0.029184    0.079347    0.950076 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029521    0.002319    0.952395 v _140_/A (sg13g2_nor2_2)
     5    0.020651    0.100750    0.101549    1.053944 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.100765    0.001031    1.054975 ^ _152_/B (sg13g2_nor2_2)
     4    0.020023    0.057090    0.080009    1.134984 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.057113    0.001054    1.136039 v _277_/B (sg13g2_nor2_1)
     1    0.004488    0.060496    0.068219    1.204258 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.060496    0.000302    1.204560 ^ output32/A (sg13g2_buf_1)
     1    0.011182    0.054574    0.097149    1.301709 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.054586    0.000788    1.302496 ^ sine_out[5] (out)
                                              1.302496   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.302496   data arrival time
---------------------------------------------------------------------------------------------
                                              2.447504   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000523    0.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002707    0.019029    0.160977    0.311160 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019029    0.000104    0.311264 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364972    0.676236 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.676342 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060057    0.108480    0.784823 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060137    0.001945    0.786768 v _142_/B (sg13g2_or2_1)
     7    0.036946    0.124880    0.197785    0.984553 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124927    0.002286    0.986839 v _168_/B (sg13g2_nor2_1)
     2    0.008311    0.099202    0.112357    1.099196 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.099206    0.000508    1.099704 ^ _169_/B (sg13g2_nand2_1)
     1    0.003421    0.046077    0.071581    1.171284 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.046077    0.000137    1.171421 v _170_/B (sg13g2_nand2_1)
     1    0.003171    0.031324    0.042300    1.213722 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.031324    0.000124    1.213846 ^ output20/A (sg13g2_buf_1)
     1    0.012070    0.057367    0.087101    1.300946 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.057412    0.000908    1.301854 ^ sine_out[24] (out)
                                              1.301854   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.301854   data arrival time
---------------------------------------------------------------------------------------------
                                              2.448146   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000523    0.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002707    0.019029    0.160977    0.311160 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019029    0.000104    0.311264 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364972    0.676236 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.676342 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060057    0.108480    0.784823 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060137    0.001945    0.786768 v _142_/B (sg13g2_or2_1)
     7    0.036946    0.124880    0.197785    0.984553 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124929    0.002325    0.986878 v _187_/A2 (sg13g2_o21ai_1)
     1    0.011325    0.151786    0.173049    1.159927 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.151798    0.001045    1.160973 ^ output28/A (sg13g2_buf_1)
     1    0.014115    0.068000    0.136614    1.297587 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.068004    0.000573    1.298159 ^ sine_out[31] (out)
                                              1.298159   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.298159   data arrival time
---------------------------------------------------------------------------------------------
                                              2.451841   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000523    0.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002670    0.023135    0.163691    0.313874 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.023135    0.000102    0.313976 ^ hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002758    0.033727    0.353502    0.667478 ^ hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.033727    0.000110    0.667588 ^ fanout70/A (sg13g2_buf_2)
     5    0.031781    0.073910    0.109465    0.777053 ^ fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.074016    0.001976    0.779029 ^ fanout69/A (sg13g2_buf_8)
     8    0.040634    0.034400    0.097057    0.876086 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.035018    0.003426    0.879511 ^ _215_/B (sg13g2_nand3_1)
     2    0.011946    0.132243    0.125342    1.004853 v _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.132251    0.000880    1.005733 v _284_/B (sg13g2_and2_1)
     1    0.005398    0.030094    0.119531    1.125264 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.030106    0.000328    1.125592 v output7/A (sg13g2_buf_1)
     1    0.008038    0.034073    0.074859    1.200451 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.034073    0.000167    1.200618 v sine_out[12] (out)
                                              1.200618   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.200618   data arrival time
---------------------------------------------------------------------------------------------
                                              2.549382   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000737    0.149906 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002779    0.019217    0.161178    0.311084 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019217    0.000160    0.311244 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396661    0.707905 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063298    0.000426    0.708331 v fanout55/A (sg13g2_buf_8)
     8    0.041822    0.031385    0.097471    0.805802 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032183    0.003754    0.809557 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069208    0.109050    0.918607 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069240    0.000568    0.919175 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013980    0.169897    0.170941    1.090116 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.169904    0.000862    1.090978 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016856    0.136019    0.173931    1.264909 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.136026    0.001095    1.266003 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011685    0.151650    0.183323    1.449326 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151707    0.000660    1.449986 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.014442    0.111627    0.153025    1.603011 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.111631    0.000823    1.603834 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006308    0.106521    0.131272    1.735106 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.106521    0.000483    1.735589 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001860    0.053801    0.109269    1.844858 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.053801    0.000070    1.844928 ^ hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001510    0.029331    0.365148    2.210075 ^ hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.029331    0.000059    2.210135 ^ _299_/D (sg13g2_dfrbpq_2)
                                              2.210135   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    5.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    5.149660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    5.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.900198   clock uncertainty
                                  0.000000    4.900198   clock reconvergence pessimism
                                 -0.115146    4.785052   library setup time
                                              4.785052   data required time
---------------------------------------------------------------------------------------------
                                              4.785052   data required time
                                             -2.210135   data arrival time
---------------------------------------------------------------------------------------------
                                              2.574917   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000523    0.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002707    0.019029    0.160977    0.311160 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019029    0.000104    0.311264 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364972    0.676236 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.676342 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060057    0.108480    0.784823 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060137    0.001945    0.786768 v _142_/B (sg13g2_or2_1)
     7    0.036946    0.124880    0.197785    0.984553 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124916    0.002045    0.986598 v _148_/A2 (sg13g2_a21oi_1)
     1    0.002702    0.058711    0.099998    1.086596 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.058711    0.000105    1.086701 ^ output11/A (sg13g2_buf_1)
     1    0.007645    0.040984    0.086281    1.172983 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.040984    0.000200    1.173182 ^ sine_out[16] (out)
                                              1.173182   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.173182   data arrival time
---------------------------------------------------------------------------------------------
                                              2.576818   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000523    0.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002707    0.019029    0.160977    0.311160 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019029    0.000104    0.311264 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364972    0.676236 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.676342 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060057    0.108480    0.784823 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060137    0.001945    0.786768 v _142_/B (sg13g2_or2_1)
     7    0.036946    0.124880    0.197785    0.984553 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124929    0.002339    0.986892 v _143_/B (sg13g2_nor2_1)
     2    0.007186    0.090911    0.104823    1.091715 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090911    0.000356    1.092071 ^ _144_/B (sg13g2_nand2_1)
     2    0.008416    0.070298    0.092209    1.184281 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070328    0.000488    1.184769 v _212_/B (sg13g2_nor2_1)
     2    0.015414    0.146039    0.140311    1.325080 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.146058    0.001386    1.326465 ^ _213_/C (sg13g2_nand3_1)
     2    0.010711    0.115308    0.156983    1.483448 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.115312    0.000809    1.484257 v _214_/B (sg13g2_xnor2_1)
     1    0.002258    0.037004    0.114238    1.598495 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.037004    0.000147    1.598642 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001870    0.033835    0.372137    1.970779 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.033835    0.000069    1.970848 v _300_/D (sg13g2_dfrbpq_1)
                                              1.970848   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    5.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    5.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000509    5.149678 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899678   clock uncertainty
                                  0.000000    4.899678   clock reconvergence pessimism
                                 -0.116608    4.783071   library setup time
                                              4.783071   data required time
---------------------------------------------------------------------------------------------
                                              4.783071   data required time
                                             -1.970848   data arrival time
---------------------------------------------------------------------------------------------
                                              2.812222   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000523    0.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002707    0.019029    0.160977    0.311160 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.019029    0.000104    0.311264 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.002670    0.036055    0.364972    0.676236 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.036055    0.000106    0.676342 v fanout70/A (sg13g2_buf_2)
     5    0.031062    0.060057    0.108480    0.784823 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.060137    0.001945    0.786768 v _142_/B (sg13g2_or2_1)
     7    0.036946    0.124880    0.197785    0.984553 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124929    0.002339    0.986892 v _143_/B (sg13g2_nor2_1)
     2    0.007186    0.090911    0.104823    1.091715 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.090911    0.000356    1.092071 ^ _144_/B (sg13g2_nand2_1)
     2    0.008416    0.070298    0.092209    1.184281 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.070328    0.000488    1.184769 v _212_/B (sg13g2_nor2_1)
     2    0.015414    0.146039    0.140311    1.325080 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.146058    0.001386    1.326465 ^ _213_/C (sg13g2_nand3_1)
     2    0.010711    0.115308    0.156983    1.483448 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.115310    0.000708    1.484156 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003369    0.071165    0.063864    1.548020 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.071165    0.000223    1.548244 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003779    0.037270    0.382056    1.930299 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.037270    0.000147    1.930446 ^ _219_/A (sg13g2_inv_1)
     1    0.001932    0.016329    0.027031    1.957477 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016329    0.000130    1.957607 v _301_/D (sg13g2_dfrbpq_1)
                                              1.957607   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    5.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    5.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000737    5.149907 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899907   clock uncertainty
                                  0.000000    4.899907   clock reconvergence pessimism
                                 -0.110299    4.789607   library setup time
                                              4.789607   data required time
---------------------------------------------------------------------------------------------
                                              4.789607   data required time
                                             -1.957607   data arrival time
---------------------------------------------------------------------------------------------
                                              2.832000   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000737    0.149906 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002779    0.019217    0.161178    0.311084 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019217    0.000160    0.311244 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396661    0.707905 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063298    0.000426    0.708331 v fanout55/A (sg13g2_buf_8)
     8    0.041822    0.031385    0.097471    0.805802 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032183    0.003754    0.809557 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069208    0.109050    0.918607 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069240    0.000568    0.919175 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013980    0.169897    0.170941    1.090116 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.169904    0.000862    1.090978 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016856    0.136019    0.173931    1.264909 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.136026    0.001095    1.266003 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011685    0.151650    0.183323    1.449326 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151707    0.000660    1.449986 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.014442    0.111627    0.153025    1.603011 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.111634    0.000974    1.603986 v _208_/B (sg13g2_xor2_1)
     1    0.002680    0.059326    0.120972    1.724958 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.059326    0.000195    1.725153 v _298_/D (sg13g2_dfrbpq_1)
                                              1.725153   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    5.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    5.149660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000521    5.150181 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.900181   clock uncertainty
                                  0.000000    4.900181   clock reconvergence pessimism
                                 -0.125806    4.774375   library setup time
                                              4.774375   data required time
---------------------------------------------------------------------------------------------
                                              4.774375   data required time
                                             -1.725153   data arrival time
---------------------------------------------------------------------------------------------
                                              3.049222   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000737    0.149906 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002779    0.019217    0.161178    0.311084 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019217    0.000160    0.311244 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396661    0.707905 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063298    0.000426    0.708331 v fanout55/A (sg13g2_buf_8)
     8    0.041822    0.031385    0.097471    0.805802 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032183    0.003754    0.809557 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069208    0.109050    0.918607 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069240    0.000568    0.919175 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013980    0.169897    0.170941    1.090116 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.169904    0.000862    1.090978 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016856    0.136019    0.173931    1.264909 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.136026    0.001095    1.266003 v _203_/A1 (sg13g2_o21ai_1)
     2    0.011685    0.151650    0.183323    1.449326 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.151708    0.000760    1.450086 ^ _204_/B (sg13g2_xor2_1)
     1    0.001902    0.051308    0.126584    1.576670 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.051308    0.000072    1.576743 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.576743   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    5.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    5.149660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000507    5.150166 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.900166   clock uncertainty
                                  0.000000    4.900166   clock reconvergence pessimism
                                 -0.122336    4.777830   library setup time
                                              4.777830   data required time
---------------------------------------------------------------------------------------------
                                              4.777830   data required time
                                             -1.576743   data arrival time
---------------------------------------------------------------------------------------------
                                              3.201088   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000509    0.149678 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011675    0.056376    0.189593    0.339270 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.056382    0.000641    0.339912 ^ _127_/A (sg13g2_inv_1)
     1    0.010684    0.045092    0.057206    0.397117 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.045117    0.000590    0.397707 v output3/A (sg13g2_buf_1)
     1    0.008468    0.035686    0.082105    0.479812 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.035696    0.000583    0.480395 v signB (out)
                                              0.480395   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.480395   data arrival time
---------------------------------------------------------------------------------------------
                                              3.269605   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000509    0.149678 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011675    0.056376    0.189593    0.339270 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.056389    0.000848    0.340119 ^ output2/A (sg13g2_buf_1)
     1    0.006723    0.037364    0.082480    0.422599 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.037368    0.000403    0.423002 ^ sign (out)
                                              0.423002   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.423002   data arrival time
---------------------------------------------------------------------------------------------
                                              3.326998   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000737    0.149906 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002779    0.019217    0.161178    0.311084 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019217    0.000160    0.311244 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396661    0.707905 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063298    0.000426    0.708331 v fanout55/A (sg13g2_buf_8)
     8    0.041822    0.031385    0.097471    0.805802 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032183    0.003754    0.809557 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069208    0.109050    0.918607 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069209    0.000457    0.919064 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.005473    0.043197    0.402366    1.321430 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.043197    0.000424    1.321854 v _192_/B (sg13g2_xnor2_1)
     1    0.003041    0.039736    0.090383    1.412236 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.039736    0.000200    1.412436 v _294_/D (sg13g2_dfrbpq_1)
                                              1.412436   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    5.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    5.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    5.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899890   clock uncertainty
                                  0.000000    4.899890   clock reconvergence pessimism
                                 -0.118732    4.781158   library setup time
                                              4.781158   data required time
---------------------------------------------------------------------------------------------
                                              4.781158   data required time
                                             -1.412436   data arrival time
---------------------------------------------------------------------------------------------
                                              3.368722   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000737    0.149906 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002779    0.019217    0.161178    0.311084 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019217    0.000160    0.311244 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396661    0.707905 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063298    0.000426    0.708331 v fanout55/A (sg13g2_buf_8)
     8    0.041822    0.031385    0.097471    0.805802 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032183    0.003754    0.809557 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069208    0.109050    0.918607 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069240    0.000568    0.919175 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013980    0.169897    0.170941    1.090116 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.169904    0.000862    1.090978 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.016856    0.136019    0.173931    1.264909 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.136025    0.001015    1.265923 v _200_/A (sg13g2_xor2_1)
     1    0.003580    0.060601    0.133741    1.399664 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.060601    0.000232    1.399896 v _296_/D (sg13g2_dfrbpq_1)
                                              1.399896   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    5.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    5.149660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000524    5.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.900183   clock uncertainty
                                  0.000000    4.900183   clock reconvergence pessimism
                                 -0.126265    4.773918   library setup time
                                              4.773918   data required time
---------------------------------------------------------------------------------------------
                                              4.773918   data required time
                                             -1.399896   data arrival time
---------------------------------------------------------------------------------------------
                                              3.374022   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030226    0.003020    1.198909 v _288_/A (sg13g2_inv_1)
     1    0.007252    0.038204    0.042087    1.240996 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.038217    0.000549    1.241545 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.241545   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    5.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    5.149660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000507    5.150166 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.900166   clock uncertainty
                                  0.000000    4.900166   clock reconvergence pessimism
                                 -0.125062    4.775104   library recovery time
                                              4.775104   data required time
---------------------------------------------------------------------------------------------
                                              4.775104   data required time
                                             -1.241545   data arrival time
---------------------------------------------------------------------------------------------
                                              3.533558   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030136    0.002644    1.198533 v _289_/A (sg13g2_inv_1)
     1    0.006744    0.036226    0.040565    1.239098 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.036236    0.000489    1.239587 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.239587   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    5.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    5.149660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000521    5.150181 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.900181   clock uncertainty
                                  0.000000    4.900181   clock reconvergence pessimism
                                 -0.124458    4.775723   library recovery time
                                              4.775723   data required time
---------------------------------------------------------------------------------------------
                                              4.775723   data required time
                                             -1.239587   data arrival time
---------------------------------------------------------------------------------------------
                                              3.536136   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030100    0.002479    1.198368 v _292_/A (sg13g2_inv_1)
     1    0.006632    0.035790    0.040215    1.238583 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.035801    0.000493    1.239076 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.239076   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    5.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    5.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000737    5.149907 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899907   clock uncertainty
                                  0.000000    4.899907   clock reconvergence pessimism
                                 -0.124316    4.775590   library recovery time
                                              4.775590   data required time
---------------------------------------------------------------------------------------------
                                              4.775590   data required time
                                             -1.239076   data arrival time
---------------------------------------------------------------------------------------------
                                              3.536514   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030155    0.002727    1.198615 v _286_/A (sg13g2_inv_1)
     1    0.006349    0.034718    0.039368    1.237983 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.034729    0.000486    1.238469 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.238469   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    5.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    5.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023927    0.000675    5.149845 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899845   clock uncertainty
                                  0.000000    4.899845   clock reconvergence pessimism
                                 -0.123964    4.775881   library recovery time
                                              4.775881   data required time
---------------------------------------------------------------------------------------------
                                              4.775881   data required time
                                             -1.238469   data arrival time
---------------------------------------------------------------------------------------------
                                              3.537412   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029951    0.001682    1.197570 v _291_/A (sg13g2_inv_1)
     1    0.006219    0.034179    0.038935    1.236505 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.034189    0.000457    1.236962 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.236962   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    5.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    5.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000509    5.149678 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899678   clock uncertainty
                                  0.000000    4.899678   clock reconvergence pessimism
                                 -0.123825    4.775853   library recovery time
                                              4.775853   data required time
---------------------------------------------------------------------------------------------
                                              4.775853   data required time
                                             -1.236962   data arrival time
---------------------------------------------------------------------------------------------
                                              3.538891   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030176    0.002814    1.198702 v _290_/A (sg13g2_inv_1)
     1    0.006072    0.033652    0.038651    1.237353 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033655    0.000249    1.237602 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.237602   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    5.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    5.149660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    5.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.900198   clock uncertainty
                                  0.000000    4.900198   clock reconvergence pessimism
                                 -0.123645    4.776553   library recovery time
                                              4.776553   data required time
---------------------------------------------------------------------------------------------
                                              4.776553   data required time
                                             -1.237602   data arrival time
---------------------------------------------------------------------------------------------
                                              3.538951   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030186    0.002858    1.198747 v _287_/A (sg13g2_inv_1)
     1    0.005569    0.031736    0.037144    1.235890 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031749    0.000225    1.236115 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.236115   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    5.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    5.149660 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000524    5.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.900183   clock uncertainty
                                  0.000000    4.900183   clock reconvergence pessimism
                                 -0.123089    4.777094   library recovery time
                                              4.777094   data required time
---------------------------------------------------------------------------------------------
                                              4.777094   data required time
                                             -1.236115   data arrival time
---------------------------------------------------------------------------------------------
                                              3.540979   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029978    0.001846    1.197734 v _285_/A (sg13g2_inv_1)
     1    0.005623    0.031919    0.037149    1.234883 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031928    0.000432    1.235315 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.235315   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    5.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    5.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    5.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.899890   clock uncertainty
                                  0.000000    4.899890   clock reconvergence pessimism
                                 -0.123135    4.776755   library recovery time
                                              4.776755   data required time
---------------------------------------------------------------------------------------------
                                              4.776755   data required time
                                             -1.235315   data arrival time
---------------------------------------------------------------------------------------------
                                              3.541440   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000737    0.149906 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002779    0.019217    0.161178    0.311084 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.019217    0.000160    0.311244 v hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011797    0.063296    0.396661    0.707905 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.063298    0.000426    0.708331 v fanout55/A (sg13g2_buf_8)
     8    0.041822    0.031385    0.097471    0.805802 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.032183    0.003754    0.809557 v _191_/B (sg13g2_xnor2_1)
     2    0.008760    0.069208    0.109050    0.918607 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069240    0.000568    0.919175 v _193_/A2 (sg13g2_o21ai_1)
     2    0.013980    0.169897    0.170941    1.090116 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.169904    0.000874    1.090990 ^ _196_/A (sg13g2_xor2_1)
     1    0.002157    0.058978    0.139122    1.230111 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.058979    0.000078    1.230189 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.230189   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    5.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    5.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023927    0.000675    5.149845 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899845   clock uncertainty
                                  0.000000    4.899845   clock reconvergence pessimism
                                 -0.124618    4.775227   library setup time
                                              4.775227   data required time
---------------------------------------------------------------------------------------------
                                              4.775227   data required time
                                             -1.230189   data arrival time
---------------------------------------------------------------------------------------------
                                              3.545038   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066236    0.001268    1.098172 v _129_/A (sg13g2_inv_1)
     1    0.005925    0.039809    0.049483    1.147655 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.039810    0.000244    1.147900 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.147900   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    5.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    5.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000560    5.149729 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899729   clock uncertainty
                                  0.000000    4.899729   clock reconvergence pessimism
                                 -0.125515    4.774214   library recovery time
                                              4.774214   data required time
---------------------------------------------------------------------------------------------
                                              4.774214   data required time
                                             -1.147900   data arrival time
---------------------------------------------------------------------------------------------
                                              3.626314   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000559    0.149729 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002087    0.018820    0.170834    0.320562 v _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.018820    0.000078    0.320640 v hold3/A (sg13g2_dlygate4sd3_1)
     2    0.018591    0.087619    0.419116    0.739757 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.087641    0.001309    0.741066 v fanout77/A (sg13g2_buf_8)
     6    0.034532    0.029830    0.107056    0.848122 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.029834    0.000821    0.848943 v _128_/A (sg13g2_inv_2)
     5    0.031523    0.071607    0.064565    0.913508 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.071682    0.001954    0.915462 ^ _293_/D (sg13g2_dfrbpq_2)
                                              0.915462   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014402    0.030362    0.012458    5.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    5.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    5.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    5.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    5.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000560    5.149729 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.899729   clock uncertainty
                                  0.000000    4.899729   clock reconvergence pessimism
                                 -0.128681    4.771048   library setup time
                                              4.771048   data required time
---------------------------------------------------------------------------------------------
                                              4.771048   data required time
                                             -0.915462   data arrival time
---------------------------------------------------------------------------------------------
                                              3.855587   slack (MET)



