# ACA-HLS
Advanced Computer Architecture with High-Level-Synthesis [2021 Spring]

<!-- TABLE OF CONTENTS -->
<details open="open">
  <summary>Table of Contents</summary>
  <ol>
    <li>
      <a href="#about-this-project">About This Project</a>
    </li>
    <li>
      <a href="#lab-a">Lab A</a>
    </li>
    <li>
      <a href="#lab-b">Lab B</a>
    </li>
    <li>
      <a href="#final-projects">Final Projects</a>
    </li>
  </ol>
</details>

<!-- ABOUT THIS PROJECT -->
## About This Project
The project is a collection of projects of the course "Advanced Computer Architecture with High-Level-Synthesis" taught in the National Taiwan University CSIE Department.

Note: The platform used by the projects, include PYNQ-Z2, and Xilinx U50.

## Lab A
Lab A is about HLS Blue Book. This part provides implementation for High-Level Synthesis Blue Book's Examples using Xilinx HLS. We organize the contents in another repo [HLS_BLue_Book](https://github.com/NTU-CSIE-HLS/HLS_BLue_Book)

## Lab B
Improved Existing Projects

## Final Projects


