{"vcs1":{"timestamp_begin":1681689732.353513195, "rt":1.01, "ut":0.26, "st":0.21}}
{"vcselab":{"timestamp_begin":1681689733.435034173, "rt":1.05, "ut":0.31, "st":0.13}}
{"link":{"timestamp_begin":1681689734.552299648, "rt":0.53, "ut":0.11, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681689731.936091904}
{"VCS_COMP_START_TIME": 1681689731.936091904}
{"VCS_COMP_END_TIME": 1681690088.238643096}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv -gui"}
{"vcs1": {"peak_mem": 338228}}
{"stitch_vcselab": {"peak_mem": 222564}}
