;redcode
;assert 1
	SPL 0, <-902
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @121, 102
	CMP @121, 102
	JMZ <127, #506
	MOV @121, 102
	JMP -1, @-20
	DJN -1, @-20
	SLT -130, 9
	JMN 0, <-902
	JMP <-121, <-9
	CMP -7, <-420
	ADD 210, 27
	CMP @-3, <-410
	CMP -621, 0
	SUB @121, 102
	CMP @-3, <-410
	MOV -517, <20
	SUB @127, @6
	SUB @27, -906
	SUB @127, @6
	SPL 771, @-725
	CMP #12, @200
	MOV -517, <-20
	SUB -7, <420
	SPL <0, #926
	SUB @827, 100
	SLT 0, @42
	SLT <-0, @6
	SUB <-0, @6
	SUB <-0, @6
	SPL <127, #6
	SUB -7, <420
	SUB @-23, @401
	SPL <127, #6
	MOV @-210, 80
	CMP -7, <-420
	SLT -621, 0
	JMN 0, <-902
	ADD <-1, <-60
	CMP -7, <-420
	SLT -621, 0
	ADD 270, 0
	ADD 270, 0
	JMN @12, #205
	SPL 0, <-902
	MOV -1, <-20
	SPL 300, #90
	SPL 0, <-902
	MOV @121, 102
	CMP @121, 102
	SUB @121, 103
