# Hey There, I'm Sai Rajat. Glad to meet you!

**Design & Verification Engineer at Tenstorrent** | âš™ï¸ **High Performance Architectures Enthusiast** | **Interested in RTL Design** | ğŸ’¡ **Microarchitecture Explorer**

---

## About Me



- ğŸ¯ Focus Areas: *CPU pipelines, cache coherence, AXI4, formal verification*
- ğŸ’» Languages: *SystemVerilog, Verilog, Python, C++*
- ğŸ§© Tools: *Verilator, Synopsys VCS, Vivado, OpenROAD, OpenSTA*
- ğŸ§¾ Aspiring PhD student in **Computer Architecture / VLSI Design**

---

## ğŸš€ Projects


---


---

## ğŸ§‘â€ğŸ’» Skills

| Domain | Tools / Skills |
|:--|:--|
| RTL Design | SystemVerilog, FSM Design, Parameterized Modules |
| Verification | Testbenches form Ascalon Core @ Tenstorrent | Debugging RTL | Assertions |
| EDA Tools | Verilator, VCS, Vivado, OpenROAD, ModelSim |
| Architecture | Pipeline Design, Cache Coherence, Branch Prediction |
| Scripting | Python, Bash, TCL |

---

## ğŸ“¨ Contact

ğŸ“§ **Email:** [sairajatgoparaju@gmail.com](mailto:sairajatgoparaju@gmail.com)  
ğŸ’¼ **LinkedIn:** [linkedin.com/in/yourusername](https://linkedin.com/in/yourusername)  
ğŸ™ **GitHub:** [github.com/yourusername](https://github.com/yourusername)

---

â­ *â€œDesigning hardware that thinks faster than I do.â€*  
*â€” [Sai Rajat]*


