INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alicemare/Documents/HDL/lab6/lab6_2_3/lab6_2_3.srcs/sources_1/new/lab6_2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alicemare/Documents/HDL/lab6/lab6_2_3/lab6_2_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
