Analysis & Synthesis report for FAMS
Wed Jun 12 09:48:53 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. State Machine - |FAMS|PC2FPGA_UART_Test:bt_inst|uart_transfer:u_uart_transfer|txd_state
 11. State Machine - |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|DRsize
 12. State Machine - |FAMS|DHT11_top:DHT11_inst|async_send:async_send_inst|state
 13. State Machine - |FAMS|DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state
 14. State Machine - |FAMS|DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|state
 15. State Machine - |FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|state
 16. State Machine - |FAMS|Oxygen:Oxygen|temp
 17. State Machine - |FAMS|sensor:sensor|temp
 18. Registers Protected by Synthesis
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2
 24. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated
 25. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|a_graycounter_t57:rdptr_g1p
 26. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|a_graycounter_ojc:wrptr_g1p
 27. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|altsyncram_be51:fifo_ram
 28. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|dffpipe_gd9:rs_brp
 29. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|dffpipe_gd9:rs_bwp
 30. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 31. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
 32. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|dffpipe_gd9:ws_brp
 33. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|dffpipe_oe9:ws_bwp
 34. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 35. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17
 36. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated
 37. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_graycounter_477:rdptr_g1p
 38. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_graycounter_1lc:wrptr_g1p
 39. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|altsyncram_kf51:fifo_ram
 40. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_pe9:rs_brp
 41. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:rs_bwp
 42. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 43. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13
 44. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_brp
 45. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_bwp
 46. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 47. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16
 48. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated
 49. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_graycounter_477:rdptr_g1p
 50. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_graycounter_1lc:wrptr_g1p
 51. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|altsyncram_kf51:fifo_ram
 52. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_pe9:rs_brp
 53. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:rs_bwp
 54. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 55. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13
 56. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_brp
 57. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_bwp
 58. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 59. Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16
 60. Source assignments for Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2
 61. Source assignments for Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2
 62. Source assignments for RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_v8n1:auto_generated
 63. Source assignments for ROM_chinese:ROM_chinese_inst|altsyncram:altsyncram_component|altsyncram_soa1:auto_generated
 64. Source assignments for ROM_temp_unit:ROM_unit|altsyncram:altsyncram_component|altsyncram_bna1:auto_generated
 65. Source assignments for ROM_ppm:ROM_ppm_inst|altsyncram:altsyncram_component|altsyncram_06a1:auto_generated
 66. Source assignments for ROM_rh:ROM_rh_inst|altsyncram:altsyncram_component|altsyncram_gv91:auto_generated
 67. Source assignments for ROM_temp_unit:ROM_temp_unit|altsyncram:altsyncram_component|altsyncram_bna1:auto_generated
 68. Source assignments for qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated
 69. Source assignments for qsys_system:u0|qsys_system_ROM:rom|altsyncram:the_altsyncram|altsyncram_b4n1:auto_generated
 70. Source assignments for qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 71. Source assignments for qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 72. Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 73. Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 74. Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 75. Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 76. Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 77. Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 78. Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 79. Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 80. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux
 81. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 82. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux
 83. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_001
 84. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 85. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 86. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_004
 87. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_005
 88. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_006
 89. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_007
 90. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_008
 91. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_009
 92. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_010
 93. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_011
 94. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_012
 95. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_013
 96. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_014
 97. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_015
 98. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_016
 99. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_017
100. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_018
101. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_019
102. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_020
103. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_021
104. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_022
105. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_023
106. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_024
107. Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_025
108. Source assignments for qsys_system:u0|altera_reset_controller:rst_controller
109. Source assignments for qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
110. Source assignments for qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
111. Source assignments for qsys_system:u0|altera_reset_controller:rst_controller_001
112. Source assignments for qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
113. Source assignments for qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
114. Source assignments for qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|altsyncram:ram_block1a0|altsyncram_nnj3:auto_generated
115. Parameter Settings for User Entity Instance: system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay
116. Parameter Settings for User Entity Instance: system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component
117. Parameter Settings for User Entity Instance: SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034
118. Parameter Settings for User Entity Instance: SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit
119. Parameter Settings for User Entity Instance: SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|CMOS_Capture_RAW_Gray:u_CMOS_Capture_RAW_Gray_sensor1
120. Parameter Settings for User Entity Instance: SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|Sensor_Image_Zoom:u_Sensor1_Image_Zoom
121. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor
122. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter
123. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit
124. Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component
125. Parameter Settings for User Entity Instance: Sdram_Control_2Port:Sdram_Control_2Port
126. Parameter Settings for User Entity Instance: Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1
127. Parameter Settings for User Entity Instance: Sdram_Control_2Port:Sdram_Control_2Port|command:command1
128. Parameter Settings for User Entity Instance: Sdram_Control_2Port:Sdram_Control_2Port|sdr_data_path:data_path1
129. Parameter Settings for User Entity Instance: Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component
130. Parameter Settings for User Entity Instance: Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component
131. Parameter Settings for User Entity Instance: Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component
132. Parameter Settings for User Entity Instance: key_counter_scan:u_key_counter_scan
133. Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler
134. Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector
135. Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit
136. Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit
137. Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component
138. Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector
139. Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit
140. Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit
141. Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component
142. Parameter Settings for User Entity Instance: uart_rx:uart_rx
143. Parameter Settings for User Entity Instance: Process:Process
144. Parameter Settings for User Entity Instance: RAM:RAM_inst|altsyncram:altsyncram_component
145. Parameter Settings for User Entity Instance: ROM_chinese:ROM_chinese_inst|altsyncram:altsyncram_component
146. Parameter Settings for User Entity Instance: ROM_temp_unit:ROM_unit|altsyncram:altsyncram_component
147. Parameter Settings for User Entity Instance: ROM_ppm:ROM_ppm_inst|altsyncram:altsyncram_component
148. Parameter Settings for User Entity Instance: ROM_rh:ROM_rh_inst|altsyncram:altsyncram_component
149. Parameter Settings for User Entity Instance: ROM_temp_unit:ROM_temp_unit|altsyncram:altsyncram_component
150. Parameter Settings for User Entity Instance: LCD_Driver:LCD_Driver
151. Parameter Settings for User Entity Instance: AD7928:AD7928
152. Parameter Settings for User Entity Instance: DHT11_top:DHT11_inst|async_send:async_send_inst
153. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_RAM:ram
154. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram
155. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_ROM:rom
156. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_ROM:rom|altsyncram:the_altsyncram
157. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo
158. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r|scfifo:rfifo
159. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a
160. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram
161. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b
162. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram
163. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
164. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram
165. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram
166. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
167. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
168. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
169. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
170. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy
171. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator
172. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator
173. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
174. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
175. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator
176. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator
177. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator
178. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator
179. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator
180. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_hun_s1_translator
181. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_one_s1_translator
182. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_ten_s1_translator
183. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator
184. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator
185. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator
186. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator
187. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator
188. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_ten_s1_translator
189. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_one_s1_translator
190. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_ten_s1_translator
191. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_one_s1_translator
192. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_ten_s1_translator
193. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_one_s1_translator
194. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_ten_s1_translator
195. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_one_s1_translator
196. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_ten_s1_translator
197. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_one_s1_translator
198. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rom_s1_translator
199. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent
200. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent
201. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
202. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
203. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
204. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
205. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
206. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
207. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent
208. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
209. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo
210. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent
211. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
212. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo
213. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_0_s1_agent
214. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
215. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo
216. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_1_s1_agent
217. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
218. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo
219. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:end_o_s1_agent
220. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:end_o_s1_agent|altera_merlin_burst_uncompressor:uncompressor
221. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo
222. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_hun_s1_agent
223. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_hun_s1_agent|altera_merlin_burst_uncompressor:uncompressor
224. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo
225. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_one_s1_agent
226. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor
227. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo
228. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_ten_s1_agent
229. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor
230. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo
231. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch4_s1_agent
232. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch4_s1_agent|altera_merlin_burst_uncompressor:uncompressor
233. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo
234. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch3_s1_agent
235. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch3_s1_agent|altera_merlin_burst_uncompressor:uncompressor
236. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo
237. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch2_s1_agent
238. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
239. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo
240. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch1_s1_agent
241. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
242. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo
243. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch0_s1_agent
244. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
245. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo
246. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_ten_s1_agent
247. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor
248. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo
249. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_one_s1_agent
250. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor
251. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo
252. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_ten_s1_agent
253. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor
254. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo
255. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_one_s1_agent
256. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor
257. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo
258. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_ten_s1_agent
259. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor
260. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo
261. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_one_s1_agent
262. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor
263. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo
264. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_ten_s1_agent
265. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor
266. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo
267. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_one_s1_agent
268. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor
269. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo
270. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_ten_s1_agent
271. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor
272. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo
273. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_one_s1_agent
274. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor
275. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo
276. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rom_s1_agent
277. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor
278. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo
279. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode
280. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_001:router_001|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode
281. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_002|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
282. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_003|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
283. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_004:router_004|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode
284. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_004:router_005|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode
285. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_006|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
286. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_007|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
287. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_008|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
288. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_009|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
289. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_010|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
290. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_011|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
291. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_012|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
292. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_013|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
293. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_014|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
294. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_015|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
295. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_016|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
296. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_017|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
297. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_018|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
298. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_019|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
299. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_020|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
300. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_021|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
301. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_022|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
302. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_023|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
303. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_024|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
304. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_025|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
305. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_026|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode
306. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_004:router_027|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode
307. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
308. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
309. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb
310. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
311. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_025|altera_merlin_arbitrator:arb
312. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_025|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
313. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
314. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
315. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
316. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
317. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
318. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
319. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
320. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
321. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
322. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
323. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
324. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
325. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
326. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
327. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
328. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
329. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
330. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
331. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
332. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
333. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016
334. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017
335. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018
336. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019
337. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_020
338. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_021
339. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_022
340. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_023
341. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_024
342. Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_025
343. Parameter Settings for User Entity Instance: qsys_system:u0|altera_reset_controller:rst_controller
344. Parameter Settings for User Entity Instance: qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
345. Parameter Settings for User Entity Instance: qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
346. Parameter Settings for User Entity Instance: qsys_system:u0|altera_reset_controller:rst_controller_001
347. Parameter Settings for User Entity Instance: qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
348. Parameter Settings for User Entity Instance: qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
349. Parameter Settings for User Entity Instance: PC2FPGA_UART_Test:bt_inst|precise_divider:u_precise_divider
350. Parameter Settings for Inferred Entity Instance: qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|altsyncram:ram_block1a0
351. Partition Dependent Files
352. Post-Synthesis Netlist Statistics for Top Partition
353. Partition "sld_hub:auto_hub" Resource Utilization by Entity
354. Multiplexer Restructuring Statistics (Restructuring Performed)
355. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
356. Port Connectivity Checks: "ROM_9:ROM_9_hum_one"
357. Port Connectivity Checks: "ROM_8:ROM_8_hum_one"
358. Port Connectivity Checks: "ROM_7:ROM_7_hum_one"
359. Port Connectivity Checks: "ROM_6:ROM_6_hum_one"
360. Port Connectivity Checks: "ROM_5:ROM_5_hum_one"
361. Port Connectivity Checks: "ROM_4:ROM_4_hum_one"
362. Port Connectivity Checks: "ROM_3:ROM_3_hum_one"
363. Port Connectivity Checks: "ROM_2:ROM_2_hum_one"
364. Port Connectivity Checks: "ROM_1:ROM_1_hum_one"
365. Port Connectivity Checks: "ROM_0:ROM_0_hum_one"
366. Port Connectivity Checks: "ROM_9:ROM_9_hum_ten"
367. Port Connectivity Checks: "ROM_8:ROM_8_hum_ten"
368. Port Connectivity Checks: "ROM_7:ROM_7_hum_ten"
369. Port Connectivity Checks: "ROM_6:ROM_6_hum_ten"
370. Port Connectivity Checks: "ROM_5:ROM_5_hum_ten"
371. Port Connectivity Checks: "ROM_4:ROM_4_hum_ten"
372. Port Connectivity Checks: "ROM_3:ROM_3_hum_ten"
373. Port Connectivity Checks: "ROM_2:ROM_2_hum_ten"
374. Port Connectivity Checks: "ROM_1:ROM_1_hum_ten"
375. Port Connectivity Checks: "ROM_0:ROM_0_hum_ten"
376. Port Connectivity Checks: "ROM_9:ROM_9_temp_one"
377. Port Connectivity Checks: "ROM_8:ROM_8_temp_one"
378. Port Connectivity Checks: "ROM_7:ROM_7_temp_one"
379. Port Connectivity Checks: "ROM_6:ROM_6_temp_one"
380. Port Connectivity Checks: "ROM_5:ROM_5_temp_one"
381. Port Connectivity Checks: "ROM_4:ROM_4_temp_one"
382. Port Connectivity Checks: "ROM_3:ROM_3_temp_one"
383. Port Connectivity Checks: "ROM_2:ROM_2_temp_one"
384. Port Connectivity Checks: "ROM_1:ROM_1_temp_one"
385. Port Connectivity Checks: "ROM_0:ROM_0_temp_one"
386. Port Connectivity Checks: "ROM_9:ROM_9_temp_ten"
387. Port Connectivity Checks: "ROM_8:ROM_8_temp_ten"
388. Port Connectivity Checks: "ROM_7:ROM_7_temp_ten"
389. Port Connectivity Checks: "ROM_6:ROM_6_temp_ten"
390. Port Connectivity Checks: "ROM_5:ROM_5_temp_ten"
391. Port Connectivity Checks: "ROM_4:ROM_4_temp_ten"
392. Port Connectivity Checks: "ROM_3:ROM_3_temp_ten"
393. Port Connectivity Checks: "ROM_2:ROM_2_temp_ten"
394. Port Connectivity Checks: "ROM_1:ROM_1_temp_ten"
395. Port Connectivity Checks: "ROM_0:ROM_0_temp_ten"
396. Port Connectivity Checks: "ROM_9:ROM_9_oxy_one"
397. Port Connectivity Checks: "ROM_8:ROM_8_oxy_one"
398. Port Connectivity Checks: "ROM_7:ROM_7_oxy_one"
399. Port Connectivity Checks: "ROM_6:ROM_6_oxy_one"
400. Port Connectivity Checks: "ROM_5:ROM_5_oxy_one"
401. Port Connectivity Checks: "ROM_4:ROM_4_oxy_one"
402. Port Connectivity Checks: "ROM_3:ROM_3_oxy_one"
403. Port Connectivity Checks: "ROM_2:ROM_2_oxy_one"
404. Port Connectivity Checks: "ROM_1:ROM_1_oxy_one"
405. Port Connectivity Checks: "ROM_0:ROM_0_oxy_one"
406. Port Connectivity Checks: "ROM_9:ROM_9_oxy_ten"
407. Port Connectivity Checks: "ROM_8:ROM_8_oxy_ten"
408. Port Connectivity Checks: "ROM_7:ROM_7_oxy_ten"
409. Port Connectivity Checks: "ROM_6:ROM_6_oxy_ten"
410. Port Connectivity Checks: "ROM_5:ROM_5_oxy_ten"
411. Port Connectivity Checks: "ROM_4:ROM_4_oxy_ten"
412. Port Connectivity Checks: "ROM_3:ROM_3_oxy_ten"
413. Port Connectivity Checks: "ROM_2:ROM_2_oxy_ten"
414. Port Connectivity Checks: "ROM_1:ROM_1_oxy_ten"
415. Port Connectivity Checks: "ROM_0:ROM_0_oxy_ten"
416. Port Connectivity Checks: "ROM_9:ROM_9_harmful_one"
417. Port Connectivity Checks: "ROM_8:ROM_8_harmful_one"
418. Port Connectivity Checks: "ROM_7:ROM_7_harmful_one"
419. Port Connectivity Checks: "ROM_6:ROM_6_harmful_one"
420. Port Connectivity Checks: "ROM_5:ROM_5_harmful_one"
421. Port Connectivity Checks: "ROM_4:ROM_4_harmful_one"
422. Port Connectivity Checks: "ROM_3:ROM_3_harmful_one"
423. Port Connectivity Checks: "ROM_2:ROM_2_harmful_one"
424. Port Connectivity Checks: "ROM_1:ROM_1_harmful_one"
425. Port Connectivity Checks: "ROM_0:ROM_0_harmful_one"
426. Port Connectivity Checks: "ROM_9:ROM_9_harmful_ten"
427. Port Connectivity Checks: "ROM_8:ROM_8_harmful_ten"
428. Port Connectivity Checks: "ROM_7:ROM_7_harmful_ten"
429. Port Connectivity Checks: "ROM_6:ROM_6_harmful_ten"
430. Port Connectivity Checks: "ROM_5:ROM_5_harmful_ten"
431. Port Connectivity Checks: "ROM_4:ROM_4_harmful_ten"
432. Port Connectivity Checks: "ROM_3:ROM_3_harmful_ten"
433. Port Connectivity Checks: "ROM_2:ROM_2_harmful_ten"
434. Port Connectivity Checks: "ROM_1:ROM_1_harmful_ten"
435. Port Connectivity Checks: "ROM_0:ROM_0_harmful_ten"
436. Port Connectivity Checks: "ROM_9:ROM_9_natural_one"
437. Port Connectivity Checks: "ROM_8:ROM_8_natural_one"
438. Port Connectivity Checks: "ROM_7:ROM_7_natural_one"
439. Port Connectivity Checks: "ROM_6:ROM_6_natural_one"
440. Port Connectivity Checks: "ROM_5:ROM_5_natural_one"
441. Port Connectivity Checks: "ROM_4:ROM_4_natural_one"
442. Port Connectivity Checks: "ROM_3:ROM_3_natural_one"
443. Port Connectivity Checks: "ROM_2:ROM_2_natural_one"
444. Port Connectivity Checks: "ROM_1:ROM_1_natural_one"
445. Port Connectivity Checks: "ROM_0:ROM_0_natural_one"
446. Port Connectivity Checks: "ROM_9:ROM_9_natural_ten"
447. Port Connectivity Checks: "ROM_8:ROM_8_natural_ten"
448. Port Connectivity Checks: "ROM_7:ROM_7_natural_ten"
449. Port Connectivity Checks: "ROM_6:ROM_6_natural_ten"
450. Port Connectivity Checks: "ROM_5:ROM_5_natural_ten"
451. Port Connectivity Checks: "ROM_4:ROM_4_natural_ten"
452. Port Connectivity Checks: "ROM_3:ROM_3_natural_ten"
453. Port Connectivity Checks: "ROM_2:ROM_2_natural_ten"
454. Port Connectivity Checks: "ROM_1:ROM_1_natural_ten"
455. Port Connectivity Checks: "ROM_0:ROM_0_natural_ten"
456. Port Connectivity Checks: "ROM_9:ROM_9_liquefied_one"
457. Port Connectivity Checks: "ROM_8:ROM_8_liquefied_one"
458. Port Connectivity Checks: "ROM_7:ROM_7_liquefied_one"
459. Port Connectivity Checks: "ROM_6:ROM_6_liquefied_one"
460. Port Connectivity Checks: "ROM_5:ROM_5_liquefied_one"
461. Port Connectivity Checks: "ROM_4:ROM_4_liquefied_one"
462. Port Connectivity Checks: "ROM_3:ROM_3_liquefied_one"
463. Port Connectivity Checks: "ROM_2:ROM_2_liquefied_one"
464. Port Connectivity Checks: "ROM_1:ROM_1_liquefied_one"
465. Port Connectivity Checks: "ROM_0:ROM_0_liquefied_one"
466. Port Connectivity Checks: "ROM_9:ROM_9_liquefied_ten"
467. Port Connectivity Checks: "ROM_8:ROM_8_liquefied_ten"
468. Port Connectivity Checks: "ROM_7:ROM_7_liquefied_ten"
469. Port Connectivity Checks: "ROM_6:ROM_6_liquefied_ten"
470. Port Connectivity Checks: "ROM_5:ROM_5_liquefied_ten"
471. Port Connectivity Checks: "ROM_4:ROM_4_liquefied_ten"
472. Port Connectivity Checks: "ROM_3:ROM_3_liquefied_ten"
473. Port Connectivity Checks: "ROM_2:ROM_2_liquefied_ten"
474. Port Connectivity Checks: "ROM_1:ROM_1_liquefied_ten"
475. Port Connectivity Checks: "ROM_0:ROM_0_liquefied_ten"
476. Port Connectivity Checks: "ROM_9:ROM_9_h2_one"
477. Port Connectivity Checks: "ROM_8:ROM_8_h2_one"
478. Port Connectivity Checks: "ROM_7:ROM_7_h2_one"
479. Port Connectivity Checks: "ROM_6:ROM_6_h2_one"
480. Port Connectivity Checks: "ROM_5:ROM_5_h2_one"
481. Port Connectivity Checks: "ROM_4:ROM_4_h2_one"
482. Port Connectivity Checks: "ROM_3:ROM_3_h2_one"
483. Port Connectivity Checks: "ROM_2:ROM_2_h2_one"
484. Port Connectivity Checks: "ROM_1:ROM_1_h2_one"
485. Port Connectivity Checks: "ROM_0:ROM_0_h2_one"
486. Port Connectivity Checks: "ROM_9:ROM_9_h2_ten"
487. Port Connectivity Checks: "ROM_8:ROM_8_h2_ten"
488. Port Connectivity Checks: "ROM_7:ROM_7_h2_ten"
489. Port Connectivity Checks: "ROM_6:ROM_6_h2_ten"
490. Port Connectivity Checks: "ROM_5:ROM_5_h2_ten"
491. Port Connectivity Checks: "ROM_4:ROM_4_h2_ten"
492. Port Connectivity Checks: "ROM_3:ROM_3_h2_ten"
493. Port Connectivity Checks: "ROM_2:ROM_2_h2_ten"
494. Port Connectivity Checks: "ROM_1:ROM_1_h2_ten"
495. Port Connectivity Checks: "ROM_0:ROM_0_h2_ten"
496. Port Connectivity Checks: "ROM_9:ROM_9_heart_rate_one"
497. Port Connectivity Checks: "ROM_8:ROM_8_heart_rate_one"
498. Port Connectivity Checks: "ROM_7:ROM_7_heart_rate_one"
499. Port Connectivity Checks: "ROM_6:ROM_6_heart_rate_one"
500. Port Connectivity Checks: "ROM_5:ROM_5_heart_rate_one"
501. Port Connectivity Checks: "ROM_4:ROM_4_heart_rate_one"
502. Port Connectivity Checks: "ROM_3:ROM_3_heart_rate_one"
503. Port Connectivity Checks: "ROM_2:ROM_2_heart_rate_one"
504. Port Connectivity Checks: "ROM_1:ROM_1_heart_rate_one"
505. Port Connectivity Checks: "ROM_0:ROM_0_heart_rate_one"
506. Port Connectivity Checks: "ROM_9:ROM_9_heart_rate_ten"
507. Port Connectivity Checks: "ROM_8:ROM_8_heart_rate_ten"
508. Port Connectivity Checks: "ROM_7:ROM_7_heart_rate_ten"
509. Port Connectivity Checks: "ROM_6:ROM_6_heart_rate_ten"
510. Port Connectivity Checks: "ROM_5:ROM_5_heart_rate_ten"
511. Port Connectivity Checks: "ROM_4:ROM_4_heart_rate_ten"
512. Port Connectivity Checks: "ROM_3:ROM_3_heart_rate_ten"
513. Port Connectivity Checks: "ROM_2:ROM_2_heart_rate_ten"
514. Port Connectivity Checks: "ROM_1:ROM_1_heart_rate_ten"
515. Port Connectivity Checks: "ROM_0:ROM_0_heart_rate_ten"
516. Port Connectivity Checks: "ROM_9:ROM_9_heart_rate_hun"
517. Port Connectivity Checks: "ROM_8:ROM_8_heart_rate_hun"
518. Port Connectivity Checks: "ROM_7:ROM_7_heart_rate_hun"
519. Port Connectivity Checks: "ROM_6:ROM_6_heart_rate_hun"
520. Port Connectivity Checks: "ROM_5:ROM_5_heart_rate_hun"
521. Port Connectivity Checks: "ROM_4:ROM_4_heart_rate_hun"
522. Port Connectivity Checks: "ROM_3:ROM_3_heart_rate_hun"
523. Port Connectivity Checks: "ROM_2:ROM_2_heart_rate_hun"
524. Port Connectivity Checks: "ROM_1:ROM_1_heart_rate_hun"
525. Port Connectivity Checks: "ROM_0:ROM_0_heart_rate_hun"
526. Port Connectivity Checks: "ROM_9:ROM_9_body_temp_dec_ten"
527. Port Connectivity Checks: "ROM_8:ROM_8_body_temp_dec_ten"
528. Port Connectivity Checks: "ROM_7:ROM_7_body_temp_dec_ten"
529. Port Connectivity Checks: "ROM_6:ROM_6_body_temp_dec_ten"
530. Port Connectivity Checks: "ROM_5:ROM_5_body_temp_dec_ten"
531. Port Connectivity Checks: "ROM_4:ROM_4_body_temp_dec_ten"
532. Port Connectivity Checks: "ROM_3:ROM_3_body_temp_dec_ten"
533. Port Connectivity Checks: "ROM_2:ROM_2_body_temp_dec_ten"
534. Port Connectivity Checks: "ROM_1:ROM_1_body_temp_dec_ten"
535. Port Connectivity Checks: "ROM_0:ROM_0_body_temp_dec_ten"
536. Port Connectivity Checks: "ROM_9:ROM_9_body_temp_int_one"
537. Port Connectivity Checks: "ROM_8:ROM_8_body_temp_int_one"
538. Port Connectivity Checks: "ROM_7:ROM_7_body_temp_int_one"
539. Port Connectivity Checks: "ROM_6:ROM_6_body_temp_int_one"
540. Port Connectivity Checks: "ROM_5:ROM_5_body_temp_int_one"
541. Port Connectivity Checks: "ROM_4:ROM_4_body_temp_int_one"
542. Port Connectivity Checks: "ROM_3:ROM_3_body_temp_int_one"
543. Port Connectivity Checks: "ROM_2:ROM_2_body_temp_int_one"
544. Port Connectivity Checks: "ROM_1:ROM_1_body_temp_int_one"
545. Port Connectivity Checks: "ROM_0:ROM_0_body_temp_int_one"
546. Port Connectivity Checks: "ROM_9:ROM_9_body_temp_int_ten"
547. Port Connectivity Checks: "ROM_8:ROM_8_body_temp_int_ten"
548. Port Connectivity Checks: "ROM_7:ROM_7_body_temp_int_ten"
549. Port Connectivity Checks: "ROM_6:ROM_6_body_temp_int_ten"
550. Port Connectivity Checks: "ROM_5:ROM_5_body_temp_int_ten"
551. Port Connectivity Checks: "ROM_4:ROM_4_body_temp_int_ten"
552. Port Connectivity Checks: "ROM_3:ROM_3_body_temp_int_ten"
553. Port Connectivity Checks: "ROM_2:ROM_2_body_temp_int_ten"
554. Port Connectivity Checks: "ROM_1:ROM_1_body_temp_int_ten"
555. Port Connectivity Checks: "ROM_0:ROM_0_body_temp_int_ten"
556. Port Connectivity Checks: "PC2FPGA_UART_Test:bt_inst|uart_transfer:u_uart_transfer"
557. Port Connectivity Checks: "PC2FPGA_UART_Test:bt_inst"
558. Port Connectivity Checks: "qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
559. Port Connectivity Checks: "qsys_system:u0|altera_reset_controller:rst_controller_001"
560. Port Connectivity Checks: "qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
561. Port Connectivity Checks: "qsys_system:u0|altera_reset_controller:rst_controller"
562. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
563. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
564. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
565. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_004:router_004|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode"
566. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_002|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode"
567. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_001:router_001|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
568. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode"
569. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo"
570. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rom_s1_agent"
571. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo"
572. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_one_s1_agent"
573. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo"
574. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_ten_s1_agent"
575. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo"
576. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_one_s1_agent"
577. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo"
578. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_ten_s1_agent"
579. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo"
580. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_one_s1_agent"
581. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo"
582. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_ten_s1_agent"
583. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo"
584. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_one_s1_agent"
585. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo"
586. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_ten_s1_agent"
587. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo"
588. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_one_s1_agent"
589. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo"
590. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_ten_s1_agent"
591. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo"
592. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch0_s1_agent"
593. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo"
594. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch1_s1_agent"
595. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo"
596. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch2_s1_agent"
597. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo"
598. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch3_s1_agent"
599. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo"
600. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch4_s1_agent"
601. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo"
602. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_ten_s1_agent"
603. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo"
604. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_one_s1_agent"
605. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo"
606. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_hun_s1_agent"
607. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo"
608. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:end_o_s1_agent"
609. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo"
610. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_1_s1_agent"
611. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo"
612. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_0_s1_agent"
613. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo"
614. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent"
615. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo"
616. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent"
617. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
618. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
619. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
620. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
621. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent"
622. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent"
623. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rom_s1_translator"
624. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_one_s1_translator"
625. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_ten_s1_translator"
626. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_one_s1_translator"
627. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_ten_s1_translator"
628. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_one_s1_translator"
629. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_ten_s1_translator"
630. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_one_s1_translator"
631. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_ten_s1_translator"
632. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_one_s1_translator"
633. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_ten_s1_translator"
634. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator"
635. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator"
636. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator"
637. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator"
638. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator"
639. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_ten_s1_translator"
640. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_one_s1_translator"
641. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_hun_s1_translator"
642. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator"
643. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator"
644. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator"
645. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator"
646. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator"
647. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
648. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
649. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator"
650. Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator"
651. Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy"
652. Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
653. Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
654. Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_pib:the_qsys_system_nios2_gen2_cpu_nios2_oci_pib"
655. Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc"
656. Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace|qsys_system_nios2_gen2_cpu_nios2_oci_td_mode:qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode"
657. Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace"
658. Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk"
659. Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_xbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_xbrk"
660. Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug"
661. Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci"
662. Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_test_bench:the_qsys_system_nios2_gen2_cpu_test_bench"
663. Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2"
664. Port Connectivity Checks: "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic"
665. Port Connectivity Checks: "qsys_system:u0|qsys_system_jtag_uart:jtag_uart"
666. Port Connectivity Checks: "qsys_system:u0|qsys_system_ROM:rom"
667. Port Connectivity Checks: "qsys_system:u0|qsys_system_RAM:ram"
668. Port Connectivity Checks: "DHT11_top:DHT11_inst|bintobcd:bintobcd_4"
669. Port Connectivity Checks: "DHT11_top:DHT11_inst|bintobcd:bintobcd_3"
670. Port Connectivity Checks: "DHT11_top:DHT11_inst"
671. Port Connectivity Checks: "Oxygen:Oxygen"
672. Port Connectivity Checks: "AD7928:AD7928"
673. Port Connectivity Checks: "sensor:sensor"
674. Port Connectivity Checks: "LCD_Driver:LCD_Driver"
675. Port Connectivity Checks: "ROM_temp_unit:ROM_temp_unit"
676. Port Connectivity Checks: "ROM_rh:ROM_rh_inst"
677. Port Connectivity Checks: "ROM_temp_unit:ROM_unit"
678. Port Connectivity Checks: "ROM_dp:ROM_dp_inst"
679. Port Connectivity Checks: "RAM:RAM_inst"
680. Port Connectivity Checks: "Process:Process"
681. Port Connectivity Checks: "Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_2"
682. Port Connectivity Checks: "Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_1"
683. Port Connectivity Checks: "Body_temp_Process:Body_temp_Process"
684. Port Connectivity Checks: "Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit"
685. Port Connectivity Checks: "Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector"
686. Port Connectivity Checks: "Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit"
687. Port Connectivity Checks: "Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit"
688. Port Connectivity Checks: "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2"
689. Port Connectivity Checks: "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1"
690. Port Connectivity Checks: "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1"
691. Port Connectivity Checks: "Sdram_Control_2Port:Sdram_Control_2Port|sdr_data_path:data_path1"
692. Port Connectivity Checks: "Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1"
693. Port Connectivity Checks: "Sdram_Control_2Port:Sdram_Control_2Port"
694. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit"
695. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit"
696. Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor"
697. Port Connectivity Checks: "SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|CMOS_Capture_RAW_Gray:u_CMOS_Capture_RAW_Gray_sensor1"
698. Port Connectivity Checks: "SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit"
699. Port Connectivity Checks: "SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034"
700. Port Connectivity Checks: "system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay"
701. Elapsed Time Per Partition
702. Analysis & Synthesis Messages
703. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 12 09:48:53 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; FAMS                                            ;
; Top-level Entity Name              ; FAMS                                            ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; FAMS               ; FAMS               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                             ; Library     ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; rtl/uart_tx/uart_transfer.v                                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_transfer.v                                                                     ;             ;
; rtl/uart_tx/uart_test.v                                                                                                                  ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v                                                                         ;             ;
; rtl/uart_tx/precise_divider.v                                                                                                            ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/precise_divider.v                                                                   ;             ;
; rtl/DHT11/DHT11_top.v                                                                                                                    ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v                                                                           ;             ;
; rtl/DHT11/DHT11_opera.v                                                                                                                  ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v                                                                         ;             ;
; rtl/DHT11/DHT11_cmd.v                                                                                                                    ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_cmd.v                                                                           ;             ;
; rtl/DHT11/async_send.v                                                                                                                   ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/async_send.v                                                                          ;             ;
; rtl/bintobcd/bintobcd.v                                                                                                                  ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v                                                                         ;             ;
; rtl/GY_MCU90640/RAM.v                                                                                                                    ; yes             ; User Wizard-Generated File             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v                                                                           ;             ;
; rtl/GY_MCU90640/uart_rx.v                                                                                                                ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/uart_rx.v                                                                       ;             ;
; rtl/GY_MCU90640/Process.v                                                                                                                ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v                                                                       ;             ;
; rtl/ADC/AD7928.v                                                                                                                         ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v                                                                                ;             ;
; rtl/Oxygen/Oxygen.v                                                                                                                      ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v                                                                             ;             ;
; rtl/sensor/sensor.v                                                                                                                      ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v                                                                             ;             ;
; rtl/LCD_Driver/LCD_Driver.v                                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v                                                                     ;             ;
; rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v                                                                               ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v                                      ;             ;
; rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v                                                                                   ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v                                          ;             ;
; rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v                                                                                  ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v                                         ;             ;
; rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v                                                                                        ; yes             ; User Wizard-Generated File             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v                                               ;             ;
; rtl/Video_Image_Processor_2/Image_Handler.v                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v                                                     ;             ;
; rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v                                                                                                  ; yes             ; User Wizard-Generated File             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v                                                         ;             ;
; rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v                                                                                                  ; yes             ; User Wizard-Generated File             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v                                                         ;             ;
; rtl/Sdram_Control_2Port/Sdram_Params.h                                                                                                   ; yes             ; User File                              ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Params.h                                                          ;             ;
; rtl/Sdram_Control_2Port/Sdram_Control_2Port.v                                                                                            ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v                                                   ;             ;
; rtl/Sdram_Control_2Port/sdr_data_path.v                                                                                                  ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/sdr_data_path.v                                                         ;             ;
; rtl/Sdram_Control_2Port/control_interface.v                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/control_interface.v                                                     ;             ;
; rtl/Sdram_Control_2Port/command.v                                                                                                        ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v                                                               ;             ;
; rtl/key/Threshold_Adj.v                                                                                                                  ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v                                                                         ;             ;
; rtl/key/key_counter_scan.v                                                                                                               ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/key_counter_scan.v                                                                      ;             ;
; rtl/Sensor_Image_Zoom/Sensor_Image_Zoom.v                                                                                                ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sensor_Image_Zoom/Sensor_Image_Zoom.v                                                       ;             ;
; rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v                                     ;             ;
; rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v                                                     ;             ;
; rtl/cmos_i2c_oVxxxx/I2C_MT9V034_Gray_Config.v                                                                                            ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/I2C_MT9V034_Gray_Config.v                                                   ;             ;
; rtl/cmos_i2c_oVxxxx/CMOS_Capture_RAW_Gray.v                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/CMOS_Capture_RAW_Gray.v                                                     ;             ;
; rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v                                                                                 ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v                                        ;             ;
; rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v                                                                                         ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v                                                ;             ;
; rtl/Video_Image_Processor/Video_Image_Processor.v                                                                                        ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Video_Image_Processor.v                                               ;             ;
; rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v                                                                                          ; yes             ; User Wizard-Generated File             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v                                                 ;             ;
; rtl/system_index/system_init_delay.v                                                                                                     ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_init_delay.v                                                            ;             ;
; rtl/system_index/system_ctrl_pll.v                                                                                                       ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v                                                              ;             ;
; FAMS.v                                                                                                                                   ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v                                                                                          ;             ;
; rtl/system_index/pll.v                                                                                                                   ; yes             ; User Wizard-Generated File             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v                                                                          ;             ;
; rtl/Body_temp_Process/Body_temp_Process.v                                                                                                ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v                                                       ;             ;
; ROM/ROM_temp_unit.v                                                                                                                      ; yes             ; User Wizard-Generated File             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_temp_unit.v                                                                             ;             ;
; ROM/ROM_0.v                                                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_0.v                                                                                     ;             ;
; ROM/ROM_1.v                                                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_1.v                                                                                     ;             ;
; ROM/ROM_2.v                                                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_2.v                                                                                     ;             ;
; ROM/ROM_3.v                                                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_3.v                                                                                     ;             ;
; ROM/ROM_4.v                                                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_4.v                                                                                     ;             ;
; ROM/ROM_5.v                                                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_5.v                                                                                     ;             ;
; ROM/ROM_6.v                                                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_6.v                                                                                     ;             ;
; ROM/ROM_7.v                                                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_7.v                                                                                     ;             ;
; ROM/ROM_8.v                                                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_8.v                                                                                     ;             ;
; ROM/ROM_9.v                                                                                                                              ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_9.v                                                                                     ;             ;
; ROM/ROM_dp.v                                                                                                                             ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_dp.v                                                                                    ;             ;
; mif/zhongwen.mif                                                                                                                         ; yes             ; User Memory Initialization File        ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/mif/zhongwen.mif                                                                                ;             ;
; ROM/ROM_chinese.v                                                                                                                        ; yes             ; User Wizard-Generated File             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_chinese.v                                                                               ;             ;
; ROM/ROM_ppm.v                                                                                                                            ; yes             ; User Wizard-Generated File             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_ppm.v                                                                                   ;             ;
; ROM/ROM_rh.v                                                                                                                             ; yes             ; User Wizard-Generated File             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_rh.v                                                                                    ;             ;
; rtl/key_control/key_control.v                                                                                                            ; yes             ; User Verilog HDL File                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key_control/key_control.v                                                                   ;             ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/qsys_system.v                                                                 ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/qsys_system.v                                                                 ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v                                            ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv                                        ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv                                ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_merlin_master_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_merlin_master_agent.sv                                      ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_merlin_master_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_merlin_master_translator.sv                                 ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv                                       ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv                                  ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_reset_controller.v                                          ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_reset_controller.v                                          ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_reset_synchronizer.v                                        ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/altera_reset_synchronizer.v                                        ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_ram.v                                                  ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_ram.v                                                  ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_rom.v                                                  ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_rom.v                                                  ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_ain_ch0.v                                              ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_ain_ch0.v                                              ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_end_o.v                                                ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_end_o.v                                                ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_h2_one.v                                               ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_h2_one.v                                               ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv                                          ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v                                            ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v                                            ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_max30102_0.v                                           ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_max30102_0.v                                           ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v                                    ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v                  ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv                         ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv                     ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv                           ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv                       ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv                            ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv                        ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv                        ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv                        ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv                        ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv                        ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv                         ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv                     ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv                           ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; Auto-Found SystemVerilog HDL File      ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv                       ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v                                           ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v                                           ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v                                       ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v                                       ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v                    ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v                    ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v                       ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v                       ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v                   ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v                   ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v                            ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v                            ; qsys_system ;
; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v                                           ; yes             ; Auto-Found Verilog HDL File            ; e:/2019gedc/code_project/cyclone_iv/fams/db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v                                           ; qsys_system ;
; altpll.tdf                                                                                                                               ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                             ;             ;
; aglobal181.inc                                                                                                                           ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                         ;             ;
; stratix_pll.inc                                                                                                                          ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                        ;             ;
; stratixii_pll.inc                                                                                                                        ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                      ;             ;
; cycloneii_pll.inc                                                                                                                        ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                      ;             ;
; db/pll_altpll.v                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v                                                                                 ;             ;
; altshift_taps.tdf                                                                                                                        ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                                      ;             ;
; altdpram.inc                                                                                                                             ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                           ;             ;
; lpm_counter.inc                                                                                                                          ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                        ;             ;
; lpm_compare.inc                                                                                                                          ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                        ;             ;
; lpm_constant.inc                                                                                                                         ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                       ;             ;
; db/shift_taps_7rv.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_7rv.tdf                                                                           ;             ;
; db/altsyncram_pja1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_pja1.tdf                                                                          ;             ;
; db/cntr_3uf.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_3uf.tdf                                                                                 ;             ;
; db/cmpr_7ic.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_7ic.tdf                                                                                 ;             ;
; dcfifo_mixed_widths.tdf                                                                                                                  ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                                ;             ;
; db/dcfifo_9dq1.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf                                                                              ;             ;
; db/a_gray2bin_ugb.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_gray2bin_ugb.tdf                                                                           ;             ;
; db/a_graycounter_t57.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_t57.tdf                                                                        ;             ;
; db/a_graycounter_ojc.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_ojc.tdf                                                                        ;             ;
; db/altsyncram_be51.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_be51.tdf                                                                          ;             ;
; db/dffpipe_gd9.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_gd9.tdf                                                                              ;             ;
; db/alt_synch_pipe_0ol.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_0ol.tdf                                                                       ;             ;
; db/dffpipe_hd9.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_hd9.tdf                                                                              ;             ;
; db/dffpipe_oe9.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_oe9.tdf                                                                              ;             ;
; db/alt_synch_pipe_1ol.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_1ol.tdf                                                                       ;             ;
; db/dffpipe_id9.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_id9.tdf                                                                              ;             ;
; db/cmpr_f66.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_f66.tdf                                                                                 ;             ;
; db/cntr_54e.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_54e.tdf                                                                                 ;             ;
; db/dcfifo_ieq1.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf                                                                              ;             ;
; db/a_gray2bin_6ib.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_gray2bin_6ib.tdf                                                                           ;             ;
; db/a_graycounter_477.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_477.tdf                                                                        ;             ;
; db/a_graycounter_1lc.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_1lc.tdf                                                                        ;             ;
; db/altsyncram_kf51.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_kf51.tdf                                                                          ;             ;
; db/dffpipe_pe9.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_pe9.tdf                                                                              ;             ;
; db/alt_synch_pipe_8pl.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_8pl.tdf                                                                       ;             ;
; db/dffpipe_qe9.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_qe9.tdf                                                                              ;             ;
; db/alt_synch_pipe_9pl.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_9pl.tdf                                                                       ;             ;
; db/dffpipe_re9.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_re9.tdf                                                                              ;             ;
; db/cmpr_n76.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_n76.tdf                                                                                 ;             ;
; db/shift_taps_0rv.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf                                                                           ;             ;
; db/altsyncram_fga1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_fga1.tdf                                                                          ;             ;
; altsyncram.tdf                                                                                                                           ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;             ;
; stratix_ram_block.inc                                                                                                                    ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;             ;
; lpm_mux.inc                                                                                                                              ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;             ;
; lpm_decode.inc                                                                                                                           ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;             ;
; a_rdenreg.inc                                                                                                                            ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;             ;
; altrom.inc                                                                                                                               ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                                             ;             ;
; altram.inc                                                                                                                               ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                                             ;             ;
; db/altsyncram_v8n1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_v8n1.tdf                                                                          ;             ;
; db/altsyncram_soa1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_soa1.tdf                                                                          ;             ;
; db/decode_c8a.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/decode_c8a.tdf                                                                               ;             ;
; db/mux_smb.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/mux_smb.tdf                                                                                  ;             ;
; db/altsyncram_bna1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_bna1.tdf                                                                          ;             ;
; ./mif/temp_unit.mif                                                                                                                      ; yes             ; Auto-Found Memory Initialization File  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/mif/temp_unit.mif                                                                               ;             ;
; db/altsyncram_06a1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_06a1.tdf                                                                          ;             ;
; ./mif/ppm.mif                                                                                                                            ; yes             ; Auto-Found Memory Initialization File  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/mif/ppm.mif                                                                                     ;             ;
; db/altsyncram_gv91.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_gv91.tdf                                                                          ;             ;
; ./mif/rh.mif                                                                                                                             ; yes             ; Auto-Found Memory Initialization File  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/mif/rh.mif                                                                                      ;             ;
; db/altsyncram_j3n1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf                                                                          ;             ;
; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex                                              ; yes             ; Auto-Found Memory Initialization File  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex                                              ;             ;
; db/altsyncram_b4n1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_b4n1.tdf                                                                          ;             ;
; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex                                              ; yes             ; Auto-Found Memory Initialization File  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex                                              ;             ;
; scfifo.tdf                                                                                                                               ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                             ;             ;
; a_regfifo.inc                                                                                                                            ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                          ;             ;
; a_dpfifo.inc                                                                                                                             ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                           ;             ;
; a_i2fifo.inc                                                                                                                             ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                           ;             ;
; a_fffifo.inc                                                                                                                             ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                           ;             ;
; a_f2fifo.inc                                                                                                                             ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                           ;             ;
; db/scfifo_jr21.tdf                                                                                                                       ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/scfifo_jr21.tdf                                                                              ;             ;
; db/a_dpfifo_l011.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf                                                                            ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_fefifo_7cf.tdf                                                                             ;             ;
; db/cntr_do7.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_do7.tdf                                                                                 ;             ;
; db/altsyncram_nio1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_nio1.tdf                                                                          ;             ;
; db/cntr_1ob.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_1ob.tdf                                                                                 ;             ;
; alt_jtag_atlantic.v                                                                                                                      ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                            ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                        ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                      ;             ;
; db/altsyncram_6mc1.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_6mc1.tdf                                                                          ;             ;
; altera_std_synchronizer.v                                                                                                                ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                              ;             ;
; db/altsyncram_ac71.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_ac71.tdf                                                                          ;             ;
; sld_virtual_jtag_basic.v                                                                                                                 ; yes             ; Megafunction                           ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                               ;             ;
; sld_hub.vhd                                                                                                                              ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                            ; altera_sld  ;
; db/ip/sld0f2e8f86/alt_sld_fab.v                                                                                                          ; yes             ; Encrypted Altera IP File               ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/alt_sld_fab.v                                                                 ; alt_sld_fab ;
; db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v                                                                                   ; yes             ; Encrypted Altera IP File               ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v                                          ; alt_sld_fab ;
; db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                            ; yes             ; Auto-Found SystemVerilog HDL File      ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; alt_sld_fab ;
; db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                         ; yes             ; Encrypted Altera IP File               ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; alt_sld_fab ;
; db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                       ; yes             ; Encrypted Altera IP File               ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; alt_sld_fab ;
; db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                         ; yes             ; Encrypted Altera IP File               ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                         ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                       ;             ;
; sld_rom_sr.vhd                                                                                                                           ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                         ;             ;
; db/altsyncram_nnj3.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_nnj3.tdf                                                                          ;             ;
; db/decode_osa.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/decode_osa.tdf                                                                               ;             ;
; db/mux_lob.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/mux_lob.tdf                                                                                  ;             ;
+------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File                                           ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; Altera ; RAM: 2-PORT                     ; 18.1    ; N/A          ; N/A          ; |FAMS|RAM:RAM_inst                                                                                                                                                                                                                                                        ; rtl/GY_MCU90640/RAM.v                                     ;
; Altera ; ROM: 1-PORT                     ; 18.1    ; N/A          ; N/A          ; |FAMS|ROM_chinese:ROM_chinese_inst                                                                                                                                                                                                                                        ; ROM/ROM_chinese.v                                         ;
; Altera ; ROM: 1-PORT                     ; 18.1    ; N/A          ; N/A          ; |FAMS|ROM_ppm:ROM_ppm_inst                                                                                                                                                                                                                                                ; ROM/ROM_ppm.v                                             ;
; Altera ; ROM: 1-PORT                     ; 18.1    ; N/A          ; N/A          ; |FAMS|ROM_rh:ROM_rh_inst                                                                                                                                                                                                                                                  ; ROM/ROM_rh.v                                              ;
; Altera ; ROM: 1-PORT                     ; 18.1    ; N/A          ; N/A          ; |FAMS|ROM_temp_unit:ROM_temp_unit                                                                                                                                                                                                                                         ; ROM/ROM_temp_unit.v                                       ;
; Altera ; ROM: 1-PORT                     ; 18.1    ; N/A          ; N/A          ; |FAMS|ROM_temp_unit:ROM_unit                                                                                                                                                                                                                                              ; ROM/ROM_temp_unit.v                                       ;
; Altera ; FIFO                            ; 18.1    ; N/A          ; N/A          ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                    ; rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v                   ;
; Altera ; FIFO                            ; 18.1    ; N/A          ; N/A          ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2                                                                                                                                                                                                    ; rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v                   ;
; Altera ; FIFO                            ; 18.1    ; N/A          ; N/A          ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                   ; rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v                   ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                           ;
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0                                                                                                                                                                                                                                                      ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_ain_ch0:ain_ch0                                                                                                                                                                                                                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_ain_ch0:ain_ch1                                                                                                                                                                                                                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_ain_ch0:ain_ch2                                                                                                                                                                                                                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_ain_ch0:ain_ch3                                                                                                                                                                                                                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_ain_ch0:ain_ch4                                                                                                                                                                                                                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_end_o:end_o                                                                                                                                                                                                                              ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_h2_one:h2_one                                                                                                                                                                                                                            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_h2_one:h2_ten                                                                                                                                                                                                                            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_h2_one:harmful_one                                                                                                                                                                                                                       ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_h2_one:harmful_ten                                                                                                                                                                                                                       ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_hun                                                                                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_one                                                                                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_ten                                                                                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_irq_mapper:irq_mapper                                                                                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart                                                                                                                                                                                                                      ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_h2_one:liquefied_one                                                                                                                                                                                                                     ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_h2_one:liquefied_ten                                                                                                                                                                                                                     ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_max30102_0:max30102_0                                                                                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_max30102_0:max30102_1                                                                                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                      ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch0_s1_agent                                                                                                                                                           ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo                                                                                                                                                      ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator                                                                                                                                                 ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch1_s1_agent                                                                                                                                                           ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo                                                                                                                                                      ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator                                                                                                                                                 ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch2_s1_agent                                                                                                                                                           ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo                                                                                                                                                      ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator                                                                                                                                                 ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch3_s1_agent                                                                                                                                                           ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo                                                                                                                                                      ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator                                                                                                                                                 ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch4_s1_agent                                                                                                                                                           ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo                                                                                                                                                      ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator                                                                                                                                                 ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_020                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_020|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_021                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_021|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_022                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_022|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_023                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_023|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_024                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_024|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_025                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_025|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                        ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_019                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_020                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_021                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_022                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_023                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux_024                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_025                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:end_o_s1_agent                                                                                                                                                             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo                                                                                                                                                        ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator                                                                                                                                                   ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_one_s1_agent                                                                                                                                                            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo                                                                                                                                                       ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_one_s1_translator                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_ten_s1_agent                                                                                                                                                            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo                                                                                                                                                       ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_ten_s1_translator                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_one_s1_agent                                                                                                                                                       ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_one_s1_translator                                                                                                                                             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_ten_s1_agent                                                                                                                                                       ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_ten_s1_translator                                                                                                                                             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_hun_s1_agent                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo                                                                                                                                               ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_hun_s1_translator                                                                                                                                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_one_s1_agent                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo                                                                                                                                               ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_one_s1_translator                                                                                                                                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_ten_s1_agent                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo                                                                                                                                               ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_ten_s1_translator                                                                                                                                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                     ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_one_s1_agent                                                                                                                                                     ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_one_s1_translator                                                                                                                                           ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_ten_s1_agent                                                                                                                                                     ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_ten_s1_translator                                                                                                                                           ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_0_s1_agent                                                                                                                                                        ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo                                                                                                                                                   ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator                                                                                                                                              ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_1_s1_agent                                                                                                                                                        ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo                                                                                                                                                   ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator                                                                                                                                              ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_one_s1_agent                                                                                                                                                       ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_one_s1_translator                                                                                                                                             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_ten_s1_agent                                                                                                                                                       ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_ten_s1_translator                                                                                                                                             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent                                                                                                                                              ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent                                                                                                                                           ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo                                                                                                                                      ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator                                                                                                                                 ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent                                                                                                                                       ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator                                                                                                                             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_one_s1_agent                                                                                                                                                           ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo                                                                                                                                                      ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_one_s1_translator                                                                                                                                                 ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_ten_s1_agent                                                                                                                                                           ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo                                                                                                                                                      ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_ten_s1_translator                                                                                                                                                 ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                               ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                     ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rom_s1_agent                                                                                                                                                               ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo                                                                                                                                                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rom_s1_translator                                                                                                                                                     ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router                                                                                                                                                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_001:router_001                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_002                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_003                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_004:router_004                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_004:router_005                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_006                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_007                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_008                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_009                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_010                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_011                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_012                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_013                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_014                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_015                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_016                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_017                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_018                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_019                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_020                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_021                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_022                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_023                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_024                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_025                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_026                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_004:router_027                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_019                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_020                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_021                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_022                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_023                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_024                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_025                                                                                                                                            ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                        ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                             ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                        ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                   ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_h2_one:natural_one                                                                                                                                                                                                                       ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_h2_one:natural_ten                                                                                                                                                                                                                       ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2                                                                                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu                                                                                                                                                                                     ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_h2_one:oxy_one                                                                                                                                                                                                                           ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_h2_one:oxy_ten                                                                                                                                                                                                                           ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_RAM:ram                                                                                                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_ROM:rom                                                                                                                                                                                                                                  ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                               ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                           ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; altera_avalon_sysid_qsys        ; 18.1    ; N/A          ; N/A          ; |FAMS|qsys_system:u0|qsys_system_sysid_qsys:sysid_qsys                                                                                                                                                                                                                    ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/qsys_system.qsys ;
; Altera ; Shift register (RAM-based)      ; 18.1    ; N/A          ; N/A          ; |FAMS|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit                                                                     ; rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v           ;
; Altera ; ALTPLL                          ; 18.1    ; N/A          ; N/A          ; |FAMS|system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst                                                                                                                                                                                                                      ; rtl/system_index/pll.v                                    ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------+
; Partition Status Summary                                 ;
+------------------+-------------+-------------------------+
; Partition Name   ; Synthesized ; Reason                  ;
+------------------+-------------+-------------------------+
; Top              ; yes         ; Dependent files changed ;
; sld_hub:auto_hub ; no          ; No relevant changes     ;
+------------------+-------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                                                                   ; File Name                                             ; Relative Location ; Change   ; Old                              ; New                              ;
+---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated ; software/Data_Process/mem_init/qsys_system_RAM.hex    ; Project Directory ; Checksum ; 97f852184a261cc49140e0eeb0c8c497 ; 4aaf3a514aef4b167a536fa33ebe5fd0 ;
; qsys_system:u0|qsys_system_sysid_qsys:sysid_qsys                                            ; db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v ; Project Directory ; Checksum ; 12320e358f2ce319bf5616245e412c1a ; cef24c2ca4e41e1ae6426f078353e7c0 ;
+---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                        ; Entity Name                                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |FAMS                                                                                                               ; 8218 (889)          ; 3274 (68)                 ; 300700      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS                                                                                                                                                                                                                                                                                                                                                                                                                      ; FAMS                                              ; work         ;
;    |AD7928:AD7928|                                                                                                  ; 78 (78)             ; 94 (94)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|AD7928:AD7928                                                                                                                                                                                                                                                                                                                                                                                                        ; AD7928                                            ; work         ;
;    |Body_temp_Process:Body_temp_Process|                                                                            ; 75 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Body_temp_Process:Body_temp_Process                                                                                                                                                                                                                                                                                                                                                                                  ; Body_temp_Process                                 ; work         ;
;       |bintobcd:bintobcd_1|                                                                                         ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_1                                                                                                                                                                                                                                                                                                                                                              ; bintobcd                                          ; work         ;
;       |bintobcd:bintobcd_2|                                                                                         ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_2                                                                                                                                                                                                                                                                                                                                                              ; bintobcd                                          ; work         ;
;    |DHT11_top:DHT11_inst|                                                                                           ; 204 (0)             ; 147 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|DHT11_top:DHT11_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; DHT11_top                                         ; work         ;
;       |DHT11_cmd:DHT11_cmd_inst|                                                                                    ; 27 (27)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst                                                                                                                                                                                                                                                                                                                                                                        ; DHT11_cmd                                         ; work         ;
;       |DHT11_opera:DHT11_opera_inst|                                                                                ; 129 (129)           ; 119 (119)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst                                                                                                                                                                                                                                                                                                                                                                    ; DHT11_opera                                       ; work         ;
;       |bintobcd:bintobcd_3|                                                                                         ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|DHT11_top:DHT11_inst|bintobcd:bintobcd_3                                                                                                                                                                                                                                                                                                                                                                             ; bintobcd                                          ; work         ;
;       |bintobcd:bintobcd_4|                                                                                         ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|DHT11_top:DHT11_inst|bintobcd:bintobcd_4                                                                                                                                                                                                                                                                                                                                                                             ; bintobcd                                          ; work         ;
;    |Image_Handler:u_Image_Handler|                                                                                  ; 28 (0)              ; 31 (0)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Image_Handler:u_Image_Handler                                                                                                                                                                                                                                                                                                                                                                                        ; Image_Handler                                     ; work         ;
;       |VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|                                                       ; 0 (0)               ; 4 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector                                                                                                                                                                                                                                                                                                                                  ; VIP_Bit_Dilation_Detector                         ; work         ;
;          |VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|                                              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit                                                                                                                                                                                                                                                                      ; VIP_Matrix_Generate_3X3_1Bit                      ; work         ;
;       |VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|                                                            ; 28 (4)              ; 27 (6)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector                                                                                                                                                                                                                                                                                                                                       ; VIP_Bit_Erosion_Detector                          ; work         ;
;          |VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|                                              ; 24 (9)              ; 21 (11)                   ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit                                                                                                                                                                                                                                                                           ; VIP_Matrix_Generate_3X3_1Bit                      ; work         ;
;             |Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|                                                             ; 15 (0)              ; 10 (0)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit                                                                                                                                                                                                                                 ; Line_Shift_RAM_1Bit                               ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                                                              ; 15 (0)              ; 10 (0)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                           ; altshift_taps                                     ; work         ;
;                   |shift_taps_0rv:auto_generated|                                                                   ; 15 (0)              ; 10 (0)                    ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated                                                                                                                                                             ; shift_taps_0rv                                    ; work         ;
;                      |altsyncram_fga1:altsyncram2|                                                                  ; 0 (0)               ; 0 (0)                     ; 1276        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2                                                                                                                                 ; altsyncram_fga1                                   ; work         ;
;                      |cntr_3uf:cntr1|                                                                               ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1                                                                                                                                              ; cntr_3uf                                          ; work         ;
;                         |cmpr_7ic:cmpr4|                                                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4                                                                                                                               ; cmpr_7ic                                          ; work         ;
;    |LCD_Driver:LCD_Driver|                                                                                          ; 884 (884)           ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|LCD_Driver:LCD_Driver                                                                                                                                                                                                                                                                                                                                                                                                ; LCD_Driver                                        ; work         ;
;    |Oxygen:Oxygen|                                                                                                  ; 144 (144)           ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Oxygen:Oxygen                                                                                                                                                                                                                                                                                                                                                                                                        ; Oxygen                                            ; work         ;
;    |PC2FPGA_UART_Test:bt_inst|                                                                                      ; 75 (20)             ; 48 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|PC2FPGA_UART_Test:bt_inst                                                                                                                                                                                                                                                                                                                                                                                            ; PC2FPGA_UART_Test                                 ; work         ;
;       |precise_divider:u_precise_divider|                                                                           ; 31 (31)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|PC2FPGA_UART_Test:bt_inst|precise_divider:u_precise_divider                                                                                                                                                                                                                                                                                                                                                          ; precise_divider                                   ; work         ;
;       |uart_transfer:u_uart_transfer|                                                                               ; 24 (24)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|PC2FPGA_UART_Test:bt_inst|uart_transfer:u_uart_transfer                                                                                                                                                                                                                                                                                                                                                              ; uart_transfer                                     ; work         ;
;    |Process:Process|                                                                                                ; 95 (95)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Process:Process                                                                                                                                                                                                                                                                                                                                                                                                      ; Process                                           ; work         ;
;    |RAM:RAM_inst|                                                                                                   ; 1 (0)               ; 1 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|RAM:RAM_inst                                                                                                                                                                                                                                                                                                                                                                                                         ; RAM                                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                             ; 1 (0)               ; 1 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|RAM:RAM_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;          |altsyncram_v8n1:auto_generated|                                                                           ; 1 (1)               ; 1 (1)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_v8n1:auto_generated                                                                                                                                                                                                                                                                                                                                          ; altsyncram_v8n1                                   ; work         ;
;    |ROM_0:ROM_0_body_temp_dec_ten|                                                                                  ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_body_temp_dec_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_body_temp_int_one|                                                                                  ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_body_temp_int_one                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_body_temp_int_ten|                                                                                  ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_body_temp_int_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_h2_one|                                                                                             ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_h2_one                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_h2_ten|                                                                                             ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_h2_ten                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_harmful_one|                                                                                        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_harmful_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_harmful_ten|                                                                                        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_harmful_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_heart_rate_hun|                                                                                     ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_heart_rate_hun                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_heart_rate_one|                                                                                     ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_heart_rate_one                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_heart_rate_ten|                                                                                     ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_heart_rate_ten                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_hum_one|                                                                                            ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_hum_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_hum_ten|                                                                                            ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_hum_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_liquefied_one|                                                                                      ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_liquefied_one                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_liquefied_ten|                                                                                      ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_liquefied_ten                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_natural_one|                                                                                        ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_natural_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_natural_ten|                                                                                        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_natural_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_oxy_one|                                                                                            ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_oxy_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_oxy_ten|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_oxy_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_temp_one|                                                                                           ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_temp_one                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_0                                             ; work         ;
;    |ROM_0:ROM_0_temp_ten|                                                                                           ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_0:ROM_0_temp_ten                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_0                                             ; work         ;
;    |ROM_1:ROM_1_body_temp_dec_ten|                                                                                  ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_body_temp_dec_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_body_temp_int_one|                                                                                  ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_body_temp_int_one                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_body_temp_int_ten|                                                                                  ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_body_temp_int_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_h2_one|                                                                                             ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_h2_one                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_h2_ten|                                                                                             ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_h2_ten                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_harmful_one|                                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_harmful_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_harmful_ten|                                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_harmful_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_heart_rate_hun|                                                                                     ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_heart_rate_hun                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_heart_rate_one|                                                                                     ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_heart_rate_one                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_heart_rate_ten|                                                                                     ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_heart_rate_ten                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_hum_one|                                                                                            ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_hum_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_hum_ten|                                                                                            ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_hum_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_liquefied_one|                                                                                      ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_liquefied_one                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_liquefied_ten|                                                                                      ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_liquefied_ten                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_natural_one|                                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_natural_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_natural_ten|                                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_natural_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_oxy_one|                                                                                            ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_oxy_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_oxy_ten|                                                                                            ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_oxy_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_temp_one|                                                                                           ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_temp_one                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_1                                             ; work         ;
;    |ROM_1:ROM_1_temp_ten|                                                                                           ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_1:ROM_1_temp_ten                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_1                                             ; work         ;
;    |ROM_2:ROM_2_body_temp_dec_ten|                                                                                  ; 14 (14)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_body_temp_dec_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_body_temp_int_one|                                                                                  ; 12 (12)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_body_temp_int_one                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_body_temp_int_ten|                                                                                  ; 12 (12)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_body_temp_int_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_h2_one|                                                                                             ; 13 (13)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_h2_one                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_h2_ten|                                                                                             ; 13 (13)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_h2_ten                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_harmful_one|                                                                                        ; 13 (13)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_harmful_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_harmful_ten|                                                                                        ; 13 (13)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_harmful_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_heart_rate_hun|                                                                                     ; 13 (13)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_heart_rate_hun                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_heart_rate_one|                                                                                     ; 13 (13)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_heart_rate_one                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_heart_rate_ten|                                                                                     ; 13 (13)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_heart_rate_ten                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_hum_one|                                                                                            ; 12 (12)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_hum_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_hum_ten|                                                                                            ; 13 (13)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_hum_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_liquefied_one|                                                                                      ; 12 (12)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_liquefied_one                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_liquefied_ten|                                                                                      ; 12 (12)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_liquefied_ten                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_natural_one|                                                                                        ; 13 (13)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_natural_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_natural_ten|                                                                                        ; 13 (13)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_natural_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_oxy_one|                                                                                            ; 13 (13)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_oxy_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_oxy_ten|                                                                                            ; 13 (13)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_oxy_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_temp_one|                                                                                           ; 12 (12)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_temp_one                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_2                                             ; work         ;
;    |ROM_2:ROM_2_temp_ten|                                                                                           ; 13 (13)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_2:ROM_2_temp_ten                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_2                                             ; work         ;
;    |ROM_3:ROM_3_body_temp_dec_ten|                                                                                  ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_body_temp_dec_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_body_temp_int_one|                                                                                  ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_body_temp_int_one                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_body_temp_int_ten|                                                                                  ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_body_temp_int_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_h2_one|                                                                                             ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_h2_one                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_h2_ten|                                                                                             ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_h2_ten                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_harmful_one|                                                                                        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_harmful_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_harmful_ten|                                                                                        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_harmful_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_heart_rate_hun|                                                                                     ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_heart_rate_hun                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_heart_rate_one|                                                                                     ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_heart_rate_one                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_heart_rate_ten|                                                                                     ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_heart_rate_ten                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_hum_one|                                                                                            ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_hum_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_hum_ten|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_hum_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_liquefied_one|                                                                                      ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_liquefied_one                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_liquefied_ten|                                                                                      ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_liquefied_ten                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_natural_one|                                                                                        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_natural_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_natural_ten|                                                                                        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_natural_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_oxy_one|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_oxy_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_oxy_ten|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_oxy_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_temp_one|                                                                                           ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_temp_one                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_3                                             ; work         ;
;    |ROM_3:ROM_3_temp_ten|                                                                                           ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_3:ROM_3_temp_ten                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_3                                             ; work         ;
;    |ROM_4:ROM_4_body_temp_dec_ten|                                                                                  ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_body_temp_dec_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_body_temp_int_one|                                                                                  ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_body_temp_int_one                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_body_temp_int_ten|                                                                                  ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_body_temp_int_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_h2_one|                                                                                             ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_h2_one                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_h2_ten|                                                                                             ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_h2_ten                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_harmful_one|                                                                                        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_harmful_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_harmful_ten|                                                                                        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_harmful_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_heart_rate_hun|                                                                                     ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_heart_rate_hun                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_heart_rate_one|                                                                                     ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_heart_rate_one                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_heart_rate_ten|                                                                                     ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_heart_rate_ten                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_hum_one|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_hum_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_hum_ten|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_hum_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_liquefied_one|                                                                                      ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_liquefied_one                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_liquefied_ten|                                                                                      ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_liquefied_ten                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_natural_one|                                                                                        ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_natural_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_natural_ten|                                                                                        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_natural_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_oxy_one|                                                                                            ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_oxy_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_oxy_ten|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_oxy_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_temp_one|                                                                                           ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_temp_one                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_4                                             ; work         ;
;    |ROM_4:ROM_4_temp_ten|                                                                                           ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_4:ROM_4_temp_ten                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_4                                             ; work         ;
;    |ROM_5:ROM_5_body_temp_dec_ten|                                                                                  ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_body_temp_dec_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_body_temp_int_one|                                                                                  ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_body_temp_int_one                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_body_temp_int_ten|                                                                                  ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_body_temp_int_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_h2_one|                                                                                             ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_h2_one                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_h2_ten|                                                                                             ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_h2_ten                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_harmful_one|                                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_harmful_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_harmful_ten|                                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_harmful_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_heart_rate_hun|                                                                                     ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_heart_rate_hun                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_heart_rate_one|                                                                                     ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_heart_rate_one                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_heart_rate_ten|                                                                                     ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_heart_rate_ten                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_hum_one|                                                                                            ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_hum_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_hum_ten|                                                                                            ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_hum_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_liquefied_one|                                                                                      ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_liquefied_one                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_liquefied_ten|                                                                                      ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_liquefied_ten                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_natural_one|                                                                                        ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_natural_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_natural_ten|                                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_natural_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_oxy_one|                                                                                            ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_oxy_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_oxy_ten|                                                                                            ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_oxy_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_temp_one|                                                                                           ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_temp_one                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_5                                             ; work         ;
;    |ROM_5:ROM_5_temp_ten|                                                                                           ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_5:ROM_5_temp_ten                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_5                                             ; work         ;
;    |ROM_6:ROM_6_body_temp_dec_ten|                                                                                  ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_body_temp_dec_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_body_temp_int_one|                                                                                  ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_body_temp_int_one                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_body_temp_int_ten|                                                                                  ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_body_temp_int_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_h2_one|                                                                                             ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_h2_one                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_h2_ten|                                                                                             ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_h2_ten                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_harmful_one|                                                                                        ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_harmful_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_harmful_ten|                                                                                        ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_harmful_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_heart_rate_hun|                                                                                     ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_heart_rate_hun                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_heart_rate_one|                                                                                     ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_heart_rate_one                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_heart_rate_ten|                                                                                     ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_heart_rate_ten                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_hum_one|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_hum_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_hum_ten|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_hum_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_liquefied_one|                                                                                      ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_liquefied_one                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_liquefied_ten|                                                                                      ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_liquefied_ten                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_natural_one|                                                                                        ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_natural_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_natural_ten|                                                                                        ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_natural_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_oxy_one|                                                                                            ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_oxy_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_oxy_ten|                                                                                            ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_oxy_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_temp_one|                                                                                           ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_temp_one                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_6                                             ; work         ;
;    |ROM_6:ROM_6_temp_ten|                                                                                           ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_6:ROM_6_temp_ten                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_6                                             ; work         ;
;    |ROM_7:ROM_7_body_temp_dec_ten|                                                                                  ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_body_temp_dec_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_body_temp_int_one|                                                                                  ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_body_temp_int_one                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_body_temp_int_ten|                                                                                  ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_body_temp_int_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_h2_one|                                                                                             ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_h2_one                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_h2_ten|                                                                                             ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_h2_ten                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_harmful_one|                                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_harmful_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_harmful_ten|                                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_harmful_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_heart_rate_hun|                                                                                     ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_heart_rate_hun                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_heart_rate_one|                                                                                     ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_heart_rate_one                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_heart_rate_ten|                                                                                     ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_heart_rate_ten                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_hum_one|                                                                                            ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_hum_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_hum_ten|                                                                                            ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_hum_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_liquefied_one|                                                                                      ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_liquefied_one                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_liquefied_ten|                                                                                      ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_liquefied_ten                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_natural_one|                                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_natural_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_natural_ten|                                                                                        ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_natural_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_oxy_one|                                                                                            ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_oxy_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_oxy_ten|                                                                                            ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_oxy_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_temp_one|                                                                                           ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_temp_one                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_7                                             ; work         ;
;    |ROM_7:ROM_7_temp_ten|                                                                                           ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_7:ROM_7_temp_ten                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_7                                             ; work         ;
;    |ROM_8:ROM_8_body_temp_dec_ten|                                                                                  ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_body_temp_dec_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_body_temp_int_one|                                                                                  ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_body_temp_int_one                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_body_temp_int_ten|                                                                                  ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_body_temp_int_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_h2_one|                                                                                             ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_h2_one                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_h2_ten|                                                                                             ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_h2_ten                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_harmful_one|                                                                                        ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_harmful_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_harmful_ten|                                                                                        ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_harmful_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_heart_rate_hun|                                                                                     ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_heart_rate_hun                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_heart_rate_one|                                                                                     ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_heart_rate_one                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_heart_rate_ten|                                                                                     ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_heart_rate_ten                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_hum_one|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_hum_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_hum_ten|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_hum_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_liquefied_one|                                                                                      ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_liquefied_one                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_liquefied_ten|                                                                                      ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_liquefied_ten                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_natural_one|                                                                                        ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_natural_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_natural_ten|                                                                                        ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_natural_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_oxy_one|                                                                                            ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_oxy_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_oxy_ten|                                                                                            ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_oxy_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_temp_one|                                                                                           ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_temp_one                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_8                                             ; work         ;
;    |ROM_8:ROM_8_temp_ten|                                                                                           ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_8:ROM_8_temp_ten                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_8                                             ; work         ;
;    |ROM_9:ROM_9_body_temp_dec_ten|                                                                                  ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_body_temp_dec_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_body_temp_int_one|                                                                                  ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_body_temp_int_one                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_body_temp_int_ten|                                                                                  ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_body_temp_int_ten                                                                                                                                                                                                                                                                                                                                                                                        ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_h2_one|                                                                                             ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_h2_one                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_h2_ten|                                                                                             ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_h2_ten                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_harmful_one|                                                                                        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_harmful_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_harmful_ten|                                                                                        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_harmful_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_heart_rate_hun|                                                                                     ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_heart_rate_hun                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_heart_rate_one|                                                                                     ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_heart_rate_one                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_heart_rate_ten|                                                                                     ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_heart_rate_ten                                                                                                                                                                                                                                                                                                                                                                                           ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_hum_one|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_hum_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_hum_ten|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_hum_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_liquefied_one|                                                                                      ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_liquefied_one                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_liquefied_ten|                                                                                      ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_liquefied_ten                                                                                                                                                                                                                                                                                                                                                                                            ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_natural_one|                                                                                        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_natural_one                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_natural_ten|                                                                                        ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_natural_ten                                                                                                                                                                                                                                                                                                                                                                                              ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_oxy_one|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_oxy_one                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_oxy_ten|                                                                                            ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_oxy_ten                                                                                                                                                                                                                                                                                                                                                                                                  ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_temp_one|                                                                                           ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_temp_one                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_9                                             ; work         ;
;    |ROM_9:ROM_9_temp_ten|                                                                                           ; 9 (9)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_9:ROM_9_temp_ten                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_9                                             ; work         ;
;    |ROM_chinese:ROM_chinese_inst|                                                                                   ; 0 (0)               ; 1 (0)                     ; 11776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_chinese:ROM_chinese_inst                                                                                                                                                                                                                                                                                                                                                                                         ; ROM_chinese                                       ; work         ;
;       |altsyncram:altsyncram_component|                                                                             ; 0 (0)               ; 1 (0)                     ; 11776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_chinese:ROM_chinese_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;          |altsyncram_soa1:auto_generated|                                                                           ; 0 (0)               ; 1 (1)                     ; 11776       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_chinese:ROM_chinese_inst|altsyncram:altsyncram_component|altsyncram_soa1:auto_generated                                                                                                                                                                                                                                                                                                                          ; altsyncram_soa1                                   ; work         ;
;    |ROM_dp:ROM_dp_inst|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_dp:ROM_dp_inst                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_dp                                            ; work         ;
;    |ROM_ppm:ROM_ppm_inst|                                                                                           ; 0 (0)               ; 0 (0)                     ; 3264        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_ppm:ROM_ppm_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; ROM_ppm                                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                             ; 0 (0)               ; 0 (0)                     ; 3264        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_ppm:ROM_ppm_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work         ;
;          |altsyncram_06a1:auto_generated|                                                                           ; 0 (0)               ; 0 (0)                     ; 3264        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_ppm:ROM_ppm_inst|altsyncram:altsyncram_component|altsyncram_06a1:auto_generated                                                                                                                                                                                                                                                                                                                                  ; altsyncram_06a1                                   ; work         ;
;    |ROM_rh:ROM_rh_inst|                                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_rh:ROM_rh_inst                                                                                                                                                                                                                                                                                                                                                                                                   ; ROM_rh                                            ; work         ;
;       |altsyncram:altsyncram_component|                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_rh:ROM_rh_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;          |altsyncram_gv91:auto_generated|                                                                           ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_rh:ROM_rh_inst|altsyncram:altsyncram_component|altsyncram_gv91:auto_generated                                                                                                                                                                                                                                                                                                                                    ; altsyncram_gv91                                   ; work         ;
;    |ROM_temp_unit:ROM_temp_unit|                                                                                    ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_temp_unit:ROM_temp_unit                                                                                                                                                                                                                                                                                                                                                                                          ; ROM_temp_unit                                     ; work         ;
;       |altsyncram:altsyncram_component|                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_temp_unit:ROM_temp_unit|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                        ; work         ;
;          |altsyncram_bna1:auto_generated|                                                                           ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_temp_unit:ROM_temp_unit|altsyncram:altsyncram_component|altsyncram_bna1:auto_generated                                                                                                                                                                                                                                                                                                                           ; altsyncram_bna1                                   ; work         ;
;    |ROM_temp_unit:ROM_unit|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_temp_unit:ROM_unit                                                                                                                                                                                                                                                                                                                                                                                               ; ROM_temp_unit                                     ; work         ;
;       |altsyncram:altsyncram_component|                                                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_temp_unit:ROM_unit|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;          |altsyncram_bna1:auto_generated|                                                                           ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|ROM_temp_unit:ROM_unit|altsyncram:altsyncram_component|altsyncram_bna1:auto_generated                                                                                                                                                                                                                                                                                                                                ; altsyncram_bna1                                   ; work         ;
;    |Sdram_Control_2Port:Sdram_Control_2Port|                                                                        ; 571 (198)           ; 573 (127)                 ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port                                                                                                                                                                                                                                                                                                                                                                              ; Sdram_Control_2Port                               ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                                                                                    ; 85 (0)              ; 117 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                                                                                                                                                     ; Sdram_RD_FIFO                                     ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                        ; 85 (0)              ; 117 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                   ; dcfifo_mixed_widths                               ; work         ;
;             |dcfifo_ieq1:auto_generated|                                                                            ; 85 (15)             ; 117 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated                                                                                                                                                                                                                                                                        ; dcfifo_ieq1                                       ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                                                                        ; a_gray2bin_6ib                                    ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                                    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                                                                        ; a_gray2bin_6ib                                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                        ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                                                            ; a_graycounter_1lc                                 ; work         ;
;                |a_graycounter_477:rdptr_g1p|                                                                        ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_graycounter_477:rdptr_g1p                                                                                                                                                                                                                                            ; a_graycounter_477                                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                         ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                                             ; alt_synch_pipe_8pl                                ; work         ;
;                   |dffpipe_qe9:dffpipe13|                                                                           ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                                                                                                                                                       ; dffpipe_qe9                                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                         ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                                                             ; alt_synch_pipe_9pl                                ; work         ;
;                   |dffpipe_re9:dffpipe16|                                                                           ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16                                                                                                                                                                                                                       ; dffpipe_re9                                       ; work         ;
;                |altsyncram_kf51:fifo_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|altsyncram_kf51:fifo_ram                                                                                                                                                                                                                                               ; altsyncram_kf51                                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                                                                               ; cmpr_n76                                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                                                                ; cmpr_n76                                          ; work         ;
;                |cntr_54e:cntr_b|                                                                                    ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                                                                                                        ; cntr_54e                                          ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                 ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                                                     ; dffpipe_oe9                                       ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                 ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                                                     ; dffpipe_oe9                                       ; work         ;
;       |Sdram_RD_FIFO:read_fifo2|                                                                                    ; 84 (0)              ; 117 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2                                                                                                                                                                                                                                                                                                                                                     ; Sdram_RD_FIFO                                     ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                        ; 84 (0)              ; 117 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                   ; dcfifo_mixed_widths                               ; work         ;
;             |dcfifo_ieq1:auto_generated|                                                                            ; 84 (14)             ; 117 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated                                                                                                                                                                                                                                                                        ; dcfifo_ieq1                                       ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                                    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                                                                        ; a_gray2bin_6ib                                    ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                                    ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                                                                        ; a_gray2bin_6ib                                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                        ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                                                            ; a_graycounter_1lc                                 ; work         ;
;                |a_graycounter_477:rdptr_g1p|                                                                        ; 18 (18)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_graycounter_477:rdptr_g1p                                                                                                                                                                                                                                            ; a_graycounter_477                                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                         ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                                             ; alt_synch_pipe_8pl                                ; work         ;
;                   |dffpipe_qe9:dffpipe13|                                                                           ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13                                                                                                                                                                                                                       ; dffpipe_qe9                                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                         ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                                                             ; alt_synch_pipe_9pl                                ; work         ;
;                   |dffpipe_re9:dffpipe16|                                                                           ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16                                                                                                                                                                                                                       ; dffpipe_re9                                       ; work         ;
;                |altsyncram_kf51:fifo_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|altsyncram_kf51:fifo_ram                                                                                                                                                                                                                                               ; altsyncram_kf51                                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                                                                               ; cmpr_n76                                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                                                                ; cmpr_n76                                          ; work         ;
;                |cntr_54e:cntr_b|                                                                                    ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                                                                                                        ; cntr_54e                                          ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                 ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                                                     ; dffpipe_oe9                                       ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                 ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                                                     ; dffpipe_oe9                                       ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                                                                                   ; 78 (0)              ; 107 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                                                                                                                                                    ; Sdram_WR_FIFO                                     ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                        ; 78 (0)              ; 107 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                  ; dcfifo_mixed_widths                               ; work         ;
;             |dcfifo_9dq1:auto_generated|                                                                            ; 78 (15)             ; 107 (28)                  ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated                                                                                                                                                                                                                                                                       ; dcfifo_9dq1                                       ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|                                                                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                                                                                                                                                                                                                                       ; a_gray2bin_ugb                                    ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|                                                                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                                                                                                                                                                                                                                       ; a_gray2bin_ugb                                    ; work         ;
;                |a_graycounter_ojc:wrptr_g1p|                                                                        ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|a_graycounter_ojc:wrptr_g1p                                                                                                                                                                                                                                           ; a_graycounter_ojc                                 ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                                                                        ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|a_graycounter_t57:rdptr_g1p                                                                                                                                                                                                                                           ; a_graycounter_t57                                 ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|                                                                         ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                                                                                                                                                                                                                                            ; alt_synch_pipe_0ol                                ; work         ;
;                   |dffpipe_hd9:dffpipe13|                                                                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13                                                                                                                                                                                                                      ; dffpipe_hd9                                       ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|                                                                         ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                                                                                                                                                                                                                                            ; alt_synch_pipe_1ol                                ; work         ;
;                   |dffpipe_id9:dffpipe17|                                                                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17                                                                                                                                                                                                                      ; dffpipe_id9                                       ; work         ;
;                |altsyncram_be51:fifo_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|altsyncram_be51:fifo_ram                                                                                                                                                                                                                                              ; altsyncram_be51                                   ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                                                                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                                                                                                              ; cmpr_f66                                          ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                                                                            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                                                                                                                                               ; cmpr_f66                                          ; work         ;
;                |cntr_54e:cntr_b|                                                                                    ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                                                                                                       ; cntr_54e                                          ; work         ;
;                |dffpipe_gd9:rs_brp|                                                                                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|dffpipe_gd9:rs_brp                                                                                                                                                                                                                                                    ; dffpipe_gd9                                       ; work         ;
;                |dffpipe_gd9:rs_bwp|                                                                                 ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|dffpipe_gd9:rs_bwp                                                                                                                                                                                                                                                    ; dffpipe_gd9                                       ; work         ;
;       |command:command1|                                                                                            ; 62 (62)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1                                                                                                                                                                                                                                                                                                                                                             ; command                                           ; work         ;
;       |control_interface:control1|                                                                                  ; 64 (64)             ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1                                                                                                                                                                                                                                                                                                                                                   ; control_interface                                 ; work         ;
;    |SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|                                                        ; 265 (2)             ; 111 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034                                                                                                                                                                                                                                                                                                                                                              ; SingleSensorDriver_MT9V034                        ; work         ;
;       |CMOS_Capture_RAW_Gray:u_CMOS_Capture_RAW_Gray_sensor1|                                                       ; 19 (19)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|CMOS_Capture_RAW_Gray:u_CMOS_Capture_RAW_Gray_sensor1                                                                                                                                                                                                                                                                                                        ; CMOS_Capture_RAW_Gray                             ; work         ;
;       |I2C_MT9V034_Gray_Config:u_I2C_MT9V034_Gray_Config_sensor1|                                                   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|I2C_MT9V034_Gray_Config:u_I2C_MT9V034_Gray_Config_sensor1                                                                                                                                                                                                                                                                                                    ; I2C_MT9V034_Gray_Config                           ; work         ;
;       |Sensor_Image_Zoom:u_Sensor1_Image_Zoom|                                                                      ; 16 (16)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|Sensor_Image_Zoom:u_Sensor1_Image_Zoom                                                                                                                                                                                                                                                                                                                       ; Sensor_Image_Zoom                                 ; work         ;
;       |i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit|                                                               ; 219 (219)           ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit                                                                                                                                                                                                                                                                                                                ; i2c_timing_ctrl_16bit                             ; work         ;
;    |Threshold_Adj:u_Threshold_Adj|                                                                                  ; 20 (20)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Threshold_Adj:u_Threshold_Adj                                                                                                                                                                                                                                                                                                                                                                                        ; Threshold_Adj                                     ; work         ;
;    |Video_Image_Processor:u_Video_Image_Processor|                                                                  ; 164 (0)             ; 131 (0)                   ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Video_Image_Processor:u_Video_Image_Processor                                                                                                                                                                                                                                                                                                                                                                        ; Video_Image_Processor                             ; work         ;
;       |VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|                                                                 ; 164 (77)            ; 131 (39)                  ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter                                                                                                                                                                                                                                                                                                                            ; VIP_Gray_Mean_Filter                              ; work         ;
;          |VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|                                              ; 87 (72)             ; 92 (82)                   ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit                                                                                                                                                                                                                                                                ; VIP_Matrix_Generate_3X3_8Bit                      ; work         ;
;             |Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|                                                             ; 15 (0)              ; 10 (0)                    ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit                                                                                                                                                                                                                      ; Line_Shift_RAM_8Bit                               ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                                                              ; 15 (0)              ; 10 (0)                    ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                ; altshift_taps                                     ; work         ;
;                   |shift_taps_7rv:auto_generated|                                                                   ; 15 (0)              ; 10 (0)                    ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated                                                                                                                                                  ; shift_taps_7rv                                    ; work         ;
;                      |altsyncram_pja1:altsyncram2|                                                                  ; 0 (0)               ; 0 (0)                     ; 10208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2                                                                                                                      ; altsyncram_pja1                                   ; work         ;
;                      |cntr_3uf:cntr1|                                                                               ; 15 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1                                                                                                                                   ; cntr_3uf                                          ; work         ;
;                         |cmpr_7ic:cmpr4|                                                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4                                                                                                                    ; cmpr_7ic                                          ; work         ;
;    |key_control:key_control_inst|                                                                                   ; 5 (5)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|key_control:key_control_inst                                                                                                                                                                                                                                                                                                                                                                                         ; key_control                                       ; work         ;
;    |key_counter_scan:u_key_counter_scan|                                                                            ; 32 (32)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|key_counter_scan:u_key_counter_scan                                                                                                                                                                                                                                                                                                                                                                                  ; key_counter_scan                                  ; work         ;
;    |qsys_system:u0|                                                                                                 ; 2135 (0)            ; 1253 (0)                  ; 240640      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0                                                                                                                                                                                                                                                                                                                                                                                                       ; qsys_system                                       ; qsys_system  ;
;       |altera_reset_controller:rst_controller_001|                                                                  ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                            ; altera_reset_controller                           ; qsys_system  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                           ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                             ; altera_reset_synchronizer                         ; qsys_system  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                         ; qsys_system  ;
;       |altera_reset_controller:rst_controller|                                                                      ; 7 (6)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                ; altera_reset_controller                           ; qsys_system  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                           ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                 ; altera_reset_synchronizer                         ; qsys_system  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                         ; qsys_system  ;
;       |qsys_system_RAM:ram|                                                                                         ; 103 (1)             ; 3 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_RAM:ram                                                                                                                                                                                                                                                                                                                                                                                   ; qsys_system_RAM                                   ; qsys_system  ;
;          |altsyncram:the_altsyncram|                                                                                ; 102 (0)             ; 3 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;             |altsyncram_j3n1:auto_generated|                                                                        ; 102 (0)             ; 3 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated                                                                                                                                                                                                                                                                                                                          ; altsyncram_j3n1                                   ; work         ;
;                |altsyncram:ram_block1a0|                                                                            ; 102 (0)             ; 3 (0)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                   |altsyncram_nnj3:auto_generated|                                                                  ; 102 (1)             ; 3 (3)                     ; 163840      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|altsyncram:ram_block1a0|altsyncram_nnj3:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_nnj3                                   ; work         ;
;                      |decode_osa:decode3|                                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|altsyncram:ram_block1a0|altsyncram_nnj3:auto_generated|decode_osa:decode3                                                                                                                                                                                                                                                ; decode_osa                                        ; work         ;
;                      |mux_lob:mux2|                                                                                 ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|altsyncram:ram_block1a0|altsyncram_nnj3:auto_generated|mux_lob:mux2                                                                                                                                                                                                                                                      ; mux_lob                                           ; work         ;
;       |qsys_system_ROM:rom|                                                                                         ; 2 (2)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_ROM:rom                                                                                                                                                                                                                                                                                                                                                                                   ; qsys_system_ROM                                   ; qsys_system  ;
;          |altsyncram:the_altsyncram|                                                                                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_ROM:rom|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;             |altsyncram_b4n1:auto_generated|                                                                        ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_ROM:rom|altsyncram:the_altsyncram|altsyncram_b4n1:auto_generated                                                                                                                                                                                                                                                                                                                          ; altsyncram_b4n1                                   ; work         ;
;       |qsys_system_ain_ch0:ain_ch0|                                                                                 ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_ain_ch0:ain_ch0                                                                                                                                                                                                                                                                                                                                                                           ; qsys_system_ain_ch0                               ; qsys_system  ;
;       |qsys_system_ain_ch0:ain_ch1|                                                                                 ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_ain_ch0:ain_ch1                                                                                                                                                                                                                                                                                                                                                                           ; qsys_system_ain_ch0                               ; qsys_system  ;
;       |qsys_system_ain_ch0:ain_ch2|                                                                                 ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_ain_ch0:ain_ch2                                                                                                                                                                                                                                                                                                                                                                           ; qsys_system_ain_ch0                               ; qsys_system  ;
;       |qsys_system_ain_ch0:ain_ch3|                                                                                 ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_ain_ch0:ain_ch3                                                                                                                                                                                                                                                                                                                                                                           ; qsys_system_ain_ch0                               ; qsys_system  ;
;       |qsys_system_ain_ch0:ain_ch4|                                                                                 ; 13 (13)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_ain_ch0:ain_ch4                                                                                                                                                                                                                                                                                                                                                                           ; qsys_system_ain_ch0                               ; qsys_system  ;
;       |qsys_system_end_o:end_o|                                                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_end_o:end_o                                                                                                                                                                                                                                                                                                                                                                               ; qsys_system_end_o                                 ; qsys_system  ;
;       |qsys_system_h2_one:h2_one|                                                                                   ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_h2_one:h2_one                                                                                                                                                                                                                                                                                                                                                                             ; qsys_system_h2_one                                ; qsys_system  ;
;       |qsys_system_h2_one:h2_ten|                                                                                   ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_h2_one:h2_ten                                                                                                                                                                                                                                                                                                                                                                             ; qsys_system_h2_one                                ; qsys_system  ;
;       |qsys_system_h2_one:harmful_one|                                                                              ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_h2_one:harmful_one                                                                                                                                                                                                                                                                                                                                                                        ; qsys_system_h2_one                                ; qsys_system  ;
;       |qsys_system_h2_one:harmful_ten|                                                                              ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_h2_one:harmful_ten                                                                                                                                                                                                                                                                                                                                                                        ; qsys_system_h2_one                                ; qsys_system  ;
;       |qsys_system_h2_one:heart_rate_hun|                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_hun                                                                                                                                                                                                                                                                                                                                                                     ; qsys_system_h2_one                                ; qsys_system  ;
;       |qsys_system_h2_one:heart_rate_one|                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_one                                                                                                                                                                                                                                                                                                                                                                     ; qsys_system_h2_one                                ; qsys_system  ;
;       |qsys_system_h2_one:heart_rate_ten|                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_h2_one:heart_rate_ten                                                                                                                                                                                                                                                                                                                                                                     ; qsys_system_h2_one                                ; qsys_system  ;
;       |qsys_system_h2_one:liquefied_one|                                                                            ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_h2_one:liquefied_one                                                                                                                                                                                                                                                                                                                                                                      ; qsys_system_h2_one                                ; qsys_system  ;
;       |qsys_system_h2_one:liquefied_ten|                                                                            ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_h2_one:liquefied_ten                                                                                                                                                                                                                                                                                                                                                                      ; qsys_system_h2_one                                ; qsys_system  ;
;       |qsys_system_h2_one:natural_one|                                                                              ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_h2_one:natural_one                                                                                                                                                                                                                                                                                                                                                                        ; qsys_system_h2_one                                ; qsys_system  ;
;       |qsys_system_h2_one:natural_ten|                                                                              ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_h2_one:natural_ten                                                                                                                                                                                                                                                                                                                                                                        ; qsys_system_h2_one                                ; qsys_system  ;
;       |qsys_system_h2_one:oxy_one|                                                                                  ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_h2_one:oxy_one                                                                                                                                                                                                                                                                                                                                                                            ; qsys_system_h2_one                                ; qsys_system  ;
;       |qsys_system_h2_one:oxy_ten|                                                                                  ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_h2_one:oxy_ten                                                                                                                                                                                                                                                                                                                                                                            ; qsys_system_h2_one                                ; qsys_system  ;
;       |qsys_system_jtag_uart:jtag_uart|                                                                             ; 140 (37)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                       ; qsys_system_jtag_uart                             ; qsys_system  ;
;          |alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|                                                ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                             ; alt_jtag_atlantic                                 ; work         ;
;          |qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r|                                        ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                     ; qsys_system_jtag_uart_scfifo_r                    ; qsys_system  ;
;             |scfifo:rfifo|                                                                                          ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                        ; scfifo                                            ; work         ;
;                |scfifo_jr21:auto_generated|                                                                         ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                             ; scfifo_jr21                                       ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                            ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                        ; a_dpfifo_l011                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                      ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_do7:count_usedw|                                                                      ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                           ; cntr_do7                                          ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                ; altsyncram_nio1                                   ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                  ; cntr_1ob                                          ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                        ; cntr_1ob                                          ; work         ;
;          |qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|                                        ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                     ; qsys_system_jtag_uart_scfifo_w                    ; qsys_system  ;
;             |scfifo:wfifo|                                                                                          ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                        ; scfifo                                            ; work         ;
;                |scfifo_jr21:auto_generated|                                                                         ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                             ; scfifo_jr21                                       ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                        ; a_dpfifo_l011                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                      ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_do7:count_usedw|                                                                      ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                           ; cntr_do7                                          ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                ; altsyncram_nio1                                   ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                  ; cntr_1ob                                          ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                        ; cntr_1ob                                          ; work         ;
;       |qsys_system_max30102_0:max30102_0|                                                                           ; 24 (24)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_max30102_0:max30102_0                                                                                                                                                                                                                                                                                                                                                                     ; qsys_system_max30102_0                            ; qsys_system  ;
;       |qsys_system_max30102_0:max30102_1|                                                                           ; 24 (24)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_max30102_0:max30102_1                                                                                                                                                                                                                                                                                                                                                                     ; qsys_system_max30102_0                            ; qsys_system  ;
;       |qsys_system_mm_interconnect_0:mm_interconnect_0|                                                             ; 729 (0)             ; 370 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                       ; qsys_system_mm_interconnect_0                     ; qsys_system  ;
;          |altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|                                                           ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|                                                      ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|                                                      ; 6 (6)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|                                                   ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|                                                   ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|                                                   ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                         ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|                                                    ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|                                                    ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|                                                       ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|                                                       ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|                                                      ; 6 (6)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|                                                      ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|                                          ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|                                                          ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|                                                          ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|                                                              ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; qsys_system  ;
;          |altera_merlin_master_agent:nios2_gen2_data_master_agent|                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                        ; qsys_system  ;
;          |altera_merlin_master_agent:nios2_gen2_instruction_master_agent|                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                        ; qsys_system  ;
;          |altera_merlin_master_translator:nios2_gen2_data_master_translator|                                        ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                   ; qsys_system  ;
;          |altera_merlin_master_translator:nios2_gen2_instruction_master_translator|                                 ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                   ; qsys_system  ;
;          |altera_merlin_slave_agent:ain_ch1_s1_agent|                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch1_s1_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:ain_ch3_s1_agent|                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch3_s1_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:ain_ch4_s1_agent|                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch4_s1_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:end_o_s1_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:end_o_s1_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:h2_one_s1_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_one_s1_agent                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:harmful_one_s1_agent|                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_one_s1_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:harmful_ten_s1_agent|                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_ten_s1_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:heart_rate_hun_s1_agent|                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_hun_s1_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:heart_rate_one_s1_agent|                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_one_s1_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:heart_rate_ten_s1_agent|                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_ten_s1_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:liquefied_one_s1_agent|                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_one_s1_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:liquefied_ten_s1_agent|                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_ten_s1_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:max30102_0_s1_agent|                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_0_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:max30102_1_s1_agent|                                                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_1_s1_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:natural_ten_s1_agent|                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_ten_s1_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:oxy_one_s1_agent|                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_one_s1_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; qsys_system  ;
;          |altera_merlin_slave_translator:ain_ch0_s1_translator|                                                     ; 5 (5)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:ain_ch1_s1_translator|                                                     ; 4 (4)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:ain_ch2_s1_translator|                                                     ; 4 (4)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:ain_ch3_s1_translator|                                                     ; 4 (4)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:ain_ch4_s1_translator|                                                     ; 4 (4)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:end_o_s1_translator|                                                       ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:h2_one_s1_translator|                                                      ; 6 (6)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_one_s1_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:h2_ten_s1_translator|                                                      ; 6 (6)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_ten_s1_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:harmful_one_s1_translator|                                                 ; 6 (6)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_one_s1_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:harmful_ten_s1_translator|                                                 ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_ten_s1_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:heart_rate_hun_s1_translator|                                              ; 6 (6)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_hun_s1_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:heart_rate_one_s1_translator|                                              ; 6 (6)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_one_s1_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:heart_rate_ten_s1_translator|                                              ; 6 (6)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_ten_s1_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                    ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:liquefied_one_s1_translator|                                               ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_one_s1_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:liquefied_ten_s1_translator|                                               ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_ten_s1_translator                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:max30102_0_s1_translator|                                                  ; 4 (4)               ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:max30102_1_s1_translator|                                                  ; 4 (4)               ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:natural_one_s1_translator|                                                 ; 6 (6)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_one_s1_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:natural_ten_s1_translator|                                                 ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_ten_s1_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|                                     ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:oxy_one_s1_translator|                                                     ; 5 (5)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_one_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:oxy_ten_s1_translator|                                                     ; 6 (6)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_ten_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:ram_s1_translator|                                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:rom_s1_translator|                                                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rom_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                       ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                        ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                     ; qsys_system_mm_interconnect_0_cmd_demux           ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                             ; qsys_system_mm_interconnect_0_cmd_demux_001       ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                    ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                 ; qsys_system_mm_interconnect_0_cmd_mux_002         ; qsys_system  ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                          ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                    ; 58 (54)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                 ; qsys_system_mm_interconnect_0_cmd_mux_002         ; qsys_system  ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                          ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_025|                                                    ; 56 (52)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_025                                                                                                                                                                                                                                                                                                 ; qsys_system_mm_interconnect_0_cmd_mux_002         ; qsys_system  ;
;             |altera_merlin_arbitrator:arb|                                                                          ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_025|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                          ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_router:router|                                                              ; 49 (49)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                           ; qsys_system_mm_interconnect_0_router              ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_router_001:router_001|                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                   ; qsys_system_mm_interconnect_0_router_001          ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                                             ; qsys_system_mm_interconnect_0_rsp_demux_002       ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_003|                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                                                                                                             ; qsys_system_mm_interconnect_0_rsp_demux_002       ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_025|                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_025                                                                                                                                                                                                                                                                                             ; qsys_system_mm_interconnect_0_rsp_demux_002       ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                            ; 182 (182)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                         ; qsys_system_mm_interconnect_0_rsp_mux             ; qsys_system  ;
;          |qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                 ; qsys_system_mm_interconnect_0_rsp_mux_001         ; qsys_system  ;
;       |qsys_system_nios2_gen2:nios2_gen2|                                                                           ; 964 (0)             ; 574 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2                                                                                                                                                                                                                                                                                                                                                                     ; qsys_system_nios2_gen2                            ; qsys_system  ;
;          |qsys_system_nios2_gen2_cpu:cpu|                                                                           ; 964 (675)           ; 574 (305)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; qsys_system_nios2_gen2_cpu                        ; qsys_system  ;
;             |qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|                         ; 289 (34)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci                                                                                                                                                                                                                                                        ; qsys_system_nios2_gen2_cpu_nios2_oci              ; qsys_system  ;
;                |qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|  ; 92 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper                                                                                                                                                      ; qsys_system_nios2_gen2_cpu_debug_slave_wrapper    ; qsys_system  ;
;                   |qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk| ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk                                                      ; qsys_system_nios2_gen2_cpu_debug_slave_sysclk     ; qsys_system  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work         ;
;                   |qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|       ; 82 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck                                                            ; qsys_system_nios2_gen2_cpu_debug_slave_tck        ; qsys_system  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work         ;
;                   |sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy|                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy                                                                                    ; sld_virtual_jtag_basic                            ; work         ;
;                |qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|        ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg                                                                                                                                                            ; qsys_system_nios2_gen2_cpu_nios2_avalon_reg       ; qsys_system  ;
;                |qsys_system_nios2_gen2_cpu_nios2_oci_break:the_qsys_system_nios2_gen2_cpu_nios2_oci_break|          ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_break:the_qsys_system_nios2_gen2_cpu_nios2_oci_break                                                                                                                                                              ; qsys_system_nios2_gen2_cpu_nios2_oci_break        ; qsys_system  ;
;                |qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug|          ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug                                                                                                                                                              ; qsys_system_nios2_gen2_cpu_nios2_oci_debug        ; qsys_system  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; altera_std_synchronizer                           ; work         ;
;                |qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|                ; 113 (113)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem                                                                                                                                                                    ; qsys_system_nios2_gen2_cpu_nios2_ocimem           ; qsys_system  ;
;                   |qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram                                                                           ; qsys_system_nios2_gen2_cpu_ociram_sp_ram_module   ; qsys_system  ;
;                      |altsyncram:the_altsyncram|                                                                    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                        ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                   ; work         ;
;             |qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a|          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a                                                                                                                                                                                                                                         ; qsys_system_nios2_gen2_cpu_register_bank_a_module ; qsys_system  ;
;                |altsyncram:the_altsyncram|                                                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                ; altsyncram_6mc1                                   ; work         ;
;             |qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b|          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b                                                                                                                                                                                                                                         ; qsys_system_nios2_gen2_cpu_register_bank_b_module ; qsys_system  ;
;                |altsyncram:the_altsyncram|                                                                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                  ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                ; altsyncram_6mc1                                   ; work         ;
;    |sensor:sensor|                                                                                                  ; 706 (706)           ; 396 (396)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|sensor:sensor                                                                                                                                                                                                                                                                                                                                                                                                        ; sensor                                            ; work         ;
;    |system_ctrl_pll:u_system_ctrl_pll|                                                                              ; 42 (2)              ; 27 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|system_ctrl_pll:u_system_ctrl_pll                                                                                                                                                                                                                                                                                                                                                                                    ; system_ctrl_pll                                   ; work         ;
;       |pll:pll_inst|                                                                                                ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst                                                                                                                                                                                                                                                                                                                                                                       ; pll                                               ; work         ;
;          |altpll:altpll_component|                                                                                  ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                               ; altpll                                            ; work         ;
;             |pll_altpll:auto_generated|                                                                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                                     ; pll_altpll                                        ; work         ;
;       |system_init_delay:u_system_init_delay|                                                                       ; 40 (40)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay                                                                                                                                                                                                                                                                                                                                              ; system_init_delay                                 ; work         ;
;    |uart_rx:uart_rx|                                                                                                ; 60 (60)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|uart_rx:uart_rx                                                                                                                                                                                                                                                                                                                                                                                                      ; uart_rx                                           ; work         ;
+---------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |FAMS|PC2FPGA_UART_Test:bt_inst|uart_transfer:u_uart_transfer|txd_state ;
+------------------+----------------------------------------------------------------------+
; Name             ; txd_state.T_SEND                                                     ;
+------------------+----------------------------------------------------------------------+
; txd_state.T_IDLE ; 0                                                                    ;
; txd_state.T_SEND ; 1                                                                    ;
+------------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FAMS|DHT11_top:DHT11_inst|async_send:async_send_inst|state                                                                                            ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1011 ; state.1010 ; state.1001 ; state.1000 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1011 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FAMS|DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state                                                                         ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; send_state.111 ; send_state.110 ; send_state.101 ; send_state.100 ; send_state.011 ; send_state.010 ; send_state.001 ; send_state.000 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; send_state.000 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; send_state.001 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; send_state.010 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; send_state.011 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; send_state.100 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; send_state.101 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; send_state.110 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; send_state.111 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |FAMS|DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|state ;
+------------+--------------------------------------------------------------+
; Name       ; state.0000                                                   ;
+------------+--------------------------------------------------------------+
; state.0001 ; 0                                                            ;
; state.0000 ; 1                                                            ;
+------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|state                         ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------+
; State Machine - |FAMS|Oxygen:Oxygen|temp ;
+---------+---------+---------+------------+
; Name    ; temp.00 ; temp.10 ; temp.01    ;
+---------+---------+---------+------------+
; temp.00 ; 0       ; 0       ; 0          ;
; temp.01 ; 1       ; 0       ; 1          ;
; temp.10 ; 1       ; 1       ; 0          ;
+---------+---------+---------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------+
; State Machine - |FAMS|sensor:sensor|temp        ;
+---------+---------+---------+---------+---------+
; Name    ; temp.11 ; temp.10 ; temp.01 ; temp.00 ;
+---------+---------+---------+---------+---------+
; temp.00 ; 0       ; 0       ; 0       ; 0       ;
; temp.01 ; 0       ; 0       ; 1       ; 1       ;
; temp.10 ; 0       ; 1       ; 0       ; 1       ;
; temp.11 ; 1       ; 0       ; 0       ; 1       ;
+---------+---------+---------+---------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[8]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[6]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[7]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[4]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[5]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[2]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[3]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe19a[1]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[8]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[6]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[7]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[4]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[5]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[2]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[3]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[0]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17|dffe18a[1]                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 169                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+------------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal            ; Free of Timing Hazards ;
+------------------------------------------------------+--------------------------------+------------------------+
; data_hum_one                                         ; Mux38                          ; yes                    ;
; data_hum_ten                                         ; Mux36                          ; yes                    ;
; data_temp_one                                        ; Mux34                          ; yes                    ;
; data_temp_ten                                        ; Mux32                          ; yes                    ;
; data_oxy_one                                         ; Mux30                          ; yes                    ;
; data_oxy_ten                                         ; Mux28                          ; yes                    ;
; data_harmful_one                                     ; Mux26                          ; yes                    ;
; data_harmful_ten                                     ; Mux24                          ; yes                    ;
; data_natural_one                                     ; Mux22                          ; yes                    ;
; data_natural_ten                                     ; Mux20                          ; yes                    ;
; data_liquefied_one                                   ; Mux18                          ; yes                    ;
; data_liquefied_ten                                   ; Mux16                          ; yes                    ;
; data_h2_one                                          ; Mux14                          ; yes                    ;
; data_h2_ten                                          ; Mux12                          ; yes                    ;
; data_heart_rate_one                                  ; Mux10                          ; yes                    ;
; data_heart_rate_ten                                  ; Mux8                           ; yes                    ;
; data_heart_rate_hun                                  ; Mux6                           ; yes                    ;
; data_body_temp_dec_ten                               ; Mux4                           ; yes                    ;
; data_body_temp_int_one                               ; Mux2                           ; yes                    ;
; sensor:sensor|dout[301]                              ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[300]                              ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[302]                              ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[299]                              ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[298]                              ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[297]                              ; sensor:sensor|end_reg          ; yes                    ;
; PC2FPGA_UART_Test:bt_inst|txd_data[0]                ; PC2FPGA_UART_Test:bt_inst|Mux2 ; yes                    ;
; PC2FPGA_UART_Test:bt_inst|txd_data[1]                ; PC2FPGA_UART_Test:bt_inst|Mux2 ; yes                    ;
; PC2FPGA_UART_Test:bt_inst|txd_data[3]                ; PC2FPGA_UART_Test:bt_inst|Mux2 ; yes                    ;
; PC2FPGA_UART_Test:bt_inst|txd_data[4]                ; PC2FPGA_UART_Test:bt_inst|Mux2 ; yes                    ;
; PC2FPGA_UART_Test:bt_inst|txd_data[6]                ; PC2FPGA_UART_Test:bt_inst|Mux2 ; yes                    ;
; sensor:sensor|dout[294]                              ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[295]                              ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[293]                              ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[292]                              ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[291]                              ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[290]                              ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[289]                              ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[296]                              ; sensor:sensor|end_reg          ; yes                    ;
; rdaddress_chinese[13]                                ; WideNor0                       ; yes                    ;
; rdaddress_chinese[0]                                 ; WideNor0                       ; yes                    ;
; rdaddress_chinese[1]                                 ; WideNor0                       ; yes                    ;
; rdaddress_chinese[2]                                 ; WideNor0                       ; yes                    ;
; rdaddress_chinese[3]                                 ; WideNor0                       ; yes                    ;
; rdaddress_chinese[4]                                 ; WideNor0                       ; yes                    ;
; rdaddress_chinese[5]                                 ; WideNor0                       ; yes                    ;
; rdaddress_chinese[6]                                 ; WideNor0                       ; yes                    ;
; rdaddress_chinese[7]                                 ; WideNor0                       ; yes                    ;
; rdaddress_chinese[8]                                 ; WideNor0                       ; yes                    ;
; rdaddress_chinese[9]                                 ; WideNor0                       ; yes                    ;
; rdaddress_chinese[10]                                ; WideNor0                       ; yes                    ;
; rdaddress_chinese[11]                                ; WideNor0                       ; yes                    ;
; rdaddress_chinese[12]                                ; WideNor0                       ; yes                    ;
; Process:Process|data_out_reg[9]                      ; Process:Process|data_out_reg   ; yes                    ;
; Process:Process|data_out_reg[15]                     ; Process:Process|data_out_reg   ; yes                    ;
; Process:Process|data_out_reg[14]                     ; Process:Process|data_out_reg   ; yes                    ;
; Process:Process|data_out_reg[13]                     ; Process:Process|data_out_reg   ; yes                    ;
; Process:Process|data_out_reg[10]                     ; Process:Process|data_out_reg   ; yes                    ;
; Process:Process|data_out_reg[11]                     ; Process:Process|data_out_reg   ; yes                    ;
; Process:Process|data_out_reg[12]                     ; Process:Process|data_out_reg   ; yes                    ;
; Process:Process|data_out_reg[6]                      ; Process:Process|data_out_reg   ; yes                    ;
; Process:Process|data_out_reg[7]                      ; Process:Process|data_out_reg   ; yes                    ;
; Process:Process|data_out_reg[8]                      ; Process:Process|data_out_reg   ; yes                    ;
; sensor:sensor|key_data.10_5387                       ; sensor:sensor|WideOr16         ; yes                    ;
; sensor:sensor|key_data.01_5395                       ; sensor:sensor|WideOr16         ; yes                    ;
; sensor:sensor|slave_high[7]                          ; sensor:sensor|Mux0             ; yes                    ;
; sensor:sensor|word_data[7]                           ; sensor:sensor|WideOr18         ; yes                    ;
; Oxygen:Oxygen|word_data[7]                           ; Oxygen:Oxygen|Mux1             ; yes                    ;
; sensor:sensor|word_data[6]                           ; sensor:sensor|WideOr18         ; yes                    ;
; sensor:sensor|slave_high[6]                          ; sensor:sensor|Mux0             ; yes                    ;
; sensor:sensor|memory_w[6]                            ; sensor:sensor|Mux0             ; yes                    ;
; sensor:sensor|memory_r[6]                            ; sensor:sensor|Mux0             ; yes                    ;
; sensor:sensor|slave_high[5]                          ; sensor:sensor|Mux0             ; yes                    ;
; sensor:sensor|word_data[5]                           ; sensor:sensor|WideOr18         ; yes                    ;
; sensor:sensor|memory_w[5]                            ; sensor:sensor|Mux0             ; yes                    ;
; sensor:sensor|memory_r[5]                            ; sensor:sensor|Mux0             ; yes                    ;
; Oxygen:Oxygen|word_data[5]                           ; Oxygen:Oxygen|Mux1             ; yes                    ;
; sensor:sensor|dout[27]                               ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[3]                                ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[26]                               ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[2]                                ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[24]                               ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[0]                                ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[25]                               ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[1]                                ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|word_data[4]                           ; sensor:sensor|WideOr18         ; yes                    ;
; sensor:sensor|slave_high[4]                          ; sensor:sensor|Mux0             ; yes                    ;
; sensor:sensor|memory_w[4]                            ; sensor:sensor|Mux0             ; yes                    ;
; sensor:sensor|memory_r[4]                            ; sensor:sensor|Mux0             ; yes                    ;
; Oxygen:Oxygen|slave_addr[4]                          ; Oxygen:Oxygen|Mux1             ; yes                    ;
; Oxygen:Oxygen|word_data[4]                           ; Oxygen:Oxygen|Mux1             ; yes                    ;
; sensor:sensor|dout[35]                               ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[11]                               ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[40]                               ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[16]                               ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[39]                               ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[15]                               ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[38]                               ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[14]                               ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[37]                               ; sensor:sensor|end_reg          ; yes                    ;
; sensor:sensor|dout[13]                               ; sensor:sensor|end_reg          ; yes                    ;
; Number of user-specified and inferred latches = 151  ;                                ;                        ;
+------------------------------------------------------+--------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_025|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rom_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_one_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_one_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_ten_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_ten_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_one_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_one_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_ten_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_ten_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_one_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_one_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_ten_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_ten_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_one_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_one_s1_translator|av_chipselect_pre                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_ten_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_ten_s1_translator|av_chipselect_pre                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_one_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_one_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_ten_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_ten_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_ten_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_ten_s1_translator|av_chipselect_pre                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_one_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_one_s1_translator|av_chipselect_pre                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_hun_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_hun_s1_translator|av_chipselect_pre                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1,3,5,6,9,10,13,15..23,25,29,31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_im:the_qsys_system_nios2_gen2_cpu_nios2_oci_im|trc_wrap                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_im:the_qsys_system_nios2_gen2_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_xbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_xbrk|xbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_max30102_0:max30102_1|readdata[24..31]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_max30102_0:max30102_0|readdata[24..31]                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[1..31]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[12..31]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[12..31]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[12..31]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[12..31]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[12..31]                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Threshold_Adj:u_Threshold_Adj|Threshold[0]                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|mean_value1[10]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|mean_value2[9,10]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|mean_value3[10]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[12..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[12..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[12..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[12..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[12..31]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator|av_readdata_pre[24..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator|av_readdata_pre[24..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|cntr_3uf:cntr1|counter_reg_bit[0..9]                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_bwp|dffe16a[9]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_brp|dffe16a[9]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_bwp|dffe16a[9]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_brp|dffe16a[9]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                             ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                             ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                             ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                             ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                             ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                             ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                             ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                             ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                             ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                             ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                             ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                            ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                      ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                      ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                      ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                             ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                             ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                             ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                             ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                     ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                     ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                     ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                     ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                              ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                         ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                         ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                         ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                              ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                              ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                           ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                           ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,2,4,7,8,11,12,14,24,26..28]                                                                                                                                                                                      ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                ;
; Sdram_Control_2Port:Sdram_Control_2Port|rWR1_ADDR[0..5]                                                                                                                                                                                                                                                                                                              ; Merged with Sdram_Control_2Port:Sdram_Control_2Port|rWR1_ADDR[6]                                                                                                                                                                                                                                                                                                                 ;
; Sdram_Control_2Port:Sdram_Control_2Port|rRD1_ADDR[0..5]                                                                                                                                                                                                                                                                                                              ; Merged with Sdram_Control_2Port:Sdram_Control_2Port|rRD1_ADDR[6]                                                                                                                                                                                                                                                                                                                 ;
; Sdram_Control_2Port:Sdram_Control_2Port|rRD2_ADDR[0..5]                                                                                                                                                                                                                                                                                                              ; Merged with Sdram_Control_2Port:Sdram_Control_2Port|rRD2_ADDR[6]                                                                                                                                                                                                                                                                                                                 ;
; Sdram_Control_2Port:Sdram_Control_2Port|WR_MASK[0]                                                                                                                                                                                                                                                                                                                   ; Merged with Sdram_Control_2Port:Sdram_Control_2Port|mWR                                                                                                                                                                                                                                                                                                                          ;
; Sdram_Control_2Port:Sdram_Control_2Port|mLENGTH[0..6]                                                                                                                                                                                                                                                                                                                ; Merged with Sdram_Control_2Port:Sdram_Control_2Port|mLENGTH[8]                                                                                                                                                                                                                                                                                                                   ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|per_frame_clken_r[0]                                                                                                                                                                                           ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|per_frame_href_r[0]                                                                                                                                                                                            ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|per_frame_href_r[1]                                                                                                                                                                                            ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|per_frame_clken_r[1]                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                      ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                     ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                     ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                         ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                            ;
; Sdram_Control_2Port:Sdram_Control_2Port|mADDR[0..5]                                                                                                                                                                                                                                                                                                                  ; Merged with Sdram_Control_2Port:Sdram_Control_2Port|mADDR[6]                                                                                                                                                                                                                                                                                                                     ;
; Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1|SADDR[0..5]                                                                                                                                                                                                                                                                                       ; Merged with Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1|SADDR[6]                                                                                                                                                                                                                                                                                          ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|per_frame_href_r[0]                                                                                                                                                                                                                                                        ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|per_frame_clken_r[0]                                                                                                                                                                                                                                                       ;
; Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|per_frame_clken_r[1]                                                                                                                                                                                                                                                       ; Merged with Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|per_frame_href_r[1]                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                              ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                              ;
; lcd_data_in[8]                                                                                                                                                                                                                                                                                                                                                       ; Merged with lcd_data_in[0]                                                                                                                                                                                                                                                                                                                                                       ;
; lcd_data_in[9]                                                                                                                                                                                                                                                                                                                                                       ; Merged with lcd_data_in[1]                                                                                                                                                                                                                                                                                                                                                       ;
; lcd_data_in[2]                                                                                                                                                                                                                                                                                                                                                       ; Merged with lcd_data_in[10]                                                                                                                                                                                                                                                                                                                                                      ;
; lcd_data_in[3]                                                                                                                                                                                                                                                                                                                                                       ; Merged with lcd_data_in[11]                                                                                                                                                                                                                                                                                                                                                      ;
; lcd_data_in[4]                                                                                                                                                                                                                                                                                                                                                       ; Merged with lcd_data_in[12]                                                                                                                                                                                                                                                                                                                                                      ;
; lcd_data_in[5]                                                                                                                                                                                                                                                                                                                                                       ; Merged with lcd_data_in[13]                                                                                                                                                                                                                                                                                                                                                      ;
; lcd_data_in[6]                                                                                                                                                                                                                                                                                                                                                       ; Merged with lcd_data_in[14]                                                                                                                                                                                                                                                                                                                                                      ;
; lcd_data_in[7]                                                                                                                                                                                                                                                                                                                                                       ; Merged with lcd_data_in[15]                                                                                                                                                                                                                                                                                                                                                      ;
; sensor:sensor|state[6]                                                                                                                                                                                                                                                                                                                                               ; Merged with sensor:sensor|state[5]                                                                                                                                                                                                                                                                                                                                               ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent|hold_waitrequest                                                                                                                                                                                                                              ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                       ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_one_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_ten_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_one_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_ten_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_hun_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_one_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_ten_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_one_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_ten_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_one_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_ten_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                       ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_one_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_ten_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                     ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                     ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                     ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                     ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                     ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                     ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                             ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                             ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                             ;
; SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit|i2c_wdata[3]                                                                                                                                                                                                                                                   ; Merged with SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit|i2c_wdata[2]                                                                                                                                                                                                                                                   ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                           ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                           ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                              ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                              ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                         ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                         ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                         ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                         ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                              ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                              ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                             ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                             ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                      ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                      ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                      ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                      ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                        ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                            ; Merged with qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ;
; xpos_max[11]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; xpos_min[11]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; ypos_max[11]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; ypos_min[11]                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_break:the_qsys_system_nios2_gen2_cpu_nios2_oci_break|trigger_state                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Oxygen:Oxygen|state[5]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control_2Port:Sdram_Control_2Port|rWR1_ADDR[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control_2Port:Sdram_Control_2Port|rRD1_ADDR[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control_2Port:Sdram_Control_2Port|rRD2_ADDR[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control_2Port:Sdram_Control_2Port|mLENGTH[8]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control_2Port:Sdram_Control_2Port|WR_MASK[1]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_hun_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_hun_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:end_o_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:end_o_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control_2Port:Sdram_Control_2Port|mADDR[6]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1|SADDR[6]                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_break                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_break:the_qsys_system_nios2_gen2_cpu_nios2_oci_break|trigbrktype                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Process:Process|data_r[0..5]                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; Process:Process|data_out_r[0..5]                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_025|share_count_zero_flag                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_025|share_count[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; sensor:sensor|state[5]                                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; PC2FPGA_UART_Test:bt_inst|uart_transfer:u_uart_transfer|txd_state~5                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state~13                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state~14                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state~15                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state~16                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state~10                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state~11                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state~12                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|state~5                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|state~6                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|state~7                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|state~9                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|state~10                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|state~11                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|state~12                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; sensor:sensor|temp~8                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; sensor:sensor|temp~9                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|TxD_start_tmp2                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|TxD_start_tmp1                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|BaudGeneAcc[16]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|data_rdy                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|Tx_start                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|BaudGeneAcc[0..15]                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state.0000                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state.0001                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state.0010                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state.0011                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state.0100                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state.0101                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state.0110                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state.0111                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state.1000                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state.1001                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state.1010                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|async_send:async_send_inst|state.1011                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.000                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.001                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.010                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.011                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.100                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.101                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.110                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.111                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; sensor:sensor|temp.00                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; sensor:sensor|temp.11                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|DRsize.011 ; Merged with qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|DRsize.001 ;
; Oxygen:Oxygen|temp.10                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|state.0000                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                           ;
; Oxygen:Oxygen|temp.01                                                                                                                                                                                                                                                                                                                                                ; Merged with Oxygen:Oxygen|temp.00                                                                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 1718                                                                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DHT11_top:DHT11_inst|async_send:async_send_inst|state~13                                                                                                                                                                                                                                                                                                           ; Lost Fanouts              ; DHT11_top:DHT11_inst|async_send:async_send_inst|TxD_start_tmp2,                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; DHT11_top:DHT11_inst|async_send:async_send_inst|TxD_start_tmp1,                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; DHT11_top:DHT11_inst|async_send:async_send_inst|BaudGeneAcc[16],                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|Tx_start,                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.010,                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.011,                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.110,                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.111                                                                                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                       ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                              ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                    ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                       ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                    ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                       ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                           ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                           ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_hun_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_hun_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_hun_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_hun_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:end_o_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:end_o_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:end_o_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:end_o_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                       ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                          ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                              ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                 ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                         ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state~10                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|data_rdy,                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; DHT11_top:DHT11_inst|async_send:async_send_inst|state.0000,                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.000,                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.100                                                                                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                             ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_break:the_qsys_system_nios2_gen2_cpu_nios2_oci_break|trigbrktype                                                                                                  ;
; Sdram_Control_2Port:Sdram_Control_2Port|rWR1_ADDR[6]                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; Sdram_Control_2Port:Sdram_Control_2Port|mADDR[6],                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1|SADDR[6]                                                                                                                                                                                                                                                                                          ;
; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state~11                                                                                                                                                                                                                                                                                                        ; Lost Fanouts              ; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.001,                                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ;                           ; DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|send_state.101                                                                                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_break:the_qsys_system_nios2_gen2_cpu_nios2_oci_break|trigger_state                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_1|readdata[31]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_1|readdata[30]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_1|readdata[29]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_1|readdata[28]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_1|readdata[27]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_1|readdata[26]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_1|readdata[25]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_1|readdata[24]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_0|readdata[31]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_0|readdata[30]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_0|readdata[29]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_0|readdata[28]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_0|readdata[27]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_0|readdata[26]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_0|readdata[25]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_max30102_0:max30102_0|readdata[24]                                                                                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[31]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[30]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[29]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[28]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[27]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[26]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[25]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[24]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[23]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[22]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[21]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[20]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[19]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[18]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[17]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[16]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[15]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[14]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[13]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[12]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[11]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[10]                                                                                                                                                                                                                                                                                                                ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[9]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[8]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[7]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[5]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[4]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_end_o:end_o|readdata[1]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[31]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[30]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[29]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[28]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[27]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[26]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[25]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[24]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[23]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[22]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[21]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[20]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[19]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[18]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[17]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[16]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[15]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[14]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[13]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch4|readdata[12]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[31]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[30]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[29]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[28]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[27]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[26]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[25]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[24]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[23]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[22]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[21]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[20]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[19]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[18]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[17]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[16]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[15]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[14]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[13]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch3|readdata[12]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[31]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[30]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[29]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[28]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[27]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[26]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[25]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[24]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[23]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[22]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[21]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[20]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[19]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[18]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[17]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[16]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[15]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[14]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[13]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch2|readdata[12]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[31]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[30]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[29]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[28]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[27]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[26]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[25]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[24]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[23]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[22]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[21]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[20]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[19]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[18]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[17]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[16]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[15]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[14]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[13]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch1|readdata[12]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[31]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[30]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[29]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[28]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[27]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[26]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[25]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[24]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[23]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[22]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[21]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[20]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[19]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[18]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[17]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[16]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[15]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[14]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[13]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_ain_ch0:ain_ch0|readdata[12]                                                                                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                      ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                    ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                    ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                    ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                    ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                    ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                    ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                    ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                    ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                    ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                    ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                           ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                           ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                           ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                           ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                           ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                           ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                           ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                           ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                           ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                           ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                             ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                          ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                   ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                     ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                            ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                        ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                            ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                            ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                       ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                       ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                       ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                       ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                       ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                       ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                       ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                       ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                       ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                       ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                         ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                            ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                            ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                            ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                            ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                            ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                         ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                         ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                         ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                         ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                         ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                           ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                            ; Lost Fanouts              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                              ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                  ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; Process:Process|data_r[0]                                                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; Process:Process|data_out_r[0]                                                                                                                                                                                                                                                                                                                                        ;
; Process:Process|data_r[1]                                                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; Process:Process|data_out_r[1]                                                                                                                                                                                                                                                                                                                                        ;
; Process:Process|data_r[2]                                                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; Process:Process|data_out_r[2]                                                                                                                                                                                                                                                                                                                                        ;
; Process:Process|data_r[3]                                                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; Process:Process|data_out_r[3]                                                                                                                                                                                                                                                                                                                                        ;
; Process:Process|data_r[4]                                                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; Process:Process|data_out_r[4]                                                                                                                                                                                                                                                                                                                                        ;
; Process:Process|data_r[5]                                                                                                                                                                                                                                                                                                                                          ; Lost Fanouts              ; Process:Process|data_out_r[5]                                                                                                                                                                                                                                                                                                                                        ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                         ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                       ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                       ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                            ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                           ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                           ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                    ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                    ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                      ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                          ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                              ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                              ; Stuck at GND              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_025|share_count_zero_flag                                                                                                                                                                                                                         ; Stuck at VCC              ; qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_025|share_count[0]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|DRsize.101 ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                                   ; Stuck at GND              ; qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                      ;
; sensor:sensor|temp~8                                                                                                                                                                                                                                                                                                                                               ; Lost Fanouts              ; sensor:sensor|temp.11                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FAMS|PC2FPGA_UART_Test:bt_inst|uart_transfer:u_uart_transfer|smp_cnt[2]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FAMS|lcd_data_in[1]                                                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |FAMS|DHT11_top:DHT11_inst|async_send:async_send_inst|BaudGeneAcc[10]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1|BA[1]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |FAMS|ypos_min[2]                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FAMS|frame_cnt[1]                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |FAMS|xpos_min[2]                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |FAMS|xpos_max[6]                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |FAMS|ypos_max[10]                                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_hun_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_ten_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_one_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_ten_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_one_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_ten_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_one_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_ten_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_one_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_ten_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_one_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_ten_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_one_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |FAMS|Process:Process|cnt[6]                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |FAMS|Oxygen:Oxygen|num[0]                                                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1|timer[8]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1|command_delay[0]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FAMS|Process:Process|data_out_r[6]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|E_shift_rot_result[11]                                                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|readdata[3]                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|av_ld_byte2_data[1]                                                                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|CMOS_Capture_RAW_Gray:u_CMOS_Capture_RAW_Gray_sensor1|cmos_fps_cnt[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit|clk_cnt[11]                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FAMS|uart_rx:uart_rx|clk_cnt[15]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FAMS|uart_rx:uart_rx|rx_cnt[0]                                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |FAMS|key_counter_scan:u_key_counter_scan|delay_cnt[10]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 303 bits  ; 606 LEs       ; 606 LEs              ; 0 LEs                  ; Yes        ; |FAMS|sensor:sensor|dout_r[3]                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1|SA[11]                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1|SA[8]                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FAMS|Process:Process|data_cnt[3]                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|MonDReg[9]                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|MonDReg[4]                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_break:the_qsys_system_nios2_gen2_cpu_nios2_oci_break|break_readreg[30]                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|command:command1|rp_shift[2]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FAMS|PC2FPGA_UART_Test:bt_inst|uart_transfer:u_uart_transfer|txd_cnt[3]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|rRD2_ADDR[10]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|rRD1_ADDR[13]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|rWR1_ADDR[12]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|mADDR[16]                                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|sr[10] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|sr[18] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|MonAReg[4]                                                                                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 21 bits   ; 63 LEs        ; 21 LEs               ; 42 LEs                 ; Yes        ; |FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|wait_18ms_cnt[7]                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 40 bits   ; 120 LEs       ; 40 LEs               ; 80 LEs                 ; Yes        ; |FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[8]                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |FAMS|Threshold_Adj:u_Threshold_Adj|Threshold_Grade[1]                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|RD_MASK[1]                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|num[5]                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|CMD[1]                                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit|i2c_wdata[5]                                                                                                                                                                                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit|i2c_wdata[0]                                                                                                                                                                                                                                               ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|ST[3]                                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 12 bits   ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|wait_40us_cnt[3]                                                                                                                                                                                                                                                                                               ;
; 31:1               ; 10 bits   ; 200 LEs       ; 10 LEs               ; 190 LEs                ; Yes        ; |FAMS|Oxygen:Oxygen|cnt[1]                                                                                                                                                                                                                                                                                                                                             ;
; 57:1               ; 10 bits   ; 380 LEs       ; 20 LEs               ; 360 LEs                ; Yes        ; |FAMS|sensor:sensor|cnt[8]                                                                                                                                                                                                                                                                                                                                             ;
; 34:1               ; 2 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |FAMS|Oxygen:Oxygen|memory[3]                                                                                                                                                                                                                                                                                                                                          ;
; 34:1               ; 3 bits    ; 66 LEs        ; 9 LEs                ; 57 LEs                 ; Yes        ; |FAMS|Oxygen:Oxygen|memory[5]                                                                                                                                                                                                                                                                                                                                          ;
; 34:1               ; 2 bits    ; 44 LEs        ; 6 LEs                ; 38 LEs                 ; Yes        ; |FAMS|Oxygen:Oxygen|memory[4]                                                                                                                                                                                                                                                                                                                                          ;
; 68:1               ; 7 bits    ; 315 LEs       ; 7 LEs                ; 308 LEs                ; Yes        ; |FAMS|sensor:sensor|num[4]                                                                                                                                                                                                                                                                                                                                             ;
; 61:1               ; 5 bits    ; 200 LEs       ; 20 LEs               ; 180 LEs                ; Yes        ; |FAMS|sensor:sensor|memory[5]                                                                                                                                                                                                                                                                                                                                          ;
; 256:1              ; 4 bits    ; 680 LEs       ; 4 LEs                ; 676 LEs                ; Yes        ; |FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit|i2c_stream_cnt[2]                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FAMS|ypos_min[5]                                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|xpos_min[7]                                                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FAMS|Sdram_Control_2Port:Sdram_Control_2Port|rRD2_ADDR[12]                                                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |FAMS|Threshold_Adj:u_Threshold_Adj|Threshold_Grade[3]                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|data_reg                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit|Mux5                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit|Mux14                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FAMS|DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|state                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FAMS|sensor:sensor|Selector6                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|E_logic_result[27]                                                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |FAMS|Process:Process|data_out[4]                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FAMS|sensor:sensor|Selector6                                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |FAMS|PC2FPGA_UART_Test:bt_inst|uart_transfer:u_uart_transfer|txd_state                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|W_rf_wr_data[24]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FAMS|Process:Process|data_out[10]                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |FAMS|Process:Process|data_out[15]                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |FAMS|qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |FAMS|SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit|Mux25                                                                                                                                                                                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |FAMS|DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst|Selector13                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |FAMS|DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|Selector4                                                                                                                                                                                                                                                                                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 64 LEs               ; -8 LEs                 ; No         ; |FAMS|Selector8                                                                                                                                                                                                                                                                                                                                                        ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |FAMS|Selector9                                                                                                                                                                                                                                                                                                                                                        ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; No         ; |FAMS|Selector13                                                                                                                                                                                                                                                                                                                                                       ;
; 22:1               ; 2 bits    ; 28 LEs        ; 4 LEs                ; 24 LEs                 ; No         ; |FAMS|Selector11                                                                                                                                                                                                                                                                                                                                                       ;
; 29:1               ; 3 bits    ; 57 LEs        ; 57 LEs               ; 0 LEs                  ; No         ; |FAMS|LCD_Driver:LCD_Driver|lcd_rgb[1]                                                                                                                                                                                                                                                                                                                                 ;
; 29:1               ; 5 bits    ; 95 LEs        ; 95 LEs               ; 0 LEs                  ; No         ; |FAMS|LCD_Driver:LCD_Driver|lcd_rgb[3]                                                                                                                                                                                                                                                                                                                                 ;
; 30:1               ; 3 bits    ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |FAMS|LCD_Driver:LCD_Driver|lcd_rgb[16]                                                                                                                                                                                                                                                                                                                                ;
; 30:1               ; 5 bits    ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |FAMS|LCD_Driver:LCD_Driver|lcd_rgb[22]                                                                                                                                                                                                                                                                                                                                ;
; 30:1               ; 2 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |FAMS|LCD_Driver:LCD_Driver|lcd_rgb[9]                                                                                                                                                                                                                                                                                                                                 ;
; 30:1               ; 6 bits    ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |FAMS|LCD_Driver:LCD_Driver|lcd_rgb[10]                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                             ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                              ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                           ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|altsyncram_be51:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                  ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                            ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                             ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_graycounter_477:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|altsyncram_kf51:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                            ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                             ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_graycounter_477:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|altsyncram_kf51:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_v8n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_chinese:ROM_chinese_inst|altsyncram:altsyncram_component|altsyncram_soa1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_temp_unit:ROM_unit|altsyncram:altsyncram_component|altsyncram_bna1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_ppm:ROM_ppm_inst|altsyncram:altsyncram_component|altsyncram_06a1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_rh:ROM_rh_inst|altsyncram:altsyncram_component|altsyncram_gv91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM_temp_unit:ROM_temp_unit|altsyncram:altsyncram_component|altsyncram_bna1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_ROM:rom|altsyncram:the_altsyncram|altsyncram_b4n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_016 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_017 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_018 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_019 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_020 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_021 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_022 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_023 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux_024 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_025 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]    ;
+-------------------+-------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------------+
; Assignment        ; Value ; From ; To                                            ;
+-------------------+-------+------+-----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]        ;
+-------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|altsyncram:ram_block1a0|altsyncram_nnj3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay ;
+----------------+--------------------------+--------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                     ;
+----------------+--------------------------+--------------------------------------------------------------------------+
; SYS_DELAY_TOP  ; 001001100010010110100000 ; Unsigned Binary                                                          ;
+----------------+--------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------------------------------------------+
; Parameter Name                ; Value                 ; Type                                                        ;
+-------------------------------+-----------------------+-------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                                                     ;
; PLL_TYPE                      ; AUTO                  ; Untyped                                                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                                                     ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                                                     ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                                                     ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                                                     ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                                                     ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                                                     ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                                                     ;
; LOCK_HIGH                     ; 1                     ; Untyped                                                     ;
; LOCK_LOW                      ; 1                     ; Untyped                                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                                                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                                                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                                                     ;
; SKIP_VCO                      ; OFF                   ; Untyped                                                     ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                                                     ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                                                     ;
; BANDWIDTH                     ; 0                     ; Untyped                                                     ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                                                     ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                                                     ;
; DOWN_SPREAD                   ; 0                     ; Untyped                                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                                                     ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                                                     ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                                                     ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                                                     ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                                                     ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                                                     ;
; CLK4_MULTIPLY_BY              ; 2                     ; Signed Integer                                              ;
; CLK3_MULTIPLY_BY              ; 12                    ; Signed Integer                                              ;
; CLK2_MULTIPLY_BY              ; 3333                  ; Signed Integer                                              ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer                                              ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer                                              ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                                                     ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                                                     ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                                                     ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                                                     ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                                                     ;
; CLK4_DIVIDE_BY                ; 25                    ; Signed Integer                                              ;
; CLK3_DIVIDE_BY                ; 25                    ; Signed Integer                                              ;
; CLK2_DIVIDE_BY                ; 5000                  ; Signed Integer                                              ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer                                              ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                                              ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK1_PHASE_SHIFT              ; -2500                 ; Untyped                                                     ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                                                     ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                                                     ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                                                     ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                                                     ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                                                     ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                                                     ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                                                     ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                                                     ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                                                     ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                                                     ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                                                     ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                                                     ;
; CLK4_DUTY_CYCLE               ; 50                    ; Signed Integer                                              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer                                              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                                              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                                              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                                                     ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                                                     ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                                                     ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                                                     ;
; DPA_DIVIDER                   ; 0                     ; Untyped                                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                                                     ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                                                     ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                                                     ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                                                     ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                                                     ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                                                     ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                                                     ;
; VCO_MIN                       ; 0                     ; Untyped                                                     ;
; VCO_MAX                       ; 0                     ; Untyped                                                     ;
; VCO_CENTER                    ; 0                     ; Untyped                                                     ;
; PFD_MIN                       ; 0                     ; Untyped                                                     ;
; PFD_MAX                       ; 0                     ; Untyped                                                     ;
; M_INITIAL                     ; 0                     ; Untyped                                                     ;
; M                             ; 0                     ; Untyped                                                     ;
; N                             ; 1                     ; Untyped                                                     ;
; M2                            ; 1                     ; Untyped                                                     ;
; N2                            ; 1                     ; Untyped                                                     ;
; SS                            ; 1                     ; Untyped                                                     ;
; C0_HIGH                       ; 0                     ; Untyped                                                     ;
; C1_HIGH                       ; 0                     ; Untyped                                                     ;
; C2_HIGH                       ; 0                     ; Untyped                                                     ;
; C3_HIGH                       ; 0                     ; Untyped                                                     ;
; C4_HIGH                       ; 0                     ; Untyped                                                     ;
; C5_HIGH                       ; 0                     ; Untyped                                                     ;
; C6_HIGH                       ; 0                     ; Untyped                                                     ;
; C7_HIGH                       ; 0                     ; Untyped                                                     ;
; C8_HIGH                       ; 0                     ; Untyped                                                     ;
; C9_HIGH                       ; 0                     ; Untyped                                                     ;
; C0_LOW                        ; 0                     ; Untyped                                                     ;
; C1_LOW                        ; 0                     ; Untyped                                                     ;
; C2_LOW                        ; 0                     ; Untyped                                                     ;
; C3_LOW                        ; 0                     ; Untyped                                                     ;
; C4_LOW                        ; 0                     ; Untyped                                                     ;
; C5_LOW                        ; 0                     ; Untyped                                                     ;
; C6_LOW                        ; 0                     ; Untyped                                                     ;
; C7_LOW                        ; 0                     ; Untyped                                                     ;
; C8_LOW                        ; 0                     ; Untyped                                                     ;
; C9_LOW                        ; 0                     ; Untyped                                                     ;
; C0_INITIAL                    ; 0                     ; Untyped                                                     ;
; C1_INITIAL                    ; 0                     ; Untyped                                                     ;
; C2_INITIAL                    ; 0                     ; Untyped                                                     ;
; C3_INITIAL                    ; 0                     ; Untyped                                                     ;
; C4_INITIAL                    ; 0                     ; Untyped                                                     ;
; C5_INITIAL                    ; 0                     ; Untyped                                                     ;
; C6_INITIAL                    ; 0                     ; Untyped                                                     ;
; C7_INITIAL                    ; 0                     ; Untyped                                                     ;
; C8_INITIAL                    ; 0                     ; Untyped                                                     ;
; C9_INITIAL                    ; 0                     ; Untyped                                                     ;
; C0_MODE                       ; BYPASS                ; Untyped                                                     ;
; C1_MODE                       ; BYPASS                ; Untyped                                                     ;
; C2_MODE                       ; BYPASS                ; Untyped                                                     ;
; C3_MODE                       ; BYPASS                ; Untyped                                                     ;
; C4_MODE                       ; BYPASS                ; Untyped                                                     ;
; C5_MODE                       ; BYPASS                ; Untyped                                                     ;
; C6_MODE                       ; BYPASS                ; Untyped                                                     ;
; C7_MODE                       ; BYPASS                ; Untyped                                                     ;
; C8_MODE                       ; BYPASS                ; Untyped                                                     ;
; C9_MODE                       ; BYPASS                ; Untyped                                                     ;
; C0_PH                         ; 0                     ; Untyped                                                     ;
; C1_PH                         ; 0                     ; Untyped                                                     ;
; C2_PH                         ; 0                     ; Untyped                                                     ;
; C3_PH                         ; 0                     ; Untyped                                                     ;
; C4_PH                         ; 0                     ; Untyped                                                     ;
; C5_PH                         ; 0                     ; Untyped                                                     ;
; C6_PH                         ; 0                     ; Untyped                                                     ;
; C7_PH                         ; 0                     ; Untyped                                                     ;
; C8_PH                         ; 0                     ; Untyped                                                     ;
; C9_PH                         ; 0                     ; Untyped                                                     ;
; L0_HIGH                       ; 1                     ; Untyped                                                     ;
; L1_HIGH                       ; 1                     ; Untyped                                                     ;
; G0_HIGH                       ; 1                     ; Untyped                                                     ;
; G1_HIGH                       ; 1                     ; Untyped                                                     ;
; G2_HIGH                       ; 1                     ; Untyped                                                     ;
; G3_HIGH                       ; 1                     ; Untyped                                                     ;
; E0_HIGH                       ; 1                     ; Untyped                                                     ;
; E1_HIGH                       ; 1                     ; Untyped                                                     ;
; E2_HIGH                       ; 1                     ; Untyped                                                     ;
; E3_HIGH                       ; 1                     ; Untyped                                                     ;
; L0_LOW                        ; 1                     ; Untyped                                                     ;
; L1_LOW                        ; 1                     ; Untyped                                                     ;
; G0_LOW                        ; 1                     ; Untyped                                                     ;
; G1_LOW                        ; 1                     ; Untyped                                                     ;
; G2_LOW                        ; 1                     ; Untyped                                                     ;
; G3_LOW                        ; 1                     ; Untyped                                                     ;
; E0_LOW                        ; 1                     ; Untyped                                                     ;
; E1_LOW                        ; 1                     ; Untyped                                                     ;
; E2_LOW                        ; 1                     ; Untyped                                                     ;
; E3_LOW                        ; 1                     ; Untyped                                                     ;
; L0_INITIAL                    ; 1                     ; Untyped                                                     ;
; L1_INITIAL                    ; 1                     ; Untyped                                                     ;
; G0_INITIAL                    ; 1                     ; Untyped                                                     ;
; G1_INITIAL                    ; 1                     ; Untyped                                                     ;
; G2_INITIAL                    ; 1                     ; Untyped                                                     ;
; G3_INITIAL                    ; 1                     ; Untyped                                                     ;
; E0_INITIAL                    ; 1                     ; Untyped                                                     ;
; E1_INITIAL                    ; 1                     ; Untyped                                                     ;
; E2_INITIAL                    ; 1                     ; Untyped                                                     ;
; E3_INITIAL                    ; 1                     ; Untyped                                                     ;
; L0_MODE                       ; BYPASS                ; Untyped                                                     ;
; L1_MODE                       ; BYPASS                ; Untyped                                                     ;
; G0_MODE                       ; BYPASS                ; Untyped                                                     ;
; G1_MODE                       ; BYPASS                ; Untyped                                                     ;
; G2_MODE                       ; BYPASS                ; Untyped                                                     ;
; G3_MODE                       ; BYPASS                ; Untyped                                                     ;
; E0_MODE                       ; BYPASS                ; Untyped                                                     ;
; E1_MODE                       ; BYPASS                ; Untyped                                                     ;
; E2_MODE                       ; BYPASS                ; Untyped                                                     ;
; E3_MODE                       ; BYPASS                ; Untyped                                                     ;
; L0_PH                         ; 0                     ; Untyped                                                     ;
; L1_PH                         ; 0                     ; Untyped                                                     ;
; G0_PH                         ; 0                     ; Untyped                                                     ;
; G1_PH                         ; 0                     ; Untyped                                                     ;
; G2_PH                         ; 0                     ; Untyped                                                     ;
; G3_PH                         ; 0                     ; Untyped                                                     ;
; E0_PH                         ; 0                     ; Untyped                                                     ;
; E1_PH                         ; 0                     ; Untyped                                                     ;
; E2_PH                         ; 0                     ; Untyped                                                     ;
; E3_PH                         ; 0                     ; Untyped                                                     ;
; M_PH                          ; 0                     ; Untyped                                                     ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                                                     ;
; CLK0_COUNTER                  ; G0                    ; Untyped                                                     ;
; CLK1_COUNTER                  ; G0                    ; Untyped                                                     ;
; CLK2_COUNTER                  ; G0                    ; Untyped                                                     ;
; CLK3_COUNTER                  ; G0                    ; Untyped                                                     ;
; CLK4_COUNTER                  ; G0                    ; Untyped                                                     ;
; CLK5_COUNTER                  ; G0                    ; Untyped                                                     ;
; CLK6_COUNTER                  ; E0                    ; Untyped                                                     ;
; CLK7_COUNTER                  ; E1                    ; Untyped                                                     ;
; CLK8_COUNTER                  ; E2                    ; Untyped                                                     ;
; CLK9_COUNTER                  ; E3                    ; Untyped                                                     ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                                                     ;
; M_TIME_DELAY                  ; 0                     ; Untyped                                                     ;
; N_TIME_DELAY                  ; 0                     ; Untyped                                                     ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                                                     ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                                                     ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                                                     ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                                                     ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                                                     ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                                                     ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                                                     ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                                                     ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                                                     ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                                                     ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                                                     ;
; VCO_POST_SCALE                ; 0                     ; Untyped                                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                                                     ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                                                     ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                                                     ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                                                     ;
; PORT_CLK4                     ; PORT_USED             ; Untyped                                                     ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                                                     ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                                                     ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                                                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                                                     ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                                                     ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                                                     ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                                                     ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                                                     ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                                                     ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                                              ;
+-------------------------------+-----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034 ;
+----------------+-----------+-------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                    ;
+----------------+-----------+-------------------------------------------------------------------------+
; CLOCK_MAIN     ; 100000000 ; Signed Integer                                                          ;
; CLOCK_I2C      ; 100000    ; Signed Integer                                                          ;
+----------------+-----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                  ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------+
; CLK_FREQ       ; 100000000 ; Signed Integer                                                                                                        ;
; I2C_FREQ       ; 100000    ; Signed Integer                                                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|CMOS_Capture_RAW_Gray:u_CMOS_Capture_RAW_Gray_sensor1 ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; CMOS_FRAME_WAITCNT ; 1010  ; Unsigned Binary                                                                                                               ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|Sensor_Image_Zoom:u_Sensor1_Image_Zoom ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; IMAGE_HSIZE    ; 640   ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor ;
+----------------+------------+--------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                         ;
+----------------+------------+--------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                              ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                              ;
+----------------+------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter ;
+----------------+------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                     ;
+----------------+------------+----------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                                          ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                                          ;
+----------------+------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                 ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                                                                                                      ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                                                                                                      ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                             ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                          ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                                                                                                                                                                   ;
; TAP_DISTANCE   ; 640            ; Signed Integer                                                                                                                                                                                                                                   ;
; WIDTH          ; 8              ; Signed Integer                                                                                                                                                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                          ;
; CBXI_PARAMETER ; shift_taps_7rv ; Untyped                                                                                                                                                                                                                                          ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_2Port:Sdram_Control_2Port ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                         ;
; REF_PER        ; 1024  ; Signed Integer                                                                         ;
; SC_CL          ; 3     ; Signed Integer                                                                         ;
; SC_RCD         ; 3     ; Signed Integer                                                                         ;
; SC_RRD         ; 7     ; Signed Integer                                                                         ;
; SC_PM          ; 1     ; Signed Integer                                                                         ;
; SC_BL          ; 1     ; Signed Integer                                                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_2Port:Sdram_Control_2Port|command:command1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                               ;
; REF_PER        ; 1024  ; Signed Integer                                                               ;
; SC_CL          ; 3     ; Signed Integer                                                               ;
; SC_RCD         ; 3     ; Signed Integer                                                               ;
; SC_RRD         ; 7     ; Signed Integer                                                               ;
; SC_PM          ; 1     ; Signed Integer                                                               ;
; SC_BL          ; 1     ; Signed Integer                                                               ;
; SDR_BL         ; 111   ; Unsigned Binary                                                              ;
; SDR_BT         ; 0     ; Unsigned Binary                                                              ;
; SDR_CL         ; 011   ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_2Port:Sdram_Control_2Port|sdr_data_path:data_path1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                       ;
; REF_PER        ; 1024  ; Signed Integer                                                                       ;
; SC_CL          ; 3     ; Signed Integer                                                                       ;
; SC_RCD         ; 3     ; Signed Integer                                                                       ;
; SC_RRD         ; 7     ; Signed Integer                                                                       ;
; SC_PM          ; 1     ; Signed Integer                                                                       ;
; SC_BL          ; 1     ; Signed Integer                                                                       ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                      ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                      ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                   ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                                ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                                ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                                ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                                ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                                ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                                ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                                ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                                ;
; LPM_WIDTH                                 ; 8           ; Signed Integer                                                                                         ;
; LPM_WIDTH_R                               ; 16          ; Signed Integer                                                                                         ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                                         ;
; LPM_WIDTHU_R                              ; 8           ; Signed Integer                                                                                         ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                                ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                            ; M9K         ; Untyped                                                                                                ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                         ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                                ;
; USE_EAB                                   ; ON          ; Untyped                                                                                                ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                                ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                         ;
; CBXI_PARAMETER                            ; dcfifo_9dq1 ; Untyped                                                                                                ;
+-------------------------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                  ;
+-------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                               ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                               ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                               ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                               ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                               ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                               ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                               ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                               ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                                        ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                                                                        ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                                        ;
; LPM_WIDTHU_R                              ; 10          ; Signed Integer                                                                                        ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                               ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                            ; M9K         ; Untyped                                                                                               ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                        ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                               ;
; USE_EAB                                   ; ON          ; Untyped                                                                                               ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                               ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                        ;
; CBXI_PARAMETER                            ; dcfifo_ieq1 ; Untyped                                                                                               ;
+-------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+-------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                            ; Value       ; Type                                                                                                  ;
+-------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT    ; FALSE       ; Untyped                                                                                               ;
; ACF_DISABLE_MLAB_RAM_USE                  ; FALSE       ; Untyped                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER                   ; OFF         ; Untyped                                                                                               ;
; ADD_USEDW_MSB_BIT                         ; OFF         ; Untyped                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED                   ; FALSE       ; Untyped                                                                                               ;
; DELAY_RDUSEDW                             ; 1           ; Untyped                                                                                               ;
; DELAY_WRUSEDW                             ; 1           ; Untyped                                                                                               ;
; DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                                               ;
; ENABLE_ECC                                ; FALSE       ; Untyped                                                                                               ;
; LPM_NUMWORDS                              ; 512         ; Signed Integer                                                                                        ;
; LPM_SHOWAHEAD                             ; OFF         ; Untyped                                                                                               ;
; LPM_WIDTH                                 ; 16          ; Signed Integer                                                                                        ;
; LPM_WIDTH_R                               ; 8           ; Signed Integer                                                                                        ;
; LPM_WIDTHU                                ; 9           ; Signed Integer                                                                                        ;
; LPM_WIDTHU_R                              ; 10          ; Signed Integer                                                                                        ;
; MAXIMIZE_SPEED                            ; 5           ; Untyped                                                                                               ;
; OVERFLOW_CHECKING                         ; ON          ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                            ; M9K         ; Untyped                                                                                               ;
; RDSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                        ;
; READ_ACLR_SYNCH                           ; OFF         ; Untyped                                                                                               ;
; UNDERFLOW_CHECKING                        ; ON          ; Untyped                                                                                               ;
; USE_EAB                                   ; ON          ; Untyped                                                                                               ;
; WRITE_ACLR_SYNCH                          ; OFF         ; Untyped                                                                                               ;
; WRSYNC_DELAYPIPE                          ; 4           ; Signed Integer                                                                                        ;
; CBXI_PARAMETER                            ; dcfifo_ieq1 ; Untyped                                                                                               ;
+-------------------------------------------+-------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_counter_scan:u_key_counter_scan ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; KEY_WIDTH      ; 2     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; IMG_HDISP      ; 640   ; Signed Integer                                    ;
; IMG_VDISP      ; 480   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                          ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                               ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                               ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                      ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                                                                                           ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                                                                                           ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RAM_Length     ; 1010000000 ; Unsigned Binary                                                                                                                                                                                     ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                  ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                               ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                                                                                                                                                        ;
; TAP_DISTANCE   ; 1010000000     ; Unsigned Binary                                                                                                                                                                                                                       ;
; WIDTH          ; 1              ; Signed Integer                                                                                                                                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                               ;
; CBXI_PARAMETER ; shift_taps_0rv ; Untyped                                                                                                                                                                                                                               ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                               ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                                    ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                                    ;
+----------------+------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                           ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IMG_HDISP      ; 1010000000 ; Unsigned Binary                                                                                                                                                ;
; IMG_VDISP      ; 0111100000 ; Unsigned Binary                                                                                                                                                ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                     ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RAM_Length     ; 1010000000 ; Unsigned Binary                                                                                                                                                                                          ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                                    ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                                                                                                                                                                             ;
; TAP_DISTANCE   ; 1010000000     ; Unsigned Binary                                                                                                                                                                                                                            ;
; WIDTH          ; 1              ; Signed Integer                                                                                                                                                                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_0rv ; Untyped                                                                                                                                                                                                                                    ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:uart_rx ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                   ;
; UART_BPS       ; 115200   ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Process:Process ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; i              ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:RAM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                ;
; NUMWORDS_A                         ; 768                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                ;
; NUMWORDS_B                         ; 768                  ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_v8n1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_chinese:ROM_chinese_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                       ;
; WIDTH_A                            ; 1                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 11776                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; ./mif/zhongwen.mif   ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_soa1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_temp_unit:ROM_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 1                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ./mif/temp_unit.mif  ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_bna1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_ppm:ROM_ppm_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 1                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 3264                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; ./mif/ppm.mif        ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_06a1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_rh:ROM_rh_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; ./mif/rh.mif         ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_gv91      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_temp_unit:ROM_temp_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 1                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; ./mif/temp_unit.mif  ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_bna1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_Driver:LCD_Driver ;
+---------------------------+--------------+-------------------------+
; Parameter Name            ; Value        ; Type                    ;
+---------------------------+--------------+-------------------------+
; H_SYNC                    ; 00000000010  ; Unsigned Binary         ;
; H_BACK                    ; 00000101100  ; Unsigned Binary         ;
; H_DISP                    ; 01100100000  ; Unsigned Binary         ;
; H_FRON                    ; 00011010010  ; Unsigned Binary         ;
; H_TOTAL                   ; 10000100000  ; Unsigned Binary         ;
; V_SYNC                    ; 00000000010  ; Unsigned Binary         ;
; V_BACK                    ; 00000010110  ; Unsigned Binary         ;
; V_DISP                    ; 00111100000  ; Unsigned Binary         ;
; V_FRONT                   ; 00000010110  ; Unsigned Binary         ;
; V_TOTAL                   ; 01000001100  ; Unsigned Binary         ;
; X_START                   ; 000000000000 ; Unsigned Binary         ;
; X_ZOOM                    ; 001100100000 ; Unsigned Binary         ;
; Y_START                   ; 000000000000 ; Unsigned Binary         ;
; Y_ZOOM                    ; 000111100000 ; Unsigned Binary         ;
; X_START_1                 ; 000000000000 ; Unsigned Binary         ;
; X_ZOOM_1                  ; 001010000000 ; Unsigned Binary         ;
; Y_START_1                 ; 000000000000 ; Unsigned Binary         ;
; Y_ZOOM_1                  ; 000111100000 ; Unsigned Binary         ;
; X_START_2                 ; 001010100000 ; Unsigned Binary         ;
; X_ZOOM_2                  ; 000010000000 ; Unsigned Binary         ;
; Y_START_2                 ; 000110000000 ; Unsigned Binary         ;
; Y_ZOOM_2                  ; 000001100000 ; Unsigned Binary         ;
; X_START_theme             ; 001010001000 ; Unsigned Binary         ;
; X_ZOOM_theme              ; 000010010000 ; Unsigned Binary         ;
; Y_START_theme             ; 000000000000 ; Unsigned Binary         ;
; Y_ZOOM_theme              ; 000000010000 ; Unsigned Binary         ;
; X_START_veneno            ; 001011100100 ; Unsigned Binary         ;
; X_ZOOM_veneno             ; 000000110000 ; Unsigned Binary         ;
; Y_START_veneno            ; 000000011110 ; Unsigned Binary         ;
; Y_ZOOM_veneno             ; 000000010000 ; Unsigned Binary         ;
; X_START_body_temp         ; 001010001000 ; Unsigned Binary         ;
; X_ZOOM_body_temp          ; 000000110000 ; Unsigned Binary         ;
; Y_START_body_temp         ; 000000111100 ; Unsigned Binary         ;
; Y_ZOOM_body_temp          ; 000000010000 ; Unsigned Binary         ;
; X_START_body_temp_int_ten ; 001011011010 ; Unsigned Binary         ;
; X_ZOOM_body_temp_int_ten  ; 000000001000 ; Unsigned Binary         ;
; Y_START_body_temp_int_ten ; 000000111100 ; Unsigned Binary         ;
; Y_ZOOM_body_temp_int_ten  ; 000000010000 ; Unsigned Binary         ;
; X_START_body_temp_int_one ; 001011100010 ; Unsigned Binary         ;
; X_ZOOM_body_temp_int_one  ; 000000001000 ; Unsigned Binary         ;
; Y_START_body_temp_int_one ; 000000111100 ; Unsigned Binary         ;
; Y_ZOOM_body_temp_int_one  ; 000000010000 ; Unsigned Binary         ;
; X_START_body_temp_dp      ; 001011101010 ; Unsigned Binary         ;
; X_ZOOM_body_temp_dp       ; 000000001000 ; Unsigned Binary         ;
; Y_START_body_temp_dp      ; 000000111100 ; Unsigned Binary         ;
; Y_ZOOM_body_temp_dp       ; 000000010000 ; Unsigned Binary         ;
; X_START_body_temp_dec_ten ; 001011110010 ; Unsigned Binary         ;
; X_ZOOM_body_temp_dec_ten  ; 000000001000 ; Unsigned Binary         ;
; Y_START_body_temp_dec_ten ; 000000111100 ; Unsigned Binary         ;
; Y_ZOOM_body_temp_dec_ten  ; 000000010000 ; Unsigned Binary         ;
; X_START_body_temp_unit    ; 001011111010 ; Unsigned Binary         ;
; X_ZOOM_body_temp_unit     ; 000000010000 ; Unsigned Binary         ;
; Y_START_body_temp_unit    ; 000000111100 ; Unsigned Binary         ;
; Y_ZOOM_body_temp_unit     ; 000000010000 ; Unsigned Binary         ;
; X_START_heart_rate        ; 001010001000 ; Unsigned Binary         ;
; X_ZOOM_heart_rate         ; 000000110000 ; Unsigned Binary         ;
; Y_START_heart_rate        ; 000001011010 ; Unsigned Binary         ;
; Y_ZOOM_heart_rate         ; 000000010000 ; Unsigned Binary         ;
; X_START_heart_rate_hun    ; 001011011010 ; Unsigned Binary         ;
; X_ZOOM_heart_rate_hun     ; 000000001000 ; Unsigned Binary         ;
; Y_START_heart_rate_hun    ; 000001011010 ; Unsigned Binary         ;
; Y_ZOOM_heart_rate_hun     ; 000000010000 ; Unsigned Binary         ;
; X_START_heart_rate_ten    ; 001011100010 ; Unsigned Binary         ;
; X_ZOOM_heart_rate_ten     ; 000000001000 ; Unsigned Binary         ;
; Y_START_heart_rate_ten    ; 000001011010 ; Unsigned Binary         ;
; Y_ZOOM_heart_rate_ten     ; 000000010000 ; Unsigned Binary         ;
; X_START_heart_rate_one    ; 001011101010 ; Unsigned Binary         ;
; X_ZOOM_heart_rate_one     ; 000000001000 ; Unsigned Binary         ;
; Y_START_heart_rate_one    ; 000001011010 ; Unsigned Binary         ;
; Y_ZOOM_heart_rate_one     ; 000000010000 ; Unsigned Binary         ;
; X_START_h2                ; 001010001000 ; Unsigned Binary         ;
; X_ZOOM_h2                 ; 000000110000 ; Unsigned Binary         ;
; Y_START_h2                ; 000001111000 ; Unsigned Binary         ;
; Y_ZOOM_h2                 ; 000000010000 ; Unsigned Binary         ;
; X_START_h2_ten            ; 001011011010 ; Unsigned Binary         ;
; X_ZOOM_h2_ten             ; 000000001000 ; Unsigned Binary         ;
; Y_START_h2_ten            ; 000001111000 ; Unsigned Binary         ;
; Y_ZOOM_h2_ten             ; 000000010000 ; Unsigned Binary         ;
; X_START_h2_one            ; 001011100010 ; Unsigned Binary         ;
; X_ZOOM_h2_one             ; 000000001000 ; Unsigned Binary         ;
; Y_START_h2_one            ; 000001111000 ; Unsigned Binary         ;
; Y_ZOOM_h2_one             ; 000000010000 ; Unsigned Binary         ;
; X_START_liquefied         ; 001010001000 ; Unsigned Binary         ;
; X_ZOOM_liquefied          ; 000001000000 ; Unsigned Binary         ;
; Y_START_liquefied         ; 000010010110 ; Unsigned Binary         ;
; Y_ZOOM_liquefied          ; 000000010000 ; Unsigned Binary         ;
; X_START_liquefied_ten     ; 001011011010 ; Unsigned Binary         ;
; X_ZOOM_liquefied_ten      ; 000000001000 ; Unsigned Binary         ;
; Y_START_liquefied_ten     ; 000010010110 ; Unsigned Binary         ;
; Y_ZOOM_liquefied_ten      ; 000000010000 ; Unsigned Binary         ;
; X_START_liquefied_one     ; 001011100010 ; Unsigned Binary         ;
; X_ZOOM_liquefied_one      ; 000000001000 ; Unsigned Binary         ;
; Y_START_liquefied_one     ; 000010010110 ; Unsigned Binary         ;
; Y_ZOOM_liquefied_one      ; 000000010000 ; Unsigned Binary         ;
; X_START_natural           ; 001010001000 ; Unsigned Binary         ;
; X_ZOOM_natural            ; 000001000000 ; Unsigned Binary         ;
; Y_START_natural           ; 000010110100 ; Unsigned Binary         ;
; Y_ZOOM_natural            ; 000000010000 ; Unsigned Binary         ;
; X_START_harmful           ; 001010001000 ; Unsigned Binary         ;
; X_ZOOM_harmful            ; 000001010000 ; Unsigned Binary         ;
; Y_START_harmful           ; 000011010010 ; Unsigned Binary         ;
; Y_ZOOM_harmful            ; 000000010000 ; Unsigned Binary         ;
; X_START_oxy               ; 001010001000 ; Unsigned Binary         ;
; X_ZOOM_oxy                ; 000000110000 ; Unsigned Binary         ;
; Y_START_oxy               ; 000011110000 ; Unsigned Binary         ;
; Y_ZOOM_oxy                ; 000000010000 ; Unsigned Binary         ;
; X_START_temp              ; 001010001000 ; Unsigned Binary         ;
; X_ZOOM_temp               ; 000000110000 ; Unsigned Binary         ;
; Y_START_temp              ; 000100001110 ; Unsigned Binary         ;
; Y_ZOOM_temp               ; 000000010000 ; Unsigned Binary         ;
; X_START_hum               ; 001010001000 ; Unsigned Binary         ;
; X_ZOOM_hum                ; 000000110000 ; Unsigned Binary         ;
; Y_START_hum               ; 000100101100 ; Unsigned Binary         ;
; Y_ZOOM_hum                ; 000000010000 ; Unsigned Binary         ;
; X_START_natural_ten       ; 001011011010 ; Unsigned Binary         ;
; X_ZOOM_natural_ten        ; 000000001000 ; Unsigned Binary         ;
; Y_START_natural_ten       ; 000010110100 ; Unsigned Binary         ;
; Y_ZOOM_natural_ten        ; 000000010000 ; Unsigned Binary         ;
; X_START_natural_one       ; 001011100010 ; Unsigned Binary         ;
; X_ZOOM_natural_one        ; 000000001000 ; Unsigned Binary         ;
; Y_START_natural_one       ; 000010110100 ; Unsigned Binary         ;
; Y_ZOOM_natural_one        ; 000000010000 ; Unsigned Binary         ;
; X_START_harmful_ten       ; 001011011010 ; Unsigned Binary         ;
; X_ZOOM_harmful_ten        ; 000000001000 ; Unsigned Binary         ;
; Y_START_harmful_ten       ; 000011010010 ; Unsigned Binary         ;
; Y_ZOOM_harmful_ten        ; 000000010000 ; Unsigned Binary         ;
; X_START_harmful_one       ; 001011100010 ; Unsigned Binary         ;
; X_ZOOM_harmful_one        ; 000000001000 ; Unsigned Binary         ;
; Y_START_harmful_one       ; 000011010010 ; Unsigned Binary         ;
; Y_ZOOM_harmful_one        ; 000000010000 ; Unsigned Binary         ;
; X_START_oxy_ten           ; 001011011010 ; Unsigned Binary         ;
; X_ZOOM_oxy_ten            ; 000000001000 ; Unsigned Binary         ;
; Y_START_oxy_ten           ; 000011110000 ; Unsigned Binary         ;
; Y_ZOOM_oxy_ten            ; 000000010000 ; Unsigned Binary         ;
; X_START_oxy_one           ; 001011100010 ; Unsigned Binary         ;
; X_ZOOM_oxy_one            ; 000000001000 ; Unsigned Binary         ;
; Y_START_oxy_one           ; 000011110000 ; Unsigned Binary         ;
; Y_ZOOM_oxy_one            ; 000000010000 ; Unsigned Binary         ;
; X_START_temp_ten          ; 001011011010 ; Unsigned Binary         ;
; X_ZOOM_temp_ten           ; 000000001000 ; Unsigned Binary         ;
; Y_START_temp_ten          ; 000100001110 ; Unsigned Binary         ;
; Y_ZOOM_temp_ten           ; 000000010000 ; Unsigned Binary         ;
; X_START_temp_one          ; 001011100010 ; Unsigned Binary         ;
; X_ZOOM_temp_one           ; 000000001000 ; Unsigned Binary         ;
; Y_START_temp_one          ; 000100001110 ; Unsigned Binary         ;
; Y_ZOOM_temp_one           ; 000000010000 ; Unsigned Binary         ;
; X_START_hum_ten           ; 001011011010 ; Unsigned Binary         ;
; X_ZOOM_hum_ten            ; 000000001000 ; Unsigned Binary         ;
; Y_START_hum_ten           ; 000100101100 ; Unsigned Binary         ;
; Y_ZOOM_hum_ten            ; 000000010000 ; Unsigned Binary         ;
; X_START_hum_one           ; 001011100010 ; Unsigned Binary         ;
; X_ZOOM_hum_one            ; 000000001000 ; Unsigned Binary         ;
; Y_START_hum_one           ; 000100101100 ; Unsigned Binary         ;
; Y_ZOOM_hum_one            ; 000000010000 ; Unsigned Binary         ;
; X_START_ppm               ; 001011111010 ; Unsigned Binary         ;
; X_ZOOM_ppm                ; 000000011000 ; Unsigned Binary         ;
; Y_START_ppm               ; 000001111000 ; Unsigned Binary         ;
; Y_ZOOM_ppm                ; 000010001000 ; Unsigned Binary         ;
; X_START_rh                ; 001011111010 ; Unsigned Binary         ;
; X_ZOOM_rh                 ; 000000010000 ; Unsigned Binary         ;
; Y_START_rh                ; 000100101100 ; Unsigned Binary         ;
; Y_ZOOM_rh                 ; 000000010000 ; Unsigned Binary         ;
; X_START_temp_unit         ; 001011111010 ; Unsigned Binary         ;
; X_ZOOM_temp_unit          ; 000000010000 ; Unsigned Binary         ;
; Y_START_temp_unit         ; 000100001110 ; Unsigned Binary         ;
; Y_ZOOM_temp_unit          ; 000000010000 ; Unsigned Binary         ;
+---------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AD7928:AD7928 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WRITE          ; 1     ; Unsigned Binary                   ;
; PM             ; 11    ; Unsigned Binary                   ;
; SEQ            ; 0     ; Unsigned Binary                   ;
; SHADOW         ; 0     ; Unsigned Binary                   ;
; RANGE          ; 0     ; Unsigned Binary                   ;
; CODING         ; 1     ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DHT11_top:DHT11_inst|async_send:async_send_inst ;
+------------------+----------+----------------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                           ;
+------------------+----------+----------------------------------------------------------------+
; Clk_Freq         ; 50000000 ; Signed Integer                                                 ;
; Baud             ; 115200   ; Signed Integer                                                 ;
; BaudGeneAccWidth ; 16       ; Signed Integer                                                 ;
+------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_RAM:ram                                       ;
+----------------+---------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                       ; Type   ;
+----------------+---------------------------------------------------------------------------------------------+--------+
; INIT_FILE      ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex ; String ;
+----------------+---------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram                                         ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                       ; Type           ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                 ; Untyped        ;
; WIDTH_A                            ; 32                                                                                          ; Signed Integer ;
; WIDTHAD_A                          ; 13                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 5120                                                                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 4                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                           ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                        ; Untyped        ;
; INIT_FILE                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 5120                                                                                        ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_j3n1                                                                             ; Untyped        ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_ROM:rom                                       ;
+----------------+---------------------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                                       ; Type   ;
+----------------+---------------------------------------------------------------------------------------------+--------+
; INIT_FILE      ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex ; String ;
+----------------+---------------------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_ROM:rom|altsyncram:the_altsyncram                                         ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                       ; Type           ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                           ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                 ; Untyped        ;
; WIDTH_A                            ; 32                                                                                          ; Signed Integer ;
; WIDTHAD_A                          ; 11                                                                                          ; Signed Integer ;
; NUMWORDS_A                         ; 2048                                                                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 4                                                                                           ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                           ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                        ; Untyped        ;
; INIT_FILE                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 2048                                                                                        ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_b4n1                                                                             ; Untyped        ;
+------------------------------------+---------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                              ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                    ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                    ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                           ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                              ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                    ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                    ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                    ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                           ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                           ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                           ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                           ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                           ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                           ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_hun_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_one_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_ten_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_ten_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_one_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_ten_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_one_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_ten_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_one_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_ten_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_one_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_ten_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_one_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rom_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_1_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:end_o_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:end_o_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_hun_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_hun_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_one_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_ten_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch4_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch4_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch3_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch3_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch2_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch1_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_ten_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_one_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_ten_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_one_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_ten_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_one_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_ten_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_one_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_ten_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_ten_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_one_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_one_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rom_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 26    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_001:router_001|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_002|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_003|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_004:router_004|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_004:router_005|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_006|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_007|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_008|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_009|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_010|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_011|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_012|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_013|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_014|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_015|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_016|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_017|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_018|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_019|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_020|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_021|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_022|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_023|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_024|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_025|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_026|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_004:router_027|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_025|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_025|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 26     ; Signed Integer                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 52    ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_019 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_020 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_021 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_022 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_023 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_024 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_025 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC2FPGA_UART_Test:bt_inst|precise_divider:u_precise_divider ;
+----------------+----------------------------------+------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                 ;
+----------------+----------------------------------+------------------------------------------------------+
; DEVIDE_CNT     ; 00000000110010010101001110011100 ; Unsigned Binary                                      ;
+----------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                                                                                       ; Type                              ;
+------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                           ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                          ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                         ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                          ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                         ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                                                                           ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                 ; Untyped                           ;
; WIDTH_A                            ; 32                                                                                          ; Untyped                           ;
; WIDTHAD_A                          ; 13                                                                                          ; Untyped                           ;
; NUMWORDS_A                         ; 5120                                                                                        ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                                                                                        ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                                                                                        ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                        ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                                                                                        ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                                                                                        ; Untyped                           ;
; WIDTH_B                            ; 1                                                                                           ; Untyped                           ;
; WIDTHAD_B                          ; 1                                                                                           ; Untyped                           ;
; NUMWORDS_B                         ; 1                                                                                           ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                                                                                      ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                      ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                      ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                      ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                      ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                                                                                        ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                                                                                        ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                                                                                        ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                        ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                                                                                        ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 4                                                                                           ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                                                                                           ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                        ; Untyped                           ;
; BYTE_SIZE                          ; 8                                                                                           ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                   ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ                                                                      ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ                                                                      ; Untyped                           ;
; INIT_FILE                          ; E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                      ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 1024                                                                                        ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                      ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                                                                      ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                      ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                                                                      ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; NORMAL                                                                                      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                                                                                      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                                                                                       ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                       ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                                                                           ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                                ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_nnj3                                                                             ; Untyped                           ;
+------------------------------------+---------------------------------------------------------------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------+-----------------------+-------------+----------------------------------+
; File                                                                                            ; Location              ; Library     ; Checksum                         ;
+-------------------------------------------------------------------------------------------------+-----------------------+-------------+----------------------------------+
; db/ip/qsys_system/qsys_system.v                                                                 ; Project Directory     ; qsys_system ; d5db330122c24465f1d98e3ded591541 ;
; db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v                                            ; Project Directory     ; qsys_system ; 7ca9ebf5ee0927cc581c8ed8ca74d204 ;
; db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv                                        ; Project Directory     ; qsys_system ; b43892e383992e1f0a37d461437990c2 ;
; db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv                                ; Project Directory     ; qsys_system ; 6ea83f32545621f477bb913a7caeb047 ;
; db/ip/qsys_system/submodules/altera_merlin_master_agent.sv                                      ; Project Directory     ; qsys_system ; 00a5933da97ef4c9571f5256a7da46b2 ;
; db/ip/qsys_system/submodules/altera_merlin_master_translator.sv                                 ; Project Directory     ; qsys_system ; 2edbe68f975f3f141a90a04ce6453a51 ;
; db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv                                       ; Project Directory     ; qsys_system ; 4f2ae65403e9801e2e089343e98362b2 ;
; db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv                                  ; Project Directory     ; qsys_system ; 9bf67a94a015f8be15c85711f191c6c9 ;
; db/ip/qsys_system/submodules/altera_reset_controller.v                                          ; Project Directory     ; qsys_system ; ed2935609a7c24d7b757ab57a1e9dc96 ;
; db/ip/qsys_system/submodules/altera_reset_synchronizer.v                                        ; Project Directory     ; qsys_system ; fa0c13e06be5ff8788b3854d9b2db8c6 ;
; db/ip/qsys_system/submodules/qsys_system_ain_ch0.v                                              ; Project Directory     ; qsys_system ; 1c3660283dde712703da1b46320d0445 ;
; db/ip/qsys_system/submodules/qsys_system_end_o.v                                                ; Project Directory     ; qsys_system ; 60055ad81cffc0ba1c2af17280dabced ;
; db/ip/qsys_system/submodules/qsys_system_h2_one.v                                               ; Project Directory     ; qsys_system ; 904ad8750680adb9298875712d665c9d ;
; db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv                                          ; Project Directory     ; qsys_system ; 2b56c39bd12061237445a0bb7264a710 ;
; db/ip/qsys_system/submodules/qsys_system_jtag_uart.v                                            ; Project Directory     ; qsys_system ; 308439639e32d06c7ee9c9ff20b12db2 ;
; db/ip/qsys_system/submodules/qsys_system_max30102_0.v                                           ; Project Directory     ; qsys_system ; c4d215a1a4dd98b7102d0a61ee3fc9cc ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v                                    ; Project Directory     ; qsys_system ; 5a6763acda7671810ea2aa044d40153a ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v                  ; Project Directory     ; qsys_system ; e8548a3265b4d5aa445484c917bd13de ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Project Directory     ; qsys_system ; 2128148dfbcc60de8c1372d80493f069 ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv                         ; Project Directory     ; qsys_system ; dc6953db19c0f5c88b21fbfa38c8f934 ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv                     ; Project Directory     ; qsys_system ; 53b114a3fed37d5e67cb09117c4b19aa ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv                           ; Project Directory     ; qsys_system ; 2fe3dd991b19b7e6e42331638750531c ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv                       ; Project Directory     ; qsys_system ; 67a1e26b768dfb1e40355bb5cd7265af ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv                            ; Project Directory     ; qsys_system ; fdc1b114d597b1a16bd3f792c725453c ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv                        ; Project Directory     ; qsys_system ; 82c6b2c5e08c458ad50f62e63a6efe24 ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv                        ; Project Directory     ; qsys_system ; 3426dc3761288671b1a95d297efbd7bd ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv                        ; Project Directory     ; qsys_system ; 47816dd3d2d1e9885272b4dcefaa6979 ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv                         ; Project Directory     ; qsys_system ; 0c83d11ba930f788acf1d2ab1b94dc89 ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv                     ; Project Directory     ; qsys_system ; bf60161843330b5886cad61570bf5c66 ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv                           ; Project Directory     ; qsys_system ; 6ec411c5d5aab6928624499683471b70 ;
; db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv                       ; Project Directory     ; qsys_system ; 81bdb5ca3ddab847205f80a507dd199b ;
; db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v                                           ; Project Directory     ; qsys_system ; 60a6227e3b60e525f9976b39a92a8605 ;
; db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v                                       ; Project Directory     ; qsys_system ; 279abc51df2ed44d9b2214f43d10a79d ;
; db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v                    ; Project Directory     ; qsys_system ; c61c618af54dc8d78b8094389c2a5a89 ;
; db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v                       ; Project Directory     ; qsys_system ; 2ed89fd03dbd61bf224c0afd407e354f ;
; db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v                   ; Project Directory     ; qsys_system ; 7863616daab692c75af74bce5110748f ;
; db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v                            ; Project Directory     ; qsys_system ; abe374224dd2d18754f86d210ee3a8e6 ;
; db/ip/qsys_system/submodules/qsys_system_ram.v                                                  ; Project Directory     ; qsys_system ; 830ec771dc125adf162fcfe00207cd3e ;
; db/ip/qsys_system/submodules/qsys_system_rom.v                                                  ; Project Directory     ; qsys_system ; 405a63b40d89fc549ab17b486b9b7e50 ;
; db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v                                           ; Project Directory     ; qsys_system ; cef24c2ca4e41e1ae6426f078353e7c0 ;
; libraries/megafunctions/a_dpfifo.inc                                                            ; Quartus Prime Install ; work        ; 37c2d0bb70d5a3f83a4aa09e62c75080 ;
; libraries/megafunctions/a_f2fifo.inc                                                            ; Quartus Prime Install ; work        ; cebe3836bad826c95e765f77477e8a8b ;
; libraries/megafunctions/a_fffifo.inc                                                            ; Quartus Prime Install ; work        ; aa34dd03c645beef0c31a3e4ef186db4 ;
; libraries/megafunctions/a_i2fifo.inc                                                            ; Quartus Prime Install ; work        ; bfe272f05af0cf849bd8b4748efceffe ;
; libraries/megafunctions/a_rdenreg.inc                                                           ; Quartus Prime Install ; work        ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/a_regfifo.inc                                                           ; Quartus Prime Install ; work        ; 8b2977668c08752c10a1f1977c9b9ee6 ;
; libraries/megafunctions/aglobal181.inc                                                          ; Quartus Prime Install ; work        ; 5e51ccbc7a52298c3a01f3b5bfb59350 ;
; libraries/megafunctions/alt_jtag_atlantic.v                                                     ; Quartus Prime Install ; work        ; 3b7a746629bdaca6f63435e87fa10b78 ;
; libraries/megafunctions/altdpram.inc                                                            ; Quartus Prime Install ; work        ; 229c034d72d6c571b2f9af0f2aa5d997 ;
; libraries/megafunctions/altera_std_synchronizer.v                                               ; Quartus Prime Install ; work        ; dd6b942aa04464e017ab0b3420e78618 ;
; libraries/megafunctions/altpll.tdf                                                              ; Quartus Prime Install ; work        ; aa98bacc177fec4e0c987adf93460f0d ;
; libraries/megafunctions/altram.inc                                                              ; Quartus Prime Install ; work        ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc                                                              ; Quartus Prime Install ; work        ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altshift_taps.tdf                                                       ; Quartus Prime Install ; work        ; 8d95871cb7633cda0b04832e7e9f3713 ;
; libraries/megafunctions/altsyncram.tdf                                                          ; Quartus Prime Install ; work        ; 48fbb9e7300eb083732aeb85f77fd8a1 ;
; libraries/megafunctions/cycloneii_pll.inc                                                       ; Quartus Prime Install ; work        ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/dcfifo_mixed_widths.tdf                                                 ; Quartus Prime Install ; work        ; 532e32860874d13b5873e9766b14aacc ;
; libraries/megafunctions/lpm_compare.inc                                                         ; Quartus Prime Install ; work        ; bbd3e8c93afb7320934629e5fb011566 ;
; libraries/megafunctions/lpm_constant.inc                                                        ; Quartus Prime Install ; work        ; 97ffb7e3fef9ce9fce4eff08455d5da5 ;
; libraries/megafunctions/lpm_counter.inc                                                         ; Quartus Prime Install ; work        ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; libraries/megafunctions/lpm_decode.inc                                                          ; Quartus Prime Install ; work        ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc                                                             ; Quartus Prime Install ; work        ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/scfifo.tdf                                                              ; Quartus Prime Install ; work        ; 652ae8117a8bf29f3cb57aa20e025615 ;
; libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                           ; Quartus Prime Install ; work        ; c9470442b497e59f424c132aaa5f1c62 ;
; libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                       ; Quartus Prime Install ; work        ; 5c888fd693c6d8dd940c5fb354eeafd0 ;
; libraries/megafunctions/sld_virtual_jtag_basic.v                                                ; Quartus Prime Install ; work        ; 0fdf495556fe43c24cb2e4eb80cdbb0d ;
; libraries/megafunctions/stratix_pll.inc                                                         ; Quartus Prime Install ; work        ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratix_ram_block.inc                                                   ; Quartus Prime Install ; work        ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; libraries/megafunctions/stratixii_pll.inc                                                       ; Quartus Prime Install ; work        ; 6797ab505ed700f1a221e4a213e106a6 ;
; db/a_dpfifo_l011.tdf                                                                            ; Project Directory     ; work        ; ef92b03bca2b8f9a381b3b22e7394eed ;
; db/a_fefifo_7cf.tdf                                                                             ; Project Directory     ; work        ; c43752feaec8dde1a1ebb0eab43a8f3f ;
; db/a_gray2bin_6ib.tdf                                                                           ; Project Directory     ; work        ; e9a94c2064ff3464fbcee5011a7fc27e ;
; db/a_gray2bin_ugb.tdf                                                                           ; Project Directory     ; work        ; 1aeca194415edd38d846f8b800aee606 ;
; db/a_graycounter_1lc.tdf                                                                        ; Project Directory     ; work        ; da2773bbc4b3676b73d9b8e1c26c642f ;
; db/a_graycounter_477.tdf                                                                        ; Project Directory     ; work        ; f7f20cf65384ab909a9d40c93ed52dbe ;
; db/a_graycounter_ojc.tdf                                                                        ; Project Directory     ; work        ; 3f5741bcf94ba1a07f5d7cf58b1e219f ;
; db/a_graycounter_t57.tdf                                                                        ; Project Directory     ; work        ; 8845ca8aeb3be0ee1f00d0deb6b25625 ;
; db/alt_synch_pipe_0ol.tdf                                                                       ; Project Directory     ; work        ; 6e4f95ee705dd725867132e6432877d1 ;
; db/alt_synch_pipe_1ol.tdf                                                                       ; Project Directory     ; work        ; 843a40c59f6428f8f32cbe7ac5a65ebb ;
; db/alt_synch_pipe_8pl.tdf                                                                       ; Project Directory     ; work        ; 82537e84b10b57dd208017b5d691e4d9 ;
; db/alt_synch_pipe_9pl.tdf                                                                       ; Project Directory     ; work        ; ee197224062248492027d4f4eb8641c7 ;
; db/altsyncram_06a1.tdf                                                                          ; Project Directory     ; work        ; 01658d270fce22e2d6de4f2044b560b7 ;
; db/altsyncram_6mc1.tdf                                                                          ; Project Directory     ; work        ; a3a907957cf31d43ecc8a2069e4a1e1e ;
; db/altsyncram_ac71.tdf                                                                          ; Project Directory     ; work        ; 4a6a2e8cff1f169f30a556340a175fe4 ;
; db/altsyncram_b4n1.tdf                                                                          ; Project Directory     ; work        ; ea3b7bac1ae09913e1d927162f2b5ab8 ;
; db/altsyncram_be51.tdf                                                                          ; Project Directory     ; work        ; 9b169b56c1cc3de6fbb9a03450652279 ;
; db/altsyncram_bna1.tdf                                                                          ; Project Directory     ; work        ; 3ec919aefcb0b08e05f45b79d6bea350 ;
; db/altsyncram_fga1.tdf                                                                          ; Project Directory     ; work        ; 24f8b920734c965a45a4ce1256f47a85 ;
; db/altsyncram_gv91.tdf                                                                          ; Project Directory     ; work        ; 5f67777c2cc2211cc2a7432e6ed6cb90 ;
; db/altsyncram_j3n1.tdf                                                                          ; Project Directory     ; work        ; 2ecea1373d67d7437a9f70817e481a62 ;
; db/altsyncram_kf51.tdf                                                                          ; Project Directory     ; work        ; 9af6abb23e87436e47bb888e991a4f42 ;
; db/altsyncram_nio1.tdf                                                                          ; Project Directory     ; work        ; f42683ae1dc2b91c916710fc68bc67cb ;
; db/altsyncram_pja1.tdf                                                                          ; Project Directory     ; work        ; 74750e386e320ee45de378d1411d5e57 ;
; db/altsyncram_soa1.tdf                                                                          ; Project Directory     ; work        ; e8196482eeaee44ada2e10443d9ef6ff ;
; db/altsyncram_v8n1.tdf                                                                          ; Project Directory     ; work        ; 7d52828c44c5133db023d50c56d8e1c4 ;
; db/cmpr_7ic.tdf                                                                                 ; Project Directory     ; work        ; 63569df25cdaa10ec40d07ca0f9d680f ;
; db/cmpr_f66.tdf                                                                                 ; Project Directory     ; work        ; f0ffa261f14fcb0849714d1bf749f029 ;
; db/cmpr_n76.tdf                                                                                 ; Project Directory     ; work        ; b3f0ccf5b6796220fa51025a81cb4651 ;
; db/cntr_1ob.tdf                                                                                 ; Project Directory     ; work        ; 187c20f9bfc95b69f694f5708b4a39cb ;
; db/cntr_3uf.tdf                                                                                 ; Project Directory     ; work        ; 6edd1a885efabe05e8223aff78fc0d01 ;
; db/cntr_54e.tdf                                                                                 ; Project Directory     ; work        ; 9c3a9a4edbe012fa06f2f3ab704e360d ;
; db/cntr_do7.tdf                                                                                 ; Project Directory     ; work        ; eb97afde146109298f483f8e21c9bdfd ;
; db/dcfifo_9dq1.tdf                                                                              ; Project Directory     ; work        ; 0ecba0774f137ff92dd2f6d63128dc4b ;
; db/dcfifo_ieq1.tdf                                                                              ; Project Directory     ; work        ; 3022f88fec19ccde8ca513e96929b9db ;
; db/decode_c8a.tdf                                                                               ; Project Directory     ; work        ; c115a806a44958af691551f9f87e47a0 ;
; db/dffpipe_gd9.tdf                                                                              ; Project Directory     ; work        ; 5fe0e7240aef5b4ed1c820f4251b9a00 ;
; db/dffpipe_hd9.tdf                                                                              ; Project Directory     ; work        ; e3edc2d42c35cc13bcf4370557411ff9 ;
; db/dffpipe_id9.tdf                                                                              ; Project Directory     ; work        ; 2046fc9f6dacb5b0ccb3c1a0854f365f ;
; db/dffpipe_oe9.tdf                                                                              ; Project Directory     ; work        ; 5d317935dda734ac67b7a297e5741a14 ;
; db/dffpipe_pe9.tdf                                                                              ; Project Directory     ; work        ; 18e84f8f89da9e8182a0b938203cefda ;
; db/dffpipe_qe9.tdf                                                                              ; Project Directory     ; work        ; eef1a6fd89365f4adfbbf1b0c67b9e16 ;
; db/dffpipe_re9.tdf                                                                              ; Project Directory     ; work        ; a60187d917bc4709060e392be5fc8513 ;
; db/mux_smb.tdf                                                                                  ; Project Directory     ; work        ; 294f5c1ed573b3ec89bb3a218ee95965 ;
; db/pll_altpll.v                                                                                 ; Project Directory     ; work        ; 94fd713001a6858b6bc8fb557b23aa4f ;
; db/scfifo_jr21.tdf                                                                              ; Project Directory     ; work        ; c3bb01e774fb2e7c7dc0f1d23e24f53d ;
; db/shift_taps_0rv.tdf                                                                           ; Project Directory     ; work        ; 505985f961e2c632678a52c06d10f974 ;
; db/shift_taps_7rv.tdf                                                                           ; Project Directory     ; work        ; 88a6b084f1998775309f1ff2f51b2696 ;
; FAMS.v                                                                                          ; Project Directory     ; work        ; c430bacd367d4c292f620d0100f2a101 ;
; mif/ppm.mif                                                                                     ; Project Directory     ; work        ; 9f2a9908827c5233b666c65e9ffce2ef ;
; mif/rh.mif                                                                                      ; Project Directory     ; work        ; 0aec4c36415ec51503ebfe8251e6ecc8 ;
; mif/temp_unit.mif                                                                               ; Project Directory     ; work        ; 36934cd78e86ce6d6f8e5b9a14ee8d34 ;
; mif/zhongwen.mif                                                                                ; Project Directory     ; work        ; def3839cba996e51f442c89e7265bb57 ;
; ROM/ROM_0.v                                                                                     ; Project Directory     ; work        ; e946578730d54143cb4caadc1cedee26 ;
; ROM/ROM_1.v                                                                                     ; Project Directory     ; work        ; 39336f14f9677fb52745094f6c3b4737 ;
; ROM/ROM_2.v                                                                                     ; Project Directory     ; work        ; a2d0f36ba00398a3ce511092242749ee ;
; ROM/ROM_3.v                                                                                     ; Project Directory     ; work        ; b4a0481821176e1faefbecf6defdc9a7 ;
; ROM/ROM_4.v                                                                                     ; Project Directory     ; work        ; 6d0d17373aeff80783ce7a2c2304e425 ;
; ROM/ROM_5.v                                                                                     ; Project Directory     ; work        ; 1b7e78294619040740aa62eca8adf055 ;
; ROM/ROM_6.v                                                                                     ; Project Directory     ; work        ; 7ebe59526d5b72db47816e6b876eb276 ;
; ROM/ROM_7.v                                                                                     ; Project Directory     ; work        ; 2952fcaab131dc33b276eea60ef22161 ;
; ROM/ROM_8.v                                                                                     ; Project Directory     ; work        ; 0e9939cfe2c364a6446c28487049ff19 ;
; ROM/ROM_9.v                                                                                     ; Project Directory     ; work        ; cb46fc0be7fe279f2c3944be27e4f228 ;
; ROM/ROM_chinese.v                                                                               ; Project Directory     ; work        ; ba2b18d61bd7e41475aacf9cdf38ad3a ;
; ROM/ROM_dp.v                                                                                    ; Project Directory     ; work        ; 6d8d710edc6694e9f3b2e55a2b23f80d ;
; ROM/ROM_ppm.v                                                                                   ; Project Directory     ; work        ; 4547a9875b3579f165f91ceb096fbda2 ;
; ROM/ROM_rh.v                                                                                    ; Project Directory     ; work        ; f3c844969f9878dc08661d9751114ab3 ;
; ROM/ROM_temp_unit.v                                                                             ; Project Directory     ; work        ; 0b7ea75f4875cc17c61889275f293b08 ;
; rtl/ADC/AD7928.v                                                                                ; Project Directory     ; work        ; 595e3f11cdbafa8f5c28070b836ab4c4 ;
; rtl/bintobcd/bintobcd.v                                                                         ; Project Directory     ; work        ; 62908a6fc92b136f59723b4ea84913e6 ;
; rtl/Body_temp_Process/Body_temp_Process.v                                                       ; Project Directory     ; work        ; 5987931f8adb7c71573964aa3796e615 ;
; rtl/cmos_i2c_oVxxxx/CMOS_Capture_RAW_Gray.v                                                     ; Project Directory     ; work        ; 439b3a3747b5ab413bbb6eaceaafdd59 ;
; rtl/cmos_i2c_oVxxxx/I2C_MT9V034_Gray_Config.v                                                   ; Project Directory     ; work        ; e55c4b827a980a7d780a3c5c30350366 ;
; rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v                                                     ; Project Directory     ; work        ; 25bebb0713b6e5643122ca88c4e86410 ;
; rtl/DHT11/async_send.v                                                                          ; Project Directory     ; work        ; 04cbc2363d4d63fc6cbe024e3ccac500 ;
; rtl/DHT11/DHT11_cmd.v                                                                           ; Project Directory     ; work        ; b525579438cc5d6d834e6687263a5535 ;
; rtl/DHT11/DHT11_opera.v                                                                         ; Project Directory     ; work        ; 4382e1f31610ed509e09ff97d89543ab ;
; rtl/DHT11/DHT11_top.v                                                                           ; Project Directory     ; work        ; df4e14d67096d9f163b1ee282e9006d1 ;
; rtl/GY_MCU90640/Process.v                                                                       ; Project Directory     ; work        ; 75c660df4d7fca7a9f8412f8c3eab5bb ;
; rtl/GY_MCU90640/RAM.v                                                                           ; Project Directory     ; work        ; 4ec3f49f62b4472cb6c7c79c53c992f6 ;
; rtl/GY_MCU90640/uart_rx.v                                                                       ; Project Directory     ; work        ; ef25d8f75ad82de0de0f4f6c35d667d4 ;
; rtl/key/key_counter_scan.v                                                                      ; Project Directory     ; work        ; 9988a793ebb5f7e30ee76f38455ada64 ;
; rtl/key/Threshold_Adj.v                                                                         ; Project Directory     ; work        ; 052f3da31d1794fae3aef5ba84fa5670 ;
; rtl/key_control/key_control.v                                                                   ; Project Directory     ; work        ; 094cba33352b226cfd58fc28ad03d8ff ;
; rtl/LCD_Driver/LCD_Driver.v                                                                     ; Project Directory     ; work        ; 309312cba9a9cd4da1b0b0d2bfca4a7d ;
; rtl/Oxygen/Oxygen.v                                                                             ; Project Directory     ; work        ; 33c2ac278627d8eb91957793adbe7a95 ;
; rtl/Sdram_Control_2Port/command.v                                                               ; Project Directory     ; work        ; 294b2a85be1f5e47f6b0cafd9726a457 ;
; rtl/Sdram_Control_2Port/control_interface.v                                                     ; Project Directory     ; work        ; f063811473ecfaf9dc60fd1b5e31cb02 ;
; rtl/Sdram_Control_2Port/sdr_data_path.v                                                         ; Project Directory     ; work        ; 410296e02ebd2c715f6d8d17616b4dca ;
; rtl/Sdram_Control_2Port/Sdram_Control_2Port.v                                                   ; Project Directory     ; work        ; 794d4208205f8a989ad2bafe4cd0e175 ;
; rtl/Sdram_Control_2Port/Sdram_Params.h                                                          ; Project Directory     ; work        ; 1ce49cb0cefaca96ea6c0f0184c25b13 ;
; rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v                                                         ; Project Directory     ; work        ; de731365fd9a2b37913bfa6cc6dedef7 ;
; rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v                                                         ; Project Directory     ; work        ; ce3da88675da017092b74b241f2e8d69 ;
; rtl/sensor/sensor.v                                                                             ; Project Directory     ; work        ; 84cc4cd899d1d071a8047e002d990d3f ;
; rtl/Sensor_Image_Zoom/Sensor_Image_Zoom.v                                                       ; Project Directory     ; work        ; e6cb06a0e69ad21bb75aa810d73e6f65 ;
; rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v                                     ; Project Directory     ; work        ; 4bbbaa135a1d80b767ae24c32a3fc364 ;
; rtl/system_index/pll.v                                                                          ; Project Directory     ; work        ; 6dbaea9ce1144502d731e9e5be923201 ;
; rtl/system_index/system_ctrl_pll.v                                                              ; Project Directory     ; work        ; 65d7b1ad69c7977920bc41ef8479067d ;
; rtl/system_index/system_init_delay.v                                                            ; Project Directory     ; work        ; d714c0c601b191eff13ddfff11a65ada ;
; rtl/uart_tx/precise_divider.v                                                                   ; Project Directory     ; work        ; 8538e898d75ad51e05bcb0ab2b070931 ;
; rtl/uart_tx/uart_test.v                                                                         ; Project Directory     ; work        ; bab79fd364c1b946a674ec9c06f8ea4f ;
; rtl/uart_tx/uart_transfer.v                                                                     ; Project Directory     ; work        ; 87239c43b7a09217d6abe2002a893c9f ;
; rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v                                                 ; Project Directory     ; work        ; 1785b49cff91200bfbdc32566c3af2b9 ;
; rtl/Video_Image_Processor/Video_Image_Processor.v                                               ; Project Directory     ; work        ; 9b77994bd16cc9808255d11cfdbe908f ;
; rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v                                                ; Project Directory     ; work        ; 20750bb4fbedd647eafa7063731fcb28 ;
; rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v                                        ; Project Directory     ; work        ; b8c1f474decc88ac182394c5bff682a6 ;
; rtl/Video_Image_Processor_2/Image_Handler.v                                                     ; Project Directory     ; work        ; dea5e4dee0826ef02ef7b2b5ad32edda ;
; rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v                                               ; Project Directory     ; work        ; 35ce57270aaabc13bc7f022ec2f2e275 ;
; rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v                                         ; Project Directory     ; work        ; c6b0326060a1b694b06a9bdb2d00de10 ;
; rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v                                          ; Project Directory     ; work        ; c4f524177161a3fec4053429ca4bdc58 ;
; rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v                                      ; Project Directory     ; work        ; c9e4d240da5bc84f0f7c9521b422a4ac ;
; software/Data_Process/mem_init/qsys_system_RAM.hex                                              ; Project Directory     ; work        ; 4aaf3a514aef4b167a536fa33ebe5fd0 ;
; software/Data_Process/mem_init/qsys_system_ROM.hex                                              ; Project Directory     ; work        ; e8d977de0bef7df091bdb341670c1bef ;
+-------------------------------------------------------------------------------------------------+-----------------------+-------------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 148                         ;
; cycloneiii_ff         ; 3274                        ;
;     CLR               ; 1240                        ;
;     CLR SCLR          ; 68                          ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 112                         ;
;     ENA               ; 207                         ;
;     ENA CLR           ; 586                         ;
;     ENA CLR SCLR      ; 48                          ;
;     ENA CLR SLD       ; 335                         ;
;     ENA SCLR          ; 76                          ;
;     ENA SCLR SLD      ; 10                          ;
;     ENA SLD           ; 38                          ;
;     SCLR              ; 49                          ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 38                          ;
;     plain             ; 419                         ;
; cycloneiii_io_obuf    ; 21                          ;
; cycloneiii_lcell_comb ; 8250                        ;
;     arith             ; 1133                        ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 680                         ;
;         3 data inputs ; 450                         ;
;     normal            ; 7117                        ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 150                         ;
;         2 data inputs ; 786                         ;
;         3 data inputs ; 1835                        ;
;         4 data inputs ; 4329                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 368                         ;
;                       ;                             ;
; Max LUT depth         ; 18.40                       ;
; Average LUT depth     ; 5.03                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_hub:auto_hub" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |FAMS                                                                                                                                   ; 150 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS                                                                                                                                                                                                                                                                                                                                            ; FAMS                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |FAMS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 141                                      ;
; cycloneiii_ff         ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 150                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 142                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 73                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.12                                     ;
+-----------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_hum_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_hum_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_hum_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_hum_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_hum_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_hum_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_hum_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_hum_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_hum_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_hum_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_hum_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_hum_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_hum_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_hum_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_hum_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_hum_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_hum_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_hum_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_hum_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_hum_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_temp_one"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_temp_one"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_temp_one"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_temp_one"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_temp_one"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_temp_one"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_temp_one"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_temp_one"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_temp_one"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_temp_one"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_temp_ten"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_temp_ten"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_temp_ten"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_temp_ten"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_temp_ten"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_temp_ten"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_temp_ten"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_temp_ten"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_temp_ten"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_temp_ten"                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_oxy_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_oxy_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_oxy_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_oxy_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_oxy_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_oxy_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_oxy_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_oxy_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_oxy_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_oxy_one"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_oxy_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_oxy_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_oxy_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_oxy_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_oxy_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_oxy_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_oxy_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_oxy_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_oxy_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_oxy_ten"                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_harmful_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_harmful_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_harmful_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_harmful_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_harmful_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_harmful_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_harmful_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_harmful_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_harmful_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_harmful_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_harmful_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_harmful_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_harmful_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_harmful_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_harmful_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_harmful_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_harmful_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_harmful_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_harmful_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_harmful_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_natural_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_natural_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_natural_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_natural_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_natural_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_natural_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_natural_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_natural_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_natural_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_natural_one"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_natural_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_natural_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_natural_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_natural_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_natural_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_natural_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_natural_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_natural_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_natural_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_natural_ten"                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_liquefied_one"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_liquefied_one"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_liquefied_one"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_liquefied_one"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_liquefied_one"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_liquefied_one"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_liquefied_one"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_liquefied_one"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_liquefied_one"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_liquefied_one"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_liquefied_ten"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_liquefied_ten"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_liquefied_ten"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_liquefied_ten"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_liquefied_ten"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_liquefied_ten"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_liquefied_ten"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_liquefied_ten"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_liquefied_ten"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_liquefied_ten"                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_h2_one"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_h2_one"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_h2_one"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_h2_one"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_h2_one"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_h2_one"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_h2_one"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_h2_one"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_h2_one"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_h2_one"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_h2_ten"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_h2_ten"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_h2_ten"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_h2_ten"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_h2_ten"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_h2_ten"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_h2_ten"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_h2_ten"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_h2_ten"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_h2_ten"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_heart_rate_one"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_heart_rate_one"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_heart_rate_one"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_heart_rate_one"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_heart_rate_one"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_heart_rate_one"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_heart_rate_one"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_heart_rate_one"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_heart_rate_one"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_heart_rate_one"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_heart_rate_ten"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_heart_rate_ten"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_heart_rate_ten"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_heart_rate_ten"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_heart_rate_ten"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_heart_rate_ten"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_heart_rate_ten"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_heart_rate_ten"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_heart_rate_ten"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_heart_rate_ten"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_heart_rate_hun"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_heart_rate_hun"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_heart_rate_hun"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_heart_rate_hun"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_heart_rate_hun"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_heart_rate_hun"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_heart_rate_hun"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_heart_rate_hun"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_heart_rate_hun"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_heart_rate_hun"                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_body_temp_dec_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_body_temp_dec_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_body_temp_dec_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_body_temp_dec_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_body_temp_dec_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_body_temp_dec_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_body_temp_dec_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_body_temp_dec_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_body_temp_dec_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_body_temp_dec_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_body_temp_int_one"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_body_temp_int_one"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_body_temp_int_one"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_body_temp_int_one"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_body_temp_int_one"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_body_temp_int_one"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_body_temp_int_one"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_body_temp_int_one"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_body_temp_int_one"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_body_temp_int_one"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_9:ROM_9_body_temp_int_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_8:ROM_8_body_temp_int_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_7:ROM_7_body_temp_int_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_6:ROM_6_body_temp_int_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_5:ROM_5_body_temp_int_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_4:ROM_4_body_temp_int_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_3:ROM_3_body_temp_int_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_2:ROM_2_body_temp_int_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_1:ROM_1_body_temp_int_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_0:ROM_0_body_temp_int_ten"                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PC2FPGA_UART_Test:bt_inst|uart_transfer:u_uart_transfer" ;
+--------+-------+----------+---------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                 ;
+--------+-------+----------+---------------------------------------------------------+
; txd_en ; Input ; Info     ; Stuck at VCC                                            ;
+--------+-------+----------+---------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "PC2FPGA_UART_Test:bt_inst"             ;
+----------------------+--------+----------+------------------------+
; Port                 ; Type   ; Severity ; Details                ;
+----------------------+--------+----------+------------------------+
; input_data[157..153] ; Input  ; Info     ; Stuck at GND           ;
; input_data[149..145] ; Input  ; Info     ; Stuck at GND           ;
; input_data[141..137] ; Input  ; Info     ; Stuck at GND           ;
; input_data[133..129] ; Input  ; Info     ; Stuck at GND           ;
; input_data[125..121] ; Input  ; Info     ; Stuck at GND           ;
; input_data[117..113] ; Input  ; Info     ; Stuck at GND           ;
; input_data[109..105] ; Input  ; Info     ; Stuck at GND           ;
; input_data[101..97]  ; Input  ; Info     ; Stuck at GND           ;
; input_data[93..89]   ; Input  ; Info     ; Stuck at GND           ;
; input_data[85..81]   ; Input  ; Info     ; Stuck at GND           ;
; input_data[77..73]   ; Input  ; Info     ; Stuck at GND           ;
; input_data[69..65]   ; Input  ; Info     ; Stuck at GND           ;
; input_data[61..57]   ; Input  ; Info     ; Stuck at GND           ;
; input_data[53..49]   ; Input  ; Info     ; Stuck at GND           ;
; input_data[45..41]   ; Input  ; Info     ; Stuck at GND           ;
; input_data[37..33]   ; Input  ; Info     ; Stuck at GND           ;
; input_data[29..25]   ; Input  ; Info     ; Stuck at GND           ;
; input_data[21..17]   ; Input  ; Info     ; Stuck at GND           ;
; input_data[13..9]    ; Input  ; Info     ; Stuck at GND           ;
; input_data[7..4]     ; Input  ; Info     ; Stuck at GND           ;
; input_data[159]      ; Input  ; Info     ; Stuck at GND           ;
; input_data[158]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[152]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[151]      ; Input  ; Info     ; Stuck at GND           ;
; input_data[150]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[144]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[143]      ; Input  ; Info     ; Stuck at GND           ;
; input_data[142]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[136]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[135]      ; Input  ; Info     ; Stuck at GND           ;
; input_data[134]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[128]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[127]      ; Input  ; Info     ; Stuck at GND           ;
; input_data[126]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[120]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[119]      ; Input  ; Info     ; Stuck at GND           ;
; input_data[118]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[112]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[111]      ; Input  ; Info     ; Stuck at GND           ;
; input_data[110]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[104]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[103]      ; Input  ; Info     ; Stuck at GND           ;
; input_data[102]      ; Input  ; Info     ; Stuck at VCC           ;
; input_data[96]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[95]       ; Input  ; Info     ; Stuck at GND           ;
; input_data[94]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[88]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[87]       ; Input  ; Info     ; Stuck at GND           ;
; input_data[86]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[80]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[79]       ; Input  ; Info     ; Stuck at GND           ;
; input_data[78]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[72]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[71]       ; Input  ; Info     ; Stuck at GND           ;
; input_data[70]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[64]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[63]       ; Input  ; Info     ; Stuck at GND           ;
; input_data[62]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[56]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[55]       ; Input  ; Info     ; Stuck at GND           ;
; input_data[54]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[48]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[47]       ; Input  ; Info     ; Stuck at GND           ;
; input_data[46]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[40]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[39]       ; Input  ; Info     ; Stuck at GND           ;
; input_data[38]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[32]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[31]       ; Input  ; Info     ; Stuck at GND           ;
; input_data[30]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[24]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[23]       ; Input  ; Info     ; Stuck at GND           ;
; input_data[22]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[16]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[15]       ; Input  ; Info     ; Stuck at GND           ;
; input_data[14]       ; Input  ; Info     ; Stuck at VCC           ;
; input_data[8]        ; Input  ; Info     ; Stuck at VCC           ;
; input_data[3]        ; Input  ; Info     ; Stuck at VCC           ;
; input_data[2]        ; Input  ; Info     ; Stuck at GND           ;
; input_data[1]        ; Input  ; Info     ; Stuck at VCC           ;
; input_data[0]        ; Input  ; Info     ; Stuck at GND           ;
; divide_clk           ; Output ; Info     ; Explicitly unconnected ;
+----------------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                           ;
+----------------+-------+----------+---------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                      ;
+----------------+-------+----------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                       ;
+----------------+-------+----------+-----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                  ;
+----------------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[51..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_004:router_004|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_002|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_001:router_001|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rom_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_one_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_one_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:oxy_ten_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:oxy_ten_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_one_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_one_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:harmful_ten_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:harmful_ten_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_one_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_one_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:natural_ten_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:natural_ten_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_one_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_one_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:liquefied_ten_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:liquefied_ten_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_one_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_one_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:h2_ten_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:h2_ten_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch1_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch2_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch3_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch3_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ain_ch4_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ain_ch4_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_ten_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_ten_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_one_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_one_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:heart_rate_hun_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:heart_rate_hun_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:end_o_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:end_o_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_1_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:max30102_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:max30102_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rom_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_one_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:oxy_ten_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_one_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:harmful_ten_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_one_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:natural_ten_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_one_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:liquefied_ten_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_one_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:h2_ten_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch1_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch2_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch3_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ain_ch4_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_ten_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_one_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:heart_rate_hun_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:end_o_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_1_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_pib:the_qsys_system_nios2_gen2_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace|qsys_system_nios2_gen2_cpu_nios2_oci_td_mode:qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_xbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_test_bench:the_qsys_system_nios2_gen2_cpu_test_bench" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2" ;
+---------------+--------+----------+------------------------------------------+
; Port          ; Type   ; Severity ; Details                                  ;
+---------------+--------+----------+------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                   ;
+---------------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic"                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_jtag_uart:jtag_uart"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_ROM:rom" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                       ;
+--------+-------+----------+------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "qsys_system:u0|qsys_system_RAM:ram" ;
+--------+-------+----------+------------------------------------+
; Port   ; Type  ; Severity ; Details                            ;
+--------+-------+----------+------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                       ;
+--------+-------+----------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DHT11_top:DHT11_inst|bintobcd:bintobcd_4"                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; bin  ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (14 bits) it drives.  Extra input bit(s) "bin[13..8]" will be connected to GND. ;
; hun  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; tho  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DHT11_top:DHT11_inst|bintobcd:bintobcd_3"                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; bin  ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (14 bits) it drives.  Extra input bit(s) "bin[13..8]" will be connected to GND. ;
; hun  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; tho  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "DHT11_top:DHT11_inst"  ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; TxD  ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "Oxygen:Oxygen"        ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; int  ; Input ; Info     ; Explicitly unconnected ;
+------+-------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AD7928:AD7928"                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; dout_2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout_3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout_7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout_vld ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sensor:sensor"                                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[287..48] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[303]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LCD_Driver:LCD_Driver"                                                                                                                                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hcount_1       ; Output ; Warning  ; Output or bidir port (11 bits) is smaller than the port expression (12 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; vcount_1       ; Output ; Warning  ; Output or bidir port (11 bits) is smaller than the port expression (12 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; hcount_2[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; vcount_2[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; lcd_pwm        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_temp_unit:ROM_temp_unit"                                                                                                                                                        ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (8 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_rh:ROM_rh_inst"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (8 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_temp_unit:ROM_unit"                                                                                                                                                             ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (8 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM_dp:ROM_dp_inst"                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (7 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM:RAM_inst"                                                                                                                                                                          ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "Process:Process"            ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; Threshold ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_2" ;
+------------+--------+----------+----------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                            ;
+------------+--------+----------+----------------------------------------------------+
; bin[13..8] ; Input  ; Info     ; Stuck at GND                                       ;
; hun        ; Output ; Info     ; Explicitly unconnected                             ;
; tho        ; Output ; Info     ; Explicitly unconnected                             ;
+------------+--------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_1" ;
+------------+--------+----------+----------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                            ;
+------------+--------+----------+----------------------------------------------------+
; bin[13..7] ; Input  ; Info     ; Stuck at GND                                       ;
; hun        ; Output ; Info     ; Explicitly unconnected                             ;
; tho        ; Output ; Info     ; Explicitly unconnected                             ;
+------------+--------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Body_temp_Process:Body_temp_Process"                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; body_temp_dec_one ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; body_temp_int     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
; body_temp_dec     ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "body_temp_dec[7..1]" have no fanouts ;
; body_temp_dec     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; matrix_p31 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector"        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; post_img_Bit ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                           ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                               ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; matrix_p31 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo2"                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.  ;
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND.  ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1"                                                                                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.  ;
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND.  ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1"                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data    ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND.            ;
; rdusedw ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                          ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_2Port:Sdram_Control_2Port|sdr_data_path:data_path1"                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1"                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_2Port:Sdram_Control_2Port"                                                                                                                                                            ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA             ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR1_DATA[15..8]" will be connected to GND.                                  ;
; WR1_MIN_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; WR1_MIN_ADDR[22..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR1_MAX_ADDR[22..22]" will be connected to GND.                            ;
; WR1_MAX_ADDR[14..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[21..20] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[18..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[12..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_LENGTH[9..8]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; WR1_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; WR1_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD1_DATA             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "RD1_DATA[15..8]" have no fanouts                                                       ;
; RD1_MIN_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; RD1_MIN_ADDR[22..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD1_MAX_ADDR[22..22]" will be connected to GND.                            ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[21..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_LENGTH[9..8]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD1_EMPTY            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD1_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_DATA             ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "RD2_DATA[15..8]" have no fanouts                                                       ;
; RD2_MIN_ADDR         ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD2_MIN_ADDR[22..22]" will be connected to GND.                            ;
; RD2_MIN_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MIN_ADDR[21..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MIN_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MIN_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MIN_ADDR[19]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MIN_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MIN_ADDR[15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD2_MAX_ADDR[22..22]" will be connected to GND.                            ;
; RD2_MAX_ADDR[14..13] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[21..20] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[18..17] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[12..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_LENGTH           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_LENGTH[9..8]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; RD2_EMPTY            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; RD2_USE              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.             ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; matrix_p22 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Video_Image_Processor:u_Video_Image_Processor"                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; post_frame_vsync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; post_frame_href  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|CMOS_Capture_RAW_Gray:u_CMOS_Capture_RAW_Gray_sensor1"       ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cmos_frame_clken ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; i2c_config_data[30..29] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_config_data[27..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_config_data[31]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2c_config_data[28]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2c_rdata               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034"                                       ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; cmos_fps_rate   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i2c_config_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay" ;
+-------+-------+----------+--------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                  ;
+-------+-------+----------+--------------------------------------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                                                             ;
+-------+-------+----------+--------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:36     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Jun 12 09:46:42 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FAMS -c FAMS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "qsys_system.qsys"
Info (12250): 2019.06.12.09:46:57 Progress: Loading FAMS/qsys_system.qsys
Info (12250): 2019.06.12.09:46:57 Progress: Reading input file
Info (12250): 2019.06.12.09:46:58 Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module RAM
Info (12250): 2019.06.12.09:46:58 Progress: Adding ROM [altera_avalon_onchip_memory2 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module ROM
Info (12250): 2019.06.12.09:46:58 Progress: Adding ain_ch0 [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module ain_ch0
Info (12250): 2019.06.12.09:46:58 Progress: Adding ain_ch1 [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module ain_ch1
Info (12250): 2019.06.12.09:46:58 Progress: Adding ain_ch2 [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module ain_ch2
Info (12250): 2019.06.12.09:46:58 Progress: Adding ain_ch3 [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module ain_ch3
Info (12250): 2019.06.12.09:46:58 Progress: Adding ain_ch4 [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module ain_ch4
Info (12250): 2019.06.12.09:46:58 Progress: Adding clk [clock_source 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module clk
Info (12250): 2019.06.12.09:46:58 Progress: Adding end_o [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module end_o
Info (12250): 2019.06.12.09:46:58 Progress: Adding h2_one [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module h2_one
Info (12250): 2019.06.12.09:46:58 Progress: Adding h2_ten [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module h2_ten
Info (12250): 2019.06.12.09:46:58 Progress: Adding harmful_one [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module harmful_one
Info (12250): 2019.06.12.09:46:58 Progress: Adding harmful_ten [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module harmful_ten
Info (12250): 2019.06.12.09:46:58 Progress: Adding heart_rate_hun [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module heart_rate_hun
Info (12250): 2019.06.12.09:46:58 Progress: Adding heart_rate_one [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module heart_rate_one
Info (12250): 2019.06.12.09:46:58 Progress: Adding heart_rate_ten [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module heart_rate_ten
Info (12250): 2019.06.12.09:46:58 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module jtag_uart
Info (12250): 2019.06.12.09:46:58 Progress: Adding liquefied_one [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module liquefied_one
Info (12250): 2019.06.12.09:46:58 Progress: Adding liquefied_ten [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module liquefied_ten
Info (12250): 2019.06.12.09:46:58 Progress: Adding max30102_0 [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module max30102_0
Info (12250): 2019.06.12.09:46:58 Progress: Adding max30102_1 [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module max30102_1
Info (12250): 2019.06.12.09:46:58 Progress: Adding natural_one [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module natural_one
Info (12250): 2019.06.12.09:46:58 Progress: Adding natural_ten [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:58 Progress: Parameterizing module natural_ten
Info (12250): 2019.06.12.09:46:58 Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Info (12250): 2019.06.12.09:46:59 Progress: Parameterizing module nios2_gen2
Info (12250): 2019.06.12.09:46:59 Progress: Adding oxy_one [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:59 Progress: Parameterizing module oxy_one
Info (12250): 2019.06.12.09:46:59 Progress: Adding oxy_ten [altera_avalon_pio 18.1]
Info (12250): 2019.06.12.09:46:59 Progress: Parameterizing module oxy_ten
Info (12250): 2019.06.12.09:46:59 Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info (12250): 2019.06.12.09:46:59 Progress: Parameterizing module sysid_qsys
Info (12250): 2019.06.12.09:46:59 Progress: Building connections
Info (12250): 2019.06.12.09:46:59 Progress: Parameterizing connections
Info (12250): 2019.06.12.09:46:59 Progress: Validating
Info (12250): 2019.06.12.09:47:00 Progress: Done reading input file
Info (12250): Qsys_system.ain_ch0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys_system.ain_ch1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys_system.ain_ch2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys_system.ain_ch3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys_system.ain_ch4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys_system.end_o: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Qsys_system.max30102_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys_system.max30102_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Qsys_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info (12250): Qsys_system: Generating qsys_system "qsys_system" for QUARTUS_SYNTH
Info (12250): RAM: Starting RTL generation for module 'qsys_system_RAM'
Info (12250): RAM:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_RAM --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0002_RAM_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0002_RAM_gen//qsys_system_RAM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): RAM: Done RTL generation for module 'qsys_system_RAM'
Info (12250): RAM: "qsys_system" instantiated altera_avalon_onchip_memory2 "RAM"
Info (12250): ROM: Starting RTL generation for module 'qsys_system_ROM'
Info (12250): ROM:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_ROM --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0003_ROM_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0003_ROM_gen//qsys_system_ROM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): ROM: Done RTL generation for module 'qsys_system_ROM'
Info (12250): ROM: "qsys_system" instantiated altera_avalon_onchip_memory2 "ROM"
Info (12250): Ain_ch0: Starting RTL generation for module 'qsys_system_ain_ch0'
Info (12250): Ain_ch0:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_ain_ch0 --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0004_ain_ch0_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0004_ain_ch0_gen//qsys_system_ain_ch0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Ain_ch0: Done RTL generation for module 'qsys_system_ain_ch0'
Info (12250): Ain_ch0: "qsys_system" instantiated altera_avalon_pio "ain_ch0"
Info (12250): End_o: Starting RTL generation for module 'qsys_system_end_o'
Info (12250): End_o:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_end_o --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0005_end_o_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0005_end_o_gen//qsys_system_end_o_component_configuration.pl  --do_build_sim=0  ]
Info (12250): End_o: Done RTL generation for module 'qsys_system_end_o'
Info (12250): End_o: "qsys_system" instantiated altera_avalon_pio "end_o"
Info (12250): H2_one: Starting RTL generation for module 'qsys_system_h2_one'
Info (12250): H2_one:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_h2_one --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0006_h2_one_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0006_h2_one_gen//qsys_system_h2_one_component_configuration.pl  --do_build_sim=0  ]
Info (12250): H2_one: Done RTL generation for module 'qsys_system_h2_one'
Info (12250): H2_one: "qsys_system" instantiated altera_avalon_pio "h2_one"
Info (12250): Jtag_uart: Starting RTL generation for module 'qsys_system_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_system_jtag_uart --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0007_jtag_uart_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0007_jtag_uart_gen//qsys_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'qsys_system_jtag_uart'
Info (12250): Jtag_uart: "qsys_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Max30102_0: Starting RTL generation for module 'qsys_system_max30102_0'
Info (12250): Max30102_0:   Generation command is [exec D:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_system_max30102_0 --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0008_max30102_0_gen/ --quartus_dir=D:/intelfpga/18.1/quartus --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0008_max30102_0_gen//qsys_system_max30102_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Max30102_0: Done RTL generation for module 'qsys_system_max30102_0'
Info (12250): Max30102_0: "qsys_system" instantiated altera_avalon_pio "max30102_0"
Info (12250): Nios2_gen2: "qsys_system" instantiated altera_nios2_gen2 "nios2_gen2"
Info (12250): Sysid_qsys: "qsys_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "qsys_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "qsys_system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "qsys_system" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'qsys_system_nios2_gen2_cpu'
Info (12250): Cpu:   Generation command is [exec D:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.1/quartus/bin64//perl/lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=qsys_system_nios2_gen2_cpu --dir=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0012_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/Verdvana/AppData/Local/Temp/alt8059_5022159992381684144.dir/0012_cpu_gen//qsys_system_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2019.06.12 09:47:43 (*) Starting Nios II generation
Info (12250): Cpu: # 2019.06.12 09:47:43 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2019.06.12 09:47:44 (*)   Plaintext license not found.
Info (12250): Cpu: # 2019.06.12 09:47:44 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2019.06.12 09:47:44 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2019.06.12 09:47:44 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2019.06.12 09:47:45 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2019.06.12 09:47:45 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2019.06.12 09:47:45 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'qsys_system_nios2_gen2_cpu'
Info (12250): Cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Qsys_system: Done "qsys_system" with 33 modules, 45 files
Info (12249): Finished elaborating Platform Designer system entity "qsys_system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart_tx/uart_transfer.v
    Info (12023): Found entity 1: uart_transfer File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_transfer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart_tx/uart_test.v
    Info (12023): Found entity 1: PC2FPGA_UART_Test File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart_tx/precise_divider.v
    Info (12023): Found entity 1: precise_divider File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/precise_divider.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dht11/dht11_top.v
    Info (12023): Found entity 1: DHT11_top File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dht11/dht11_opera.v
    Info (12023): Found entity 1: DHT11_opera File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dht11/dht11_cmd.v
    Info (12023): Found entity 1: DHT11_cmd File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_cmd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dht11/async_send.v
    Info (12023): Found entity 1: async_send File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/async_send.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bintobcd/bintobcd.v
    Info (12023): Found entity 1: bintobcd File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/gy_mcu90640/ram.v
    Info (12023): Found entity 1: RAM File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/gy_mcu90640/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/gy_mcu90640/process.v
    Info (12023): Found entity 1: Process File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file rtl/adc/ad7928.v
    Info (12023): Found entity 1: AD7928 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v Line: 1
Warning (10463): Verilog HDL Declaration warning at Oxygen.v(4): "int" is SystemVerilog-2005 keyword File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/oxygen/oxygen.v
    Info (12023): Found entity 1: Oxygen File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 1
Warning (10463): Verilog HDL Declaration warning at sensor.v(10): "int" is SystemVerilog-2005 keyword File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sensor/sensor.v
    Info (12023): Found entity 1: sensor File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lcd_driver/lcd_driver.v
    Info (12023): Found entity 1: LCD_Driver File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/vip_matrix_generate_3x3_1bit.v
    Info (12023): Found entity 1: VIP_Matrix_Generate_3X3_1Bit File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/vip_bit_erosion_detector.v
    Info (12023): Found entity 1: VIP_Bit_Erosion_Detector File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/vip_bit_dilation_detector.v
    Info (12023): Found entity 1: VIP_Bit_Dilation_Detector File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/line_shift_ram_1bit.v
    Info (12023): Found entity 1: Line_Shift_RAM_1Bit File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/video_image_processor_2/image_handler.v
    Info (12023): Found entity 1: Image_Handler File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdram_control_2port.v
    Info (12023): Found entity 1: Sdram_Control_2Port File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/control_interface.v
    Info (12023): Found entity 1: control_interface File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_control_2port/command.v
    Info (12023): Found entity 1: command File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/key/threshold_adj.v
    Info (12023): Found entity 1: Threshold_Adj File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/key/key_counter_scan.v
    Info (12023): Found entity 1: key_counter_scan File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/key_counter_scan.v Line: 33
Info (12021): Found 0 design units, including 0 entities, in source file rtl/image_algorithm/image_handler.v
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sensor_image_zoom/sensor_image_zoom.v
    Info (12023): Found entity 1: Sensor_Image_Zoom File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sensor_Image_Zoom/Sensor_Image_Zoom.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file rtl/singlesensordriver_mt9v034/singlesensordriver_mt9v034.v
    Info (12023): Found entity 1: SingleSensorDriver_MT9V034 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cmos_i2c_ovxxxx/i2c_timing_ctrl_16bit.v
    Info (12023): Found entity 1: i2c_timing_ctrl_16bit File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cmos_i2c_ovxxxx/i2c_mt9v034_gray_config.v
    Info (12023): Found entity 1: I2C_MT9V034_Gray_Config File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/I2C_MT9V034_Gray_Config.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cmos_i2c_ovxxxx/cmos_capture_raw_gray.v
    Info (12023): Found entity 1: CMOS_Capture_RAW_Gray File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/CMOS_Capture_RAW_Gray.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file rtl/video_image_processor/vip_matrix_generate_3x3_8bit.v
    Info (12023): Found entity 1: VIP_Matrix_Generate_3X3_8Bit File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file rtl/video_image_processor/vip_gray_mean_filter.v
    Info (12023): Found entity 1: VIP_Gray_Mean_Filter File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file rtl/video_image_processor/video_image_processor.v
    Info (12023): Found entity 1: Video_Image_Processor File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Video_Image_Processor.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file rtl/video_image_processor/line_shift_ram_8bit.v
    Info (12023): Found entity 1: Line_Shift_RAM_8Bit File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/system_index/system_init_delay.v
    Info (12023): Found entity 1: system_init_delay File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_init_delay.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file rtl/system_index/system_ctrl_pll.v
    Info (12023): Found entity 1: system_ctrl_pll File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v Line: 50
Warning (10463): Verilog HDL Declaration warning at FAMS.v(56): "int" is SystemVerilog-2005 keyword File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file fams.v
    Info (12023): Found entity 1: FAMS File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/system_index/pll.v
    Info (12023): Found entity 1: pll File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/body_temp_process/body_temp_process.v
    Info (12023): Found entity 1: Body_temp_Process File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_temp_unit.v
    Info (12023): Found entity 1: ROM_temp_unit File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_temp_unit.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_0.v
    Info (12023): Found entity 1: ROM_0 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_0.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_1.v
    Info (12023): Found entity 1: ROM_1 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_2.v
    Info (12023): Found entity 1: ROM_2 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_3.v
    Info (12023): Found entity 1: ROM_3 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_4.v
    Info (12023): Found entity 1: ROM_4 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_5.v
    Info (12023): Found entity 1: ROM_5 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_6.v
    Info (12023): Found entity 1: ROM_6 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_7.v
    Info (12023): Found entity 1: ROM_7 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_7.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_8.v
    Info (12023): Found entity 1: ROM_8 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_9.v
    Info (12023): Found entity 1: ROM_9 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_9.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_dp.v
    Info (12023): Found entity 1: ROM_dp File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_dp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_chinese.v
    Info (12023): Found entity 1: ROM_chinese File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_chinese.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_ppm.v
    Info (12023): Found entity 1: ROM_ppm File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_ppm.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom/rom_rh.v
    Info (12023): Found entity 1: ROM_rh File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_rh.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rtl/key_control/key_control.v
    Info (12023): Found entity 1: key_control File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key_control/key_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/qsys_system.v
    Info (12023): Found entity 1: qsys_system File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_ram.v
    Info (12023): Found entity 1: qsys_system_RAM File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_rom.v
    Info (12023): Found entity 1: qsys_system_ROM File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_rom.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_ain_ch0.v
    Info (12023): Found entity 1: qsys_system_ain_ch0 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ain_ch0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_end_o.v
    Info (12023): Found entity 1: qsys_system_end_o File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_end_o.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_h2_one.v
    Info (12023): Found entity 1: qsys_system_h2_one File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv
    Info (12023): Found entity 1: qsys_system_irq_mapper File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/qsys_system/submodules/qsys_system_jtag_uart.v
    Info (12023): Found entity 1: qsys_system_jtag_uart_sim_scfifo_w File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: qsys_system_jtag_uart_scfifo_w File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: qsys_system_jtag_uart_sim_scfifo_r File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: qsys_system_jtag_uart_scfifo_r File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: qsys_system_jtag_uart File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_max30102_0.v
    Info (12023): Found entity 1: qsys_system_max30102_0 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_max30102_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_cmd_demux File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_cmd_demux_001 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_cmd_mux File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_cmd_mux_002 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_router_default_decode File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: qsys_system_mm_interconnect_0_router File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_router_001_default_decode File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: qsys_system_mm_interconnect_0_router_001 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_router_002_default_decode File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: qsys_system_mm_interconnect_0_router_002 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_router_004_default_decode File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: qsys_system_mm_interconnect_0_router_004 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_rsp_demux File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_rsp_demux_002 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_rsp_mux File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: qsys_system_mm_interconnect_0_rsp_mux_001 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v
    Info (12023): Found entity 1: qsys_system_nios2_gen2 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v
    Info (12023): Found entity 1: qsys_system_nios2_gen2_cpu_register_bank_a_module File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 21
    Info (12023): Found entity 2: qsys_system_nios2_gen2_cpu_register_bank_b_module File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 87
    Info (12023): Found entity 3: qsys_system_nios2_gen2_cpu_nios2_oci_debug File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 153
    Info (12023): Found entity 4: qsys_system_nios2_gen2_cpu_nios2_oci_break File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 295
    Info (12023): Found entity 5: qsys_system_nios2_gen2_cpu_nios2_oci_xbrk File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 588
    Info (12023): Found entity 6: qsys_system_nios2_gen2_cpu_nios2_oci_dbrk File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 795
    Info (12023): Found entity 7: qsys_system_nios2_gen2_cpu_nios2_oci_itrace File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 982
    Info (12023): Found entity 8: qsys_system_nios2_gen2_cpu_nios2_oci_td_mode File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 1115
    Info (12023): Found entity 9: qsys_system_nios2_gen2_cpu_nios2_oci_dtrace File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 1183
    Info (12023): Found entity 10: qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 1265
    Info (12023): Found entity 11: qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 1337
    Info (12023): Found entity 12: qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 1380
    Info (12023): Found entity 13: qsys_system_nios2_gen2_cpu_nios2_oci_fifo File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 1427
    Info (12023): Found entity 14: qsys_system_nios2_gen2_cpu_nios2_oci_pib File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 1913
    Info (12023): Found entity 15: qsys_system_nios2_gen2_cpu_nios2_oci_im File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 1936
    Info (12023): Found entity 16: qsys_system_nios2_gen2_cpu_nios2_performance_monitors File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2006
    Info (12023): Found entity 17: qsys_system_nios2_gen2_cpu_nios2_avalon_reg File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2023
    Info (12023): Found entity 18: qsys_system_nios2_gen2_cpu_ociram_sp_ram_module File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2116
    Info (12023): Found entity 19: qsys_system_nios2_gen2_cpu_nios2_ocimem File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2181
    Info (12023): Found entity 20: qsys_system_nios2_gen2_cpu_nios2_oci File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2362
    Info (12023): Found entity 21: qsys_system_nios2_gen2_cpu File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: qsys_system_nios2_gen2_cpu_debug_slave_sysclk File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: qsys_system_nios2_gen2_cpu_debug_slave_tck File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: qsys_system_nios2_gen2_cpu_debug_slave_wrapper File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v
    Info (12023): Found entity 1: qsys_system_nios2_gen2_cpu_test_bench File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v
    Info (12023): Found entity 1: qsys_system_sysid_qsys File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_sysid_qsys.v Line: 34
Info (12127): Elaborating entity "FAMS" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at FAMS.v(187): object "clk_read" assigned a value but never read File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at FAMS.v(192): object "sdram_init_done" assigned a value but never read File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 192
Warning (10036): Verilog HDL or VHDL warning at FAMS.v(324): object "r_xpos_max" assigned a value but never read File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 324
Warning (10036): Verilog HDL or VHDL warning at FAMS.v(325): object "r_xpos_min" assigned a value but never read File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 325
Warning (10036): Verilog HDL or VHDL warning at FAMS.v(326): object "r_ypos_max" assigned a value but never read File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 326
Warning (10036): Verilog HDL or VHDL warning at FAMS.v(327): object "r_ypos_min" assigned a value but never read File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 327
Warning (10230): Verilog HDL assignment warning at FAMS.v(283): truncated value with size 32 to match size of target (8) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 283
Warning (10230): Verilog HDL assignment warning at FAMS.v(452): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 452
Warning (10230): Verilog HDL assignment warning at FAMS.v(470): truncated value with size 32 to match size of target (14) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 470
Warning (10230): Verilog HDL assignment warning at FAMS.v(480): truncated value with size 32 to match size of target (14) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 480
Warning (10230): Verilog HDL assignment warning at FAMS.v(489): truncated value with size 32 to match size of target (14) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 489
Warning (10230): Verilog HDL assignment warning at FAMS.v(498): truncated value with size 32 to match size of target (14) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 498
Warning (10230): Verilog HDL assignment warning at FAMS.v(504): truncated value with size 32 to match size of target (14) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 504
Warning (10230): Verilog HDL assignment warning at FAMS.v(510): truncated value with size 32 to match size of target (14) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 510
Warning (10230): Verilog HDL assignment warning at FAMS.v(516): truncated value with size 32 to match size of target (14) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 516
Warning (10230): Verilog HDL assignment warning at FAMS.v(522): truncated value with size 32 to match size of target (14) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 522
Warning (10230): Verilog HDL assignment warning at FAMS.v(528): truncated value with size 32 to match size of target (14) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 528
Warning (10230): Verilog HDL assignment warning at FAMS.v(534): truncated value with size 32 to match size of target (14) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 534
Warning (10230): Verilog HDL assignment warning at FAMS.v(540): truncated value with size 32 to match size of target (14) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 540
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(545): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (10264): Verilog HDL Case Statement information at FAMS.v(545): all case item expressions in this case statement are onehot File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(545): inferring latch(es) for variable "rdaddress_chinese", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Warning (10230): Verilog HDL assignment warning at FAMS.v(567): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 567
Warning (10230): Verilog HDL assignment warning at FAMS.v(579): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 579
Warning (10230): Verilog HDL assignment warning at FAMS.v(591): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 591
Warning (10230): Verilog HDL assignment warning at FAMS.v(603): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 603
Warning (10230): Verilog HDL assignment warning at FAMS.v(615): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 615
Warning (10230): Verilog HDL assignment warning at FAMS.v(628): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 628
Warning (10230): Verilog HDL assignment warning at FAMS.v(635): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 635
Warning (10230): Verilog HDL assignment warning at FAMS.v(642): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 642
Warning (10230): Verilog HDL assignment warning at FAMS.v(649): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 649
Warning (10230): Verilog HDL assignment warning at FAMS.v(656): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 656
Warning (10230): Verilog HDL assignment warning at FAMS.v(663): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 663
Warning (10230): Verilog HDL assignment warning at FAMS.v(670): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 670
Warning (10230): Verilog HDL assignment warning at FAMS.v(677): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 677
Warning (10230): Verilog HDL assignment warning at FAMS.v(684): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 684
Warning (10230): Verilog HDL assignment warning at FAMS.v(691): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 691
Warning (10230): Verilog HDL assignment warning at FAMS.v(698): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 698
Warning (10230): Verilog HDL assignment warning at FAMS.v(705): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 705
Warning (10230): Verilog HDL assignment warning at FAMS.v(712): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 712
Warning (10230): Verilog HDL assignment warning at FAMS.v(719): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 719
Warning (10230): Verilog HDL assignment warning at FAMS.v(726): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 726
Warning (10230): Verilog HDL assignment warning at FAMS.v(733): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 733
Warning (10230): Verilog HDL assignment warning at FAMS.v(740): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 740
Warning (10230): Verilog HDL assignment warning at FAMS.v(747): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 747
Warning (10230): Verilog HDL assignment warning at FAMS.v(754): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 754
Warning (10230): Verilog HDL assignment warning at FAMS.v(761): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 761
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(766): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(779): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 779
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(792): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 792
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(805): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 805
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(818): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 818
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(831): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 831
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(844): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 844
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(857): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 857
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(870): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 870
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(883): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 883
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(896): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 896
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(909): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 909
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(921): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 921
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(934): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 934
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(946): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 946
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(959): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 959
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(971): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 971
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(984): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 984
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(996): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 996
Warning (10270): Verilog HDL Case Statement warning at FAMS.v(1009): incomplete case statement has no default case item File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1009
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_body_temp_int_ten", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_body_temp_int_one", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_body_temp_dec_ten", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_heart_rate_hun", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_heart_rate_ten", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_heart_rate_one", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_h2_ten", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_h2_one", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_liquefied_ten", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_liquefied_one", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_natural_ten", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_natural_one", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_harmful_ten", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_harmful_one", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_oxy_ten", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_oxy_one", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_temp_ten", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_temp_one", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_hum_ten", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10240): Verilog HDL Always Construct warning at FAMS.v(766): inferring latch(es) for variable "data_hum_one", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Warning (10762): Verilog HDL Case Statement warning at FAMS.v(1027): can't check case statement for completeness because the case expression has too many possible states File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1027
Warning (10034): Output port "lcd_pwm" at FAMS.v(28) has no driver File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 28
Warning (10034): Output port "lcd_reset" at FAMS.v(29) has no driver File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 29
Info (10041): Inferred latch for "data_hum_one" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_hum_ten" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_temp_one" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_temp_ten" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_oxy_one" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_oxy_ten" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_harmful_one" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_harmful_ten" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_natural_one" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_natural_ten" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_liquefied_one" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_liquefied_ten" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_h2_one" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_h2_ten" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_heart_rate_one" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_heart_rate_ten" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_heart_rate_hun" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_body_temp_dec_ten" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_body_temp_int_one" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "data_body_temp_int_ten" at FAMS.v(766) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 766
Info (10041): Inferred latch for "rdaddress_chinese[0]" at FAMS.v(545) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (10041): Inferred latch for "rdaddress_chinese[1]" at FAMS.v(545) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (10041): Inferred latch for "rdaddress_chinese[2]" at FAMS.v(545) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (10041): Inferred latch for "rdaddress_chinese[3]" at FAMS.v(545) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (10041): Inferred latch for "rdaddress_chinese[4]" at FAMS.v(545) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (10041): Inferred latch for "rdaddress_chinese[5]" at FAMS.v(545) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (10041): Inferred latch for "rdaddress_chinese[6]" at FAMS.v(545) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (10041): Inferred latch for "rdaddress_chinese[7]" at FAMS.v(545) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (10041): Inferred latch for "rdaddress_chinese[8]" at FAMS.v(545) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (10041): Inferred latch for "rdaddress_chinese[9]" at FAMS.v(545) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (10041): Inferred latch for "rdaddress_chinese[10]" at FAMS.v(545) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (10041): Inferred latch for "rdaddress_chinese[11]" at FAMS.v(545) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (10041): Inferred latch for "rdaddress_chinese[12]" at FAMS.v(545) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (10041): Inferred latch for "rdaddress_chinese[13]" at FAMS.v(545) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
Info (12128): Elaborating entity "system_ctrl_pll" for hierarchy "system_ctrl_pll:u_system_ctrl_pll" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 105
Info (12128): Elaborating entity "system_init_delay" for hierarchy "system_ctrl_pll:u_system_ctrl_pll|system_init_delay:u_system_init_delay" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v Line: 80
Info (12128): Elaborating entity "pll" for hierarchy "system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/system_ctrl_pll.v Line: 97
Info (12128): Elaborating entity "altpll" for hierarchy "system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v Line: 119
Info (12130): Elaborated megafunction instantiation "system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v Line: 119
Info (12133): Instantiated megafunction "system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/system_index/pll.v Line: 119
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2500"
    Info (12134): Parameter "clk2_divide_by" = "5000"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3333"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "12"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "25"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "2"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "system_ctrl_pll:u_system_ctrl_pll|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "SingleSensorDriver_MT9V034" for hierarchy "SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 147
Info (12128): Elaborating entity "i2c_timing_ctrl_16bit" for hierarchy "SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|i2c_timing_ctrl_16bit:u_i2c_timing_ctrl_16bit" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v Line: 61
Info (10264): Verilog HDL Case Statement information at i2c_timing_ctrl_16bit.v(458): all case item expressions in this case statement are onehot File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/cmos_i2c_oVxxxx/i2c_timing_ctrl_16bit.v Line: 458
Info (12128): Elaborating entity "I2C_MT9V034_Gray_Config" for hierarchy "SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|I2C_MT9V034_Gray_Config:u_I2C_MT9V034_Gray_Config_sensor1" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v Line: 70
Info (12128): Elaborating entity "CMOS_Capture_RAW_Gray" for hierarchy "SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|CMOS_Capture_RAW_Gray:u_CMOS_Capture_RAW_Gray_sensor1" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v Line: 106
Info (12128): Elaborating entity "Sensor_Image_Zoom" for hierarchy "SingleSensorDriver_MT9V034:u_SingleSensorDriver_MT9V034|Sensor_Image_Zoom:u_Sensor1_Image_Zoom" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/SingleSensorDriver_MT9V034/SingleSensorDriver_MT9V034.v Line: 130
Info (12128): Elaborating entity "Video_Image_Processor" for hierarchy "Video_Image_Processor:u_Video_Image_Processor" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 175
Info (12128): Elaborating entity "VIP_Gray_Mean_Filter" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Video_Image_Processor.v Line: 80
Info (12128): Elaborating entity "VIP_Matrix_Generate_3X3_8Bit" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Gray_Mean_Filter.v Line: 89
Info (12128): Elaborating entity "Line_Shift_RAM_8Bit" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v Line: 95
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v Line: 80
Info (12130): Elaborated megafunction instantiation "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v Line: 80
Info (12133): Instantiated megafunction "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor/Line_Shift_RAM_8Bit.v Line: 80
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_7rv.tdf
    Info (12023): Found entity 1: shift_taps_7rv File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_7rv.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_7rv" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pja1.tdf
    Info (12023): Found entity 1: altsyncram_pja1 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_pja1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pja1" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|altsyncram_pja1:altsyncram2" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_7rv.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf
    Info (12023): Found entity 1: cntr_3uf File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_3uf.tdf Line: 27
Info (12128): Elaborating entity "cntr_3uf" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_7rv.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_7ic.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "Video_Image_Processor:u_Video_Image_Processor|VIP_Gray_Mean_Filter:u_VIP_Gray_Mean_Filter|VIP_Matrix_Generate_3X3_8Bit:u_VIP_Matrix_Generate_3X3_8Bit|Line_Shift_RAM_8Bit:u_Line_Shift_RAM_8Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_7rv:auto_generated|cntr_3uf:cntr1|cmpr_7ic:cmpr4" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_3uf.tdf Line: 85
Info (12128): Elaborating entity "Sdram_Control_2Port" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 243
Warning (10858): Verilog HDL warning at Sdram_Control_2Port.v(112): object mDATAIN2 used but never assigned File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v Line: 112
Warning (10230): Verilog HDL assignment warning at Sdram_Control_2Port.v(420): truncated value with size 10 to match size of target (9) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v Line: 420
Warning (10230): Verilog HDL assignment warning at Sdram_Control_2Port.v(429): truncated value with size 10 to match size of target (9) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v Line: 429
Warning (10230): Verilog HDL assignment warning at Sdram_Control_2Port.v(438): truncated value with size 10 to match size of target (9) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v Line: 438
Warning (10030): Net "mDATAIN2" at Sdram_Control_2Port.v(112) has no driver or initial value, using a default initial value '0' File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v Line: 112
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|control_interface:control1" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v Line: 171
Warning (10230): Verilog HDL assignment warning at control_interface.v(104): truncated value with size 32 to match size of target (16) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/control_interface.v Line: 104
Warning (10230): Verilog HDL assignment warning at control_interface.v(108): truncated value with size 32 to match size of target (16) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/control_interface.v Line: 108
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|command:command1" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v Line: 197
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v Line: 225
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v Line: 225
Warning (10240): Verilog HDL Always Construct warning at command.v(225): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/command.v Line: 225
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|sdr_data_path:data_path1" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v Line: 206
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(24): truncated value with size 32 to match size of target (2) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/sdr_data_path.v Line: 24
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v Line: 219
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v Line: 96
Info (12130): Elaborated megafunction instantiation "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v Line: 96
Info (12133): Instantiated megafunction "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_WR_FIFO.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_9dq1.tdf
    Info (12023): Found entity 1: dcfifo_9dq1 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_9dq1" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_gray2bin_ugb.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_t57.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|a_graycounter_t57:rdptr_g1p" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info (12023): Found entity 1: a_graycounter_ojc File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_ojc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ojc" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|a_graycounter_ojc:wrptr_g1p" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_be51.tdf
    Info (12023): Found entity 1: altsyncram_be51 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_be51.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_be51" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|altsyncram_be51:fifo_ram" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|dffpipe_gd9:rs_brp" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|dffpipe_oe9:ws_bwp" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_1ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_1ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_f66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|cmpr_f66:rdempty_eq_comp" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_54e.tdf Line: 25
Info (12128): Elaborating entity "cntr_54e" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_WR_FIFO:write_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_9dq1:auto_generated|cntr_54e:cntr_b" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_9dq1.tdf Line: 83
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_Control_2Port.v Line: 234
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v Line: 96
Info (12130): Elaborated megafunction instantiation "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v Line: 96
Info (12133): Instantiated megafunction "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Sdram_Control_2Port/Sdram_RD_FIFO.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "10"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ieq1.tdf
    Info (12023): Found entity 1: dcfifo_ieq1 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf Line: 44
Info (12128): Elaborating entity "dcfifo_ieq1" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_gray2bin_6ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_477.tdf
    Info (12023): Found entity 1: a_graycounter_477 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_477.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_477" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_graycounter_477:rdptr_g1p" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_graycounter_1lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kf51.tdf
    Info (12023): Found entity 1: altsyncram_kf51 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_kf51.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kf51" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|altsyncram_kf51:fifo_ram" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|dffpipe_pe9:rs_brp" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_qe9:dffpipe13" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe16" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cmpr_n76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control_2Port:Sdram_Control_2Port|Sdram_RD_FIFO:read_fifo1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ieq1:auto_generated|cmpr_n76:rdempty_eq_comp" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/dcfifo_ieq1.tdf Line: 82
Info (12128): Elaborating entity "key_counter_scan" for hierarchy "key_counter_scan:u_key_counter_scan" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 263
Info (12128): Elaborating entity "Threshold_Adj" for hierarchy "Threshold_Adj:u_Threshold_Adj" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 274
Warning (10230): Verilog HDL assignment warning at Threshold_Adj.v(18): truncated value with size 8 to match size of target (4) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v Line: 18
Warning (10230): Verilog HDL assignment warning at Threshold_Adj.v(22): truncated value with size 8 to match size of target (4) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v Line: 22
Warning (10230): Verilog HDL assignment warning at Threshold_Adj.v(23): truncated value with size 8 to match size of target (4) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v Line: 23
Info (10264): Verilog HDL Case Statement information at Threshold_Adj.v(21): all case item expressions in this case statement are onehot File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key/Threshold_Adj.v Line: 21
Info (12128): Elaborating entity "Image_Handler" for hierarchy "Image_Handler:u_Image_Handler" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 304
Warning (10036): Verilog HDL or VHDL warning at Image_Handler.v(20): object "post_img_Bit" assigned a value but never read File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v Line: 20
Warning (10230): Verilog HDL assignment warning at Image_Handler.v(26): truncated value with size 32 to match size of target (8) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v Line: 26
Info (12128): Elaborating entity "VIP_Bit_Erosion_Detector" for hierarchy "Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v Line: 44
Info (12128): Elaborating entity "VIP_Matrix_Generate_3X3_1Bit" for hierarchy "Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Erosion_Detector.v Line: 81
Warning (10036): Verilog HDL or VHDL warning at VIP_Matrix_Generate_3X3_1Bit.v(111): object "matrix_frame_vsync" assigned a value but never read File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v Line: 111
Warning (10858): Verilog HDL warning at VIP_Matrix_Generate_3X3_1Bit.v(98): object per_frame_vsync_r used but never assigned File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v Line: 98
Info (12128): Elaborating entity "Line_Shift_RAM_1Bit" for hierarchy "Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Matrix_Generate_3X3_1Bit.v Line: 94
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v Line: 84
Info (12130): Elaborated megafunction instantiation "Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v Line: 84
Info (12133): Instantiated megafunction "Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Line_Shift_RAM_1Bit.v Line: 84
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1010000000"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_0rv.tdf
    Info (12023): Found entity 1: shift_taps_0rv File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf Line: 26
Info (12128): Elaborating entity "shift_taps_0rv" for hierarchy "Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fga1.tdf
    Info (12023): Found entity 1: altsyncram_fga1 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_fga1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fga1" for hierarchy "Image_Handler:u_Image_Handler|VIP_Bit_Erosion_Detector:u_VIP_Erosion__Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/shift_taps_0rv.tdf Line: 35
Info (12128): Elaborating entity "VIP_Bit_Dilation_Detector" for hierarchy "Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/Image_Handler.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at VIP_Bit_Dilation_Detector.v(143): object "post_frame_vsync" assigned a value but never read File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v Line: 143
Warning (10858): Verilog HDL warning at VIP_Bit_Dilation_Detector.v(56): object matrix_frame_vsync used but never assigned File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Video_Image_Processor_2/VIP_Bit_Dilation_Detector.v Line: 56
Info (12128): Elaborating entity "Body_temp_Process" for hierarchy "Body_temp_Process:Body_temp_Process" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 400
Warning (10230): Verilog HDL assignment warning at Body_temp_Process.v(14): truncated value with size 32 to match size of target (8) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v Line: 14
Warning (10230): Verilog HDL assignment warning at Body_temp_Process.v(17): truncated value with size 32 to match size of target (8) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v Line: 17
Info (12128): Elaborating entity "bintobcd" for hierarchy "Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_1" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Body_temp_Process/Body_temp_Process.v Line: 35
Warning (10230): Verilog HDL assignment warning at bintobcd.v(32): truncated value with size 32 to match size of target (4) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v Line: 32
Warning (10230): Verilog HDL assignment warning at bintobcd.v(29): truncated value with size 32 to match size of target (4) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v Line: 29
Warning (10230): Verilog HDL assignment warning at bintobcd.v(26): truncated value with size 32 to match size of target (4) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v Line: 26
Warning (10230): Verilog HDL assignment warning at bintobcd.v(23): truncated value with size 32 to match size of target (4) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v Line: 23
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uart_rx" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 412
Info (12128): Elaborating entity "Process" for hierarchy "Process:Process" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 432
Warning (10230): Verilog HDL assignment warning at Process.v(51): truncated value with size 4 to match size of target (3) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 51
Warning (10230): Verilog HDL assignment warning at Process.v(117): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 117
Warning (10230): Verilog HDL assignment warning at Process.v(123): truncated value with size 32 to match size of target (1) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 123
Warning (10230): Verilog HDL assignment warning at Process.v(187): truncated value with size 7 to match size of target (5) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 187
Warning (10230): Verilog HDL assignment warning at Process.v(213): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 213
Info (10041): Inferred latch for "data_out_reg[0]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[1]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[2]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[3]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[4]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[5]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[6]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[7]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[8]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[9]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[10]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[11]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[12]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[13]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[14]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (10041): Inferred latch for "data_out_reg[15]" at Process.v(163) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/Process.v Line: 163
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:RAM_inst" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 446
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:RAM_inst|altsyncram:altsyncram_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v Line: 93
Info (12130): Elaborated megafunction instantiation "RAM:RAM_inst|altsyncram:altsyncram_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v Line: 93
Info (12133): Instantiated megafunction "RAM:RAM_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/GY_MCU90640/RAM.v Line: 93
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "768"
    Info (12134): Parameter "numwords_b" = "768"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v8n1.tdf
    Info (12023): Found entity 1: altsyncram_v8n1 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_v8n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v8n1" for hierarchy "RAM:RAM_inst|altsyncram:altsyncram_component|altsyncram_v8n1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ROM_chinese" for hierarchy "ROM_chinese:ROM_chinese_inst" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 462
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_chinese:ROM_chinese_inst|altsyncram:altsyncram_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_chinese.v Line: 81
Info (12130): Elaborated megafunction instantiation "ROM_chinese:ROM_chinese_inst|altsyncram:altsyncram_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_chinese.v Line: 81
Info (12133): Instantiated megafunction "ROM_chinese:ROM_chinese_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_chinese.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/zhongwen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "11776"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_soa1.tdf
    Info (12023): Found entity 1: altsyncram_soa1 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_soa1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_soa1" for hierarchy "ROM_chinese:ROM_chinese_inst|altsyncram:altsyncram_component|altsyncram_soa1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/decode_c8a.tdf Line: 22
Info (12128): Elaborating entity "decode_c8a" for hierarchy "ROM_chinese:ROM_chinese_inst|altsyncram:altsyncram_component|altsyncram_soa1:auto_generated|decode_c8a:rden_decode" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_soa1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_smb.tdf
    Info (12023): Found entity 1: mux_smb File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/mux_smb.tdf Line: 22
Info (12128): Elaborating entity "mux_smb" for hierarchy "ROM_chinese:ROM_chinese_inst|altsyncram:altsyncram_component|altsyncram_soa1:auto_generated|mux_smb:mux2" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_soa1.tdf Line: 40
Info (12128): Elaborating entity "ROM_dp" for hierarchy "ROM_dp:ROM_dp_inst" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 572
Info (12128): Elaborating entity "ROM_temp_unit" for hierarchy "ROM_temp_unit:ROM_unit" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 584
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_temp_unit:ROM_unit|altsyncram:altsyncram_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_temp_unit.v Line: 81
Info (12130): Elaborated megafunction instantiation "ROM_temp_unit:ROM_unit|altsyncram:altsyncram_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_temp_unit.v Line: 81
Info (12133): Instantiated megafunction "ROM_temp_unit:ROM_unit|altsyncram:altsyncram_component" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_temp_unit.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/temp_unit.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bna1.tdf
    Info (12023): Found entity 1: altsyncram_bna1 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_bna1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bna1" for hierarchy "ROM_temp_unit:ROM_unit|altsyncram:altsyncram_component|altsyncram_bna1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ROM_ppm" for hierarchy "ROM_ppm:ROM_ppm_inst" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 596
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_ppm:ROM_ppm_inst|altsyncram:altsyncram_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_ppm.v Line: 81
Info (12130): Elaborated megafunction instantiation "ROM_ppm:ROM_ppm_inst|altsyncram:altsyncram_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_ppm.v Line: 81
Info (12133): Instantiated megafunction "ROM_ppm:ROM_ppm_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_ppm.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/ppm.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "3264"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_06a1.tdf
    Info (12023): Found entity 1: altsyncram_06a1 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_06a1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_06a1" for hierarchy "ROM_ppm:ROM_ppm_inst|altsyncram:altsyncram_component|altsyncram_06a1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ROM_rh" for hierarchy "ROM_rh:ROM_rh_inst" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 608
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_rh:ROM_rh_inst|altsyncram:altsyncram_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_rh.v Line: 81
Info (12130): Elaborated megafunction instantiation "ROM_rh:ROM_rh_inst|altsyncram:altsyncram_component" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_rh.v Line: 81
Info (12133): Instantiated megafunction "ROM_rh:ROM_rh_inst|altsyncram:altsyncram_component" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/ROM/ROM_rh.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./mif/rh.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gv91.tdf
    Info (12023): Found entity 1: altsyncram_gv91 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_gv91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gv91" for hierarchy "ROM_rh:ROM_rh_inst|altsyncram:altsyncram_component|altsyncram_gv91:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "LCD_Driver" for hierarchy "LCD_Driver:LCD_Driver" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1209
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(532): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 532
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(533): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 533
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(535): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 535
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(536): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 536
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(538): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 538
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(539): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 539
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(541): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 541
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(542): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 542
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(544): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 544
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(545): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 545
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(547): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 547
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(548): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 548
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(550): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 550
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(551): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 551
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(553): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 553
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(554): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 554
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(556): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 556
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(557): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 557
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(560): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 560
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(561): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 561
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(563): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 563
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(564): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 564
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(566): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 566
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(567): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 567
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(569): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 569
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(570): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 570
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(572): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 572
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(573): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 573
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(575): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 575
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(576): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 576
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(578): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 578
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(579): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 579
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(581): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 581
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(582): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 582
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(584): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 584
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(585): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 585
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(587): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 587
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(588): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 588
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(590): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 590
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(591): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 591
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(593): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 593
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(594): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 594
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(596): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 596
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(597): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 597
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(599): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 599
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(600): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 600
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(602): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 602
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(603): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 603
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(605): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 605
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(606): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 606
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(608): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 608
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(609): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 609
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(611): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 611
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(612): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 612
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(614): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 614
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(615): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 615
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(617): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 617
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(618): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 618
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(620): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 620
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(621): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 621
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(623): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 623
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(624): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 624
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(626): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 626
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(627): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 627
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(629): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 629
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(630): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 630
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(632): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 632
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(633): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 633
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(635): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 635
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(636): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 636
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(638): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 638
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(639): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 639
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(641): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 641
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(642): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 642
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(644): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 644
Warning (10230): Verilog HDL assignment warning at LCD_Driver.v(645): truncated value with size 12 to match size of target (11) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 645
Info (12128): Elaborating entity "sensor" for hierarchy "sensor:sensor" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1223
Warning (10230): Verilog HDL assignment warning at sensor.v(68): truncated value with size 32 to match size of target (8) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 68
Warning (10230): Verilog HDL assignment warning at sensor.v(137): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 137
Warning (10230): Verilog HDL assignment warning at sensor.v(171): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 171
Warning (10230): Verilog HDL assignment warning at sensor.v(208): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 208
Warning (10230): Verilog HDL assignment warning at sensor.v(247): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 247
Warning (10230): Verilog HDL assignment warning at sensor.v(291): truncated value with size 32 to match size of target (7) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 291
Warning (10230): Verilog HDL assignment warning at sensor.v(315): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 315
Warning (10230): Verilog HDL assignment warning at sensor.v(346): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 346
Warning (10230): Verilog HDL assignment warning at sensor.v(386): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 386
Warning (10230): Verilog HDL assignment warning at sensor.v(426): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 426
Warning (10230): Verilog HDL assignment warning at sensor.v(464): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 464
Warning (10230): Verilog HDL assignment warning at sensor.v(502): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 502
Warning (10230): Verilog HDL assignment warning at sensor.v(540): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 540
Warning (10230): Verilog HDL assignment warning at sensor.v(584): truncated value with size 32 to match size of target (7) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 584
Warning (10240): Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable "key_data", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Warning (10240): Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable "memory_w", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Warning (10240): Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable "memory_r", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Warning (10240): Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable "slave_high", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Warning (10240): Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable "word_data", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Warning (10240): Verilog HDL Always Construct warning at sensor.v(596): inferring latch(es) for variable "slave_low", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_low[0]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_low[1]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_low[2]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_low[3]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_low[4]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_low[5]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_low[6]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_low[7]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "word_data[0]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "word_data[1]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "word_data[2]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "word_data[3]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "word_data[4]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "word_data[5]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "word_data[6]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "word_data[7]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_high[0]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_high[1]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_high[2]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_high[3]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_high[4]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_high[5]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_high[6]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "slave_high[7]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_r[0]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_r[1]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_r[2]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_r[3]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_r[4]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_r[5]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_r[6]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_r[7]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_w[0]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_w[1]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_w[2]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_w[3]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_w[4]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_w[5]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_w[6]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "memory_w[7]" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "key_data.11" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "key_data.10" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "key_data.01" at sensor.v(596) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Info (10041): Inferred latch for "dout[0]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[1]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[2]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[3]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[4]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[5]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[6]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[7]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[8]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[9]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[10]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[11]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[12]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[13]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[14]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[15]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[16]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[17]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[18]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[19]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[20]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[21]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[22]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[23]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[24]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[25]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[26]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[27]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[28]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[29]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[30]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[31]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[32]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[33]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[34]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[35]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[36]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[37]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[38]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[39]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[40]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[41]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[42]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[43]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[44]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[45]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[46]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[47]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[48]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[49]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[50]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[51]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[52]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[53]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[54]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[55]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[56]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[57]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[58]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[59]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[60]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[61]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[62]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[63]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[64]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[65]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[66]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[67]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[68]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[69]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[70]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[71]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[72]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[73]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[74]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[75]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[76]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[77]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[78]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[79]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[80]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[81]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[82]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[83]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[84]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[85]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[86]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[87]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[88]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[89]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[90]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[91]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[92]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[93]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[94]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[95]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[96]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[97]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[98]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[99]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[100]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[101]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[102]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[103]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[104]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[105]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[106]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[107]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[108]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[109]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[110]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[111]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[112]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[113]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[114]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[115]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[116]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[117]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[118]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[119]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[120]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[121]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[122]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[123]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[124]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[125]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[126]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[127]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[128]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[129]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[130]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[131]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[132]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[133]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[134]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[135]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[136]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[137]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[138]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[139]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[140]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[141]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[142]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[143]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[144]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[145]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[146]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[147]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[148]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[149]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[150]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[151]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[152]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[153]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[154]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[155]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[156]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[157]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[158]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[159]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[160]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[161]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[162]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[163]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[164]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[165]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[166]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[167]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[168]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[169]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[170]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[171]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[172]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[173]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[174]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[175]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[176]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[177]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[178]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[179]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[180]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[181]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[182]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[183]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[184]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[185]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[186]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[187]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[188]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[189]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[190]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[191]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[192]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[193]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[194]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[195]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[196]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[197]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[198]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[199]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[200]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[201]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[202]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[203]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[204]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[205]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[206]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[207]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[208]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[209]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[210]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[211]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[212]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[213]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[214]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[215]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[216]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[217]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[218]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[219]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[220]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[221]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[222]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[223]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[224]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[225]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[226]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[227]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[228]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[229]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[230]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[231]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[232]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[233]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[234]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[235]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[236]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[237]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[238]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[239]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[240]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[241]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[242]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[243]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[244]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[245]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[246]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[247]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[248]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[249]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[250]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[251]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[252]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[253]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[254]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[255]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[256]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[257]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[258]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[259]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[260]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[261]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[262]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[263]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[264]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[265]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[266]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[267]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[268]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[269]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[270]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[271]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[272]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[273]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[274]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[275]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[276]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[277]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[278]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[279]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[280]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[281]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[282]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[283]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[284]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[285]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[286]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[287]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[288]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[289]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[290]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[291]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[292]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[293]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[294]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[295]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[296]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[297]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[298]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[299]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[300]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[301]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[302]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (10041): Inferred latch for "dout[303]" at sensor.v(52) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Info (12128): Elaborating entity "AD7928" for hierarchy "AD7928:AD7928" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1255
Warning (10230): Verilog HDL assignment warning at AD7928.v(120): truncated value with size 32 to match size of target (3) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v Line: 120
Warning (10230): Verilog HDL assignment warning at AD7928.v(187): truncated value with size 32 to match size of target (5) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v Line: 187
Warning (10034): Output port "dout_vld" at AD7928.v(12) has no driver File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/ADC/AD7928.v Line: 12
Info (12128): Elaborating entity "Oxygen" for hierarchy "Oxygen:Oxygen" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1264
Warning (10230): Verilog HDL assignment warning at Oxygen.v(33): truncated value with size 32 to match size of target (8) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 33
Warning (10230): Verilog HDL assignment warning at Oxygen.v(94): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 94
Warning (10230): Verilog HDL assignment warning at Oxygen.v(128): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 128
Warning (10230): Verilog HDL assignment warning at Oxygen.v(167): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 167
Warning (10230): Verilog HDL assignment warning at Oxygen.v(215): truncated value with size 32 to match size of target (4) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 215
Warning (10230): Verilog HDL assignment warning at Oxygen.v(241): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 241
Warning (10230): Verilog HDL assignment warning at Oxygen.v(272): truncated value with size 32 to match size of target (10) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 272
Warning (10230): Verilog HDL assignment warning at Oxygen.v(304): truncated value with size 32 to match size of target (4) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 304
Warning (10240): Verilog HDL Always Construct warning at Oxygen.v(320): inferring latch(es) for variable "key_data", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Warning (10240): Verilog HDL Always Construct warning at Oxygen.v(320): inferring latch(es) for variable "slave_addr", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Warning (10240): Verilog HDL Always Construct warning at Oxygen.v(320): inferring latch(es) for variable "word_data", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "word_data[0]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "word_data[1]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "word_data[2]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "word_data[3]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "word_data[4]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "word_data[5]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "word_data[6]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "word_data[7]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "slave_addr[0]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "slave_addr[1]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "slave_addr[2]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "slave_addr[3]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "slave_addr[4]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "slave_addr[5]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "slave_addr[6]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "slave_addr[7]" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (10041): Inferred latch for "key_data.01" at Oxygen.v(320) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
Info (12128): Elaborating entity "DHT11_top" for hierarchy "DHT11_top:DHT11_inst" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1274
Info (12128): Elaborating entity "DHT11_opera" for hierarchy "DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v Line: 26
Warning (10230): Verilog HDL assignment warning at DHT11_opera.v(56): truncated value with size 32 to match size of target (27) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v Line: 56
Warning (10230): Verilog HDL assignment warning at DHT11_opera.v(75): truncated value with size 32 to match size of target (21) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v Line: 75
Warning (10230): Verilog HDL assignment warning at DHT11_opera.v(86): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v Line: 86
Warning (10230): Verilog HDL assignment warning at DHT11_opera.v(109): truncated value with size 32 to match size of target (12) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v Line: 109
Warning (10230): Verilog HDL assignment warning at DHT11_opera.v(113): truncated value with size 32 to match size of target (6) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v Line: 113
Info (12128): Elaborating entity "DHT11_cmd" for hierarchy "DHT11_top:DHT11_inst|DHT11_cmd:DHT11_cmd_inst" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v Line: 39
Warning (10230): Verilog HDL assignment warning at DHT11_cmd.v(20): truncated value with size 32 to match size of target (27) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_cmd.v Line: 20
Warning (10230): Verilog HDL assignment warning at DHT11_cmd.v(29): truncated value with size 32 to match size of target (27) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_cmd.v Line: 29
Info (12128): Elaborating entity "async_send" for hierarchy "DHT11_top:DHT11_inst|async_send:async_send_inst" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_top.v Line: 48
Warning (10230): Verilog HDL assignment warning at async_send.v(16): truncated value with size 32 to match size of target (17) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/async_send.v Line: 16
Info (12128): Elaborating entity "qsys_system" for hierarchy "qsys_system:u0" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1327
Info (12128): Elaborating entity "qsys_system_RAM" for hierarchy "qsys_system:u0|qsys_system_RAM:ram" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v Line: 177
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v Line: 69
Info (12130): Elaborated megafunction instantiation "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v Line: 69
Info (12133): Instantiated megafunction "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_ram.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "5120"
    Info (12134): Parameter "numwords_a" = "5120"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j3n1.tdf
    Info (12023): Found entity 1: altsyncram_j3n1 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_j3n1" for hierarchy "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113015): Width of data items in "qsys_system_RAM.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 640 warnings, reporting 10 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "qsys_system_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "qsys_system_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "qsys_system_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "qsys_system_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "qsys_system_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "qsys_system_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "qsys_system_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "qsys_system_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "qsys_system_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "qsys_system_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex Line: 11
Info (12128): Elaborating entity "qsys_system_ROM" for hierarchy "qsys_system:u0|qsys_system_ROM:rom" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_system:u0|qsys_system_ROM:rom|altsyncram:the_altsyncram" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_rom.v Line: 71
Info (12130): Elaborated megafunction instantiation "qsys_system:u0|qsys_system_ROM:rom|altsyncram:the_altsyncram" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_rom.v Line: 71
Info (12133): Instantiated megafunction "qsys_system:u0|qsys_system_ROM:rom|altsyncram:the_altsyncram" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_rom.v Line: 71
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b4n1.tdf
    Info (12023): Found entity 1: altsyncram_b4n1 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_b4n1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b4n1" for hierarchy "qsys_system:u0|qsys_system_ROM:rom|altsyncram:the_altsyncram|altsyncram_b4n1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113015): Width of data items in "qsys_system_ROM.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 256 warnings, reporting 10 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "qsys_system_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "qsys_system_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "qsys_system_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "qsys_system_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "qsys_system_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "qsys_system_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "qsys_system_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "qsys_system_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "qsys_system_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "qsys_system_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_ROM.hex Line: 11
Info (12128): Elaborating entity "qsys_system_ain_ch0" for hierarchy "qsys_system:u0|qsys_system_ain_ch0:ain_ch0" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v Line: 200
Info (12128): Elaborating entity "qsys_system_end_o" for hierarchy "qsys_system:u0|qsys_system_end_o:end_o" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v Line: 240
Info (12128): Elaborating entity "qsys_system_h2_one" for hierarchy "qsys_system:u0|qsys_system_h2_one:h2_one" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v Line: 251
Info (12128): Elaborating entity "qsys_system_jtag_uart" for hierarchy "qsys_system:u0|qsys_system_jtag_uart:jtag_uart" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v Line: 330
Info (12128): Elaborating entity "qsys_system_jtag_uart_scfifo_w" for hierarchy "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_w:the_qsys_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "qsys_system_jtag_uart_scfifo_r" for hierarchy "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|qsys_system_jtag_uart_scfifo_r:the_qsys_system_jtag_uart_scfifo_r" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "qsys_system:u0|qsys_system_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "qsys_system_max30102_0" for hierarchy "qsys_system:u0|qsys_system_max30102_0:max30102_0" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v Line: 360
Info (12128): Elaborating entity "qsys_system_nios2_gen2" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v Line: 419
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2.v Line: 65
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_test_bench" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_test_bench:the_qsys_system_nios2_gen2_cpu_test_bench" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 3545
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_register_bank_a_module" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 58
Info (12133): Instantiated megafunction "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_a_module:qsys_system_nios2_gen2_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_register_bank_b_module" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_register_bank_b_module:qsys_system_nios2_gen2_cpu_register_bank_b" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 4079
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_oci" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 4575
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_oci_debug" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 220
Info (12133): Instantiated megafunction "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_debug:the_qsys_system_nios2_gen2_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_oci_break" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_break:the_qsys_system_nios2_gen2_cpu_nios2_oci_break" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2561
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_oci_xbrk" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_xbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_xbrk" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2582
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_oci_dbrk" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_dbrk:the_qsys_system_nios2_gen2_cpu_nios2_oci_dbrk" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2608
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_oci_itrace" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_itrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_itrace" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2624
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_oci_dtrace" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2639
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_oci_td_mode" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_dtrace:the_qsys_system_nios2_gen2_cpu_nios2_oci_dtrace|qsys_system_nios2_gen2_cpu_nios2_oci_td_mode:qsys_system_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 1233
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_oci_fifo" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2654
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo|qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_system_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 1546
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 1555
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_fifo:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo|qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_qsys_system_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 1564
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_oci_pib" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_pib:the_qsys_system_nios2_gen2_cpu_nios2_oci_pib" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2659
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_oci_im" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_oci_im:the_qsys_system_nios2_gen2_cpu_nios2_oci_im" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2673
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_avalon_reg" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_avalon_reg:the_qsys_system_nios2_gen2_cpu_nios2_avalon_reg" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2692
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_nios2_ocimem" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2712
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_ociram_sp_ram_module" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2156
Info (12133): Instantiated megafunction "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_nios2_ocimem:the_qsys_system_nios2_gen2_cpu_nios2_ocimem|qsys_system_nios2_gen2_cpu_ociram_sp_ram_module:qsys_system_nios2_gen2_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_debug_slave_wrapper" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu.v Line: 2814
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_debug_slave_tck" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_tck:the_qsys_system_nios2_gen2_cpu_debug_slave_tck" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "qsys_system_nios2_gen2_cpu_debug_slave_sysclk" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|qsys_system_nios2_gen2_cpu_debug_slave_sysclk:the_qsys_system_nios2_gen2_cpu_debug_slave_sysclk" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_nios2_gen2_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "qsys_system:u0|qsys_system_nios2_gen2:nios2_gen2|qsys_system_nios2_gen2_cpu:cpu|qsys_system_nios2_gen2_cpu_nios2_oci:the_qsys_system_nios2_gen2_cpu_nios2_oci|qsys_system_nios2_gen2_cpu_debug_slave_wrapper:the_qsys_system_nios2_gen2_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:qsys_system_nios2_gen2_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "qsys_system_sysid_qsys" for hierarchy "qsys_system:u0|qsys_system_sysid_qsys:sysid_qsys" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v Line: 448
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v Line: 579
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_data_master_translator" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 1773
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_instruction_master_translator" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 1833
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 1897
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 1961
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 2025
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 2089
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:max30102_0_s1_translator" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 2153
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rom_s1_translator" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 3497
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_data_master_agent" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 3578
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_instruction_master_agent" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 3659
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 3743
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 3784
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_router" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 6925
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_router_default_decode" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router:router|qsys_system_mm_interconnect_0_router_default_decode:the_default_decode" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router.sv Line: 209
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_router_001" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_001:router_001" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 6941
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_router_001_default_decode" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_001:router_001|qsys_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_router_002" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_002" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 6957
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_router_002_default_decode" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_002:router_002|qsys_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_router_004" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_004:router_004" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 6989
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_router_004_default_decode" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_router_004:router_004|qsys_system_mm_interconnect_0_router_004_default_decode:the_default_decode" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_cmd_demux" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux:cmd_demux" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 7524
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_cmd_demux_001" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 7553
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_cmd_mux" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux:cmd_mux" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 7570
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_cmd_mux_002" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 7610
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_rsp_demux" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux:rsp_demux" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 8030
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_rsp_demux_002" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 8070
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_rsp_mux" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 8640
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux.sv Line: 694
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_rsp_mux_001" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 8669
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0.v Line: 8698
Info (12128): Elaborating entity "qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "qsys_system:u0|qsys_system_mm_interconnect_0:mm_interconnect_0|qsys_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|qsys_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "qsys_system_irq_mapper" for hierarchy "qsys_system:u0|qsys_system_irq_mapper:irq_mapper" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v Line: 586
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "qsys_system:u0|altera_reset_controller:rst_controller" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v Line: 649
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsys_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "qsys_system:u0|altera_reset_controller:rst_controller_001" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/qsys_system.v Line: 712
Info (12128): Elaborating entity "PC2FPGA_UART_Test" for hierarchy "PC2FPGA_UART_Test:bt_inst" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1343
Warning (10240): Verilog HDL Always Construct warning at uart_test.v(63): inferring latch(es) for variable "txd_data", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 63
Info (10041): Inferred latch for "txd_data[0]" at uart_test.v(63) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 63
Info (10041): Inferred latch for "txd_data[1]" at uart_test.v(63) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 63
Info (10041): Inferred latch for "txd_data[2]" at uart_test.v(63) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 63
Info (10041): Inferred latch for "txd_data[3]" at uart_test.v(63) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 63
Info (10041): Inferred latch for "txd_data[4]" at uart_test.v(63) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 63
Info (10041): Inferred latch for "txd_data[5]" at uart_test.v(63) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 63
Info (10041): Inferred latch for "txd_data[6]" at uart_test.v(63) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 63
Info (10041): Inferred latch for "txd_data[7]" at uart_test.v(63) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 63
Info (12128): Elaborating entity "precise_divider" for hierarchy "PC2FPGA_UART_Test:bt_inst|precise_divider:u_precise_divider" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 34
Warning (10240): Verilog HDL Always Construct warning at precise_divider.v(15): inferring latch(es) for variable "cnt", which holds its previous value in one or more paths through the always construct File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/precise_divider.v Line: 15
Info (10041): Inferred latch for "cnt[0]" at precise_divider.v(15) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/precise_divider.v Line: 15
Info (10041): Inferred latch for "cnt[1]" at precise_divider.v(15) File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/precise_divider.v Line: 15
Info (12128): Elaborating entity "uart_transfer" for hierarchy "PC2FPGA_UART_Test:bt_inst|uart_transfer:u_uart_transfer" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 107
Info (12128): Elaborating entity "key_control" for hierarchy "key_control:key_control_inst" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1355
Info (12128): Elaborating entity "ROM_0" for hierarchy "ROM_0:ROM_0_body_temp_int_ten" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1373
Info (12128): Elaborating entity "ROM_1" for hierarchy "ROM_1:ROM_1_body_temp_int_ten" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1379
Info (12128): Elaborating entity "ROM_2" for hierarchy "ROM_2:ROM_2_body_temp_int_ten" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1385
Info (12128): Elaborating entity "ROM_3" for hierarchy "ROM_3:ROM_3_body_temp_int_ten" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1391
Info (12128): Elaborating entity "ROM_4" for hierarchy "ROM_4:ROM_4_body_temp_int_ten" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1397
Info (12128): Elaborating entity "ROM_5" for hierarchy "ROM_5:ROM_5_body_temp_int_ten" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1403
Info (12128): Elaborating entity "ROM_6" for hierarchy "ROM_6:ROM_6_body_temp_int_ten" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1409
Info (12128): Elaborating entity "ROM_7" for hierarchy "ROM_7:ROM_7_body_temp_int_ten" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1415
Info (12128): Elaborating entity "ROM_8" for hierarchy "ROM_8:ROM_8_body_temp_int_ten" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1421
Info (12128): Elaborating entity "ROM_9" for hierarchy "ROM_9:ROM_9_body_temp_int_ten" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 1427
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.06.12.09:48:07 Progress: Loading sld0f2e8f86/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/sld0f2e8f86/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|q_b[0]" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_fga1.tdf Line: 38
        Warning (14320): Synthesized away node "Image_Handler:u_Image_Handler|VIP_Bit_Dilation_Detector:u_VIP_Bit_Dilation_Detector|VIP_Matrix_Generate_3X3_1Bit:u_VIP_Matrix_Generate_3X3_1Bit|Line_Shift_RAM_1Bit:u_Line_Shift_RAM_1Bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_0rv:auto_generated|altsyncram_fga1:altsyncram2|q_b[1]" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_fga1.tdf Line: 68
Warning (14026): LATCH primitive "data_body_temp_int_ten" is permanently enabled File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 627
Info (270021): Converted the following 1 logical RAM block slices to smaller depth
    Info (270020): Converted the following logical RAM block "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 1024
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a3" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 104
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a22" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 522
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a23" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 544
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a24" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 566
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a25" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 588
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a26" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 610
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a2" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 82
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a0" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 38
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a1" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 60
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a4" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 126
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a5" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 148
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a15" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 368
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a14" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 346
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a11" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 280
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a13" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 324
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a16" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 390
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a12" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 302
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a20" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 478
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a21" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 500
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 170
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a19" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 456
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a18" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 434
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a17" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 412
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a10" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 258
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a9" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 236
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a8" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 214
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a7" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 192
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a27" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 632
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a28" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 654
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a29" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 676
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a30" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 698
        Info (270019): RAM block slice "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|ram_block1a31" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 720
Info (12130): Elaborated megafunction instantiation "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|altsyncram:ram_block1a0" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 38
Info (12133): Instantiated megafunction "qsys_system:u0|qsys_system_RAM:ram|altsyncram:the_altsyncram|altsyncram_j3n1:auto_generated|altsyncram:ram_block1a0" with the following parameter: File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_j3n1.tdf Line: 38
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "5120"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "1"
    Info (12134): Parameter "INDATA_REG_B" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "RDCONTROL_REG_B" = "UNUSED"
    Info (12134): Parameter "ADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "BYTEENA_REG_B" = "UNUSED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "INIT_FILE" = "E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/software/Data_Process/mem_init/qsys_system_RAM.hex"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "1024"
    Info (12134): Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info (12134): Parameter "INSTANCE_NAME" = "UNUSED"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "CLOCK_ENABLE_ECC_STATUS" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nnj3.tdf
    Info (12023): Found entity 1: altsyncram_nnj3 File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/altsyncram_nnj3.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_osa.tdf
    Info (12023): Found entity 1: decode_osa File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/decode_osa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/mux_lob.tdf Line: 22
Warning (12241): 219 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "PC2FPGA_UART_Test:bt_inst|txd_data[3]" merged with LATCH primitive "PC2FPGA_UART_Test:bt_inst|txd_data[1]" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 63
    Info (13026): Duplicate LATCH primitive "Oxygen:Oxygen|word_data[5]" merged with LATCH primitive "Oxygen:Oxygen|word_data[7]" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
    Info (13026): Duplicate LATCH primitive "Oxygen:Oxygen|word_data[4]" merged with LATCH primitive "Oxygen:Oxygen|word_data[7]" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
    Info (13026): Duplicate LATCH primitive "sensor:sensor|slave_high[5]" merged with LATCH primitive "sensor:sensor|slave_high[6]" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Info (13026): Duplicate LATCH primitive "sensor:sensor|memory_r[6]" merged with LATCH primitive "sensor:sensor|memory_w[6]" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Info (13026): Duplicate LATCH primitive "sensor:sensor|memory_w[3]" merged with LATCH primitive "sensor:sensor|memory_w[5]" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Info (13026): Duplicate LATCH primitive "sensor:sensor|memory_w[2]" merged with LATCH primitive "sensor:sensor|memory_w[5]" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Info (13026): Duplicate LATCH primitive "sensor:sensor|memory_r[5]" merged with LATCH primitive "sensor:sensor|memory_w[5]" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Info (13026): Duplicate LATCH primitive "sensor:sensor|memory_r[3]" merged with LATCH primitive "sensor:sensor|memory_w[5]" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Info (13026): Duplicate LATCH primitive "sensor:sensor|memory_r[2]" merged with LATCH primitive "sensor:sensor|memory_w[5]" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Info (13026): Duplicate LATCH primitive "sensor:sensor|memory_r[4]" merged with LATCH primitive "sensor:sensor|memory_w[4]" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Info (13026): Duplicate LATCH primitive "sensor:sensor|memory_r[1]" merged with LATCH primitive "sensor:sensor|memory_w[1]" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
Warning (13012): Latch data_hum_one has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 760
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[33] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v Line: 50
Warning (13012): Latch data_hum_ten has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 753
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[39] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v Line: 50
Warning (13012): Latch data_temp_one has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 746
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[17] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v Line: 50
Warning (13012): Latch data_temp_ten has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 739
    Warning (13013): Ports D and ENA on the latch are fed by the same signal DHT11_top:DHT11_inst|DHT11_opera:DHT11_opera_inst|get_data[23] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/DHT11/DHT11_opera.v Line: 50
Warning (13012): Latch data_oxy_one has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 732
    Warning (13013): Ports D and ENA on the latch are fed by the same signal qsys_system:u0|qsys_system_h2_one:oxy_one|data_out[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v Line: 58
Warning (13012): Latch data_oxy_ten has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 725
    Warning (13013): Ports D and ENA on the latch are fed by the same signal qsys_system:u0|qsys_system_h2_one:oxy_ten|data_out[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v Line: 58
Warning (13012): Latch data_harmful_one has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 718
    Warning (13013): Ports D and ENA on the latch are fed by the same signal qsys_system:u0|qsys_system_h2_one:harmful_one|data_out[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v Line: 58
Warning (13012): Latch data_harmful_ten has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 711
    Warning (13013): Ports D and ENA on the latch are fed by the same signal qsys_system:u0|qsys_system_h2_one:harmful_ten|data_out[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v Line: 58
Warning (13012): Latch data_natural_one has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 704
    Warning (13013): Ports D and ENA on the latch are fed by the same signal qsys_system:u0|qsys_system_h2_one:natural_one|data_out[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v Line: 58
Warning (13012): Latch data_natural_ten has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 697
    Warning (13013): Ports D and ENA on the latch are fed by the same signal qsys_system:u0|qsys_system_h2_one:natural_ten|data_out[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v Line: 58
Warning (13012): Latch data_liquefied_one has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 690
    Warning (13013): Ports D and ENA on the latch are fed by the same signal qsys_system:u0|qsys_system_h2_one:liquefied_one|data_out[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v Line: 58
Warning (13012): Latch data_liquefied_ten has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 683
    Warning (13013): Ports D and ENA on the latch are fed by the same signal qsys_system:u0|qsys_system_h2_one:liquefied_ten|data_out[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v Line: 58
Warning (13012): Latch data_h2_one has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 676
    Warning (13013): Ports D and ENA on the latch are fed by the same signal qsys_system:u0|qsys_system_h2_one:h2_one|data_out[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v Line: 58
Warning (13012): Latch data_h2_ten has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 669
    Warning (13013): Ports D and ENA on the latch are fed by the same signal qsys_system:u0|qsys_system_h2_one:h2_ten|data_out[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v Line: 58
Warning (13012): Latch data_heart_rate_one has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 662
    Warning (13013): Ports D and ENA on the latch are fed by the same signal qsys_system:u0|qsys_system_h2_one:heart_rate_one|data_out[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v Line: 58
Warning (13012): Latch data_heart_rate_ten has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 655
    Warning (13013): Ports D and ENA on the latch are fed by the same signal qsys_system:u0|qsys_system_h2_one:heart_rate_ten|data_out[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v Line: 58
Warning (13012): Latch data_heart_rate_hun has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 648
    Warning (13013): Ports D and ENA on the latch are fed by the same signal qsys_system:u0|qsys_system_h2_one:heart_rate_hun|data_out[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/db/ip/qsys_system/submodules/qsys_system_h2_one.v Line: 58
Warning (13012): Latch data_body_temp_dec_ten has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 641
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Body_temp_Process:Body_temp_Process|bintobcd:bintobcd_2|ten[2]~synth File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/bintobcd/bintobcd.v Line: 5
Warning (13012): Latch data_body_temp_int_one has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 634
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|dout[297] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 52
Warning (13012): Latch PC2FPGA_UART_Test:bt_inst|txd_data[0] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst|txd_cnt[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 50
Warning (13012): Latch PC2FPGA_UART_Test:bt_inst|txd_data[1] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst|txd_cnt[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 50
Warning (13012): Latch PC2FPGA_UART_Test:bt_inst|txd_data[4] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst|txd_cnt[4] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 50
Warning (13012): Latch PC2FPGA_UART_Test:bt_inst|txd_data[6] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC2FPGA_UART_Test:bt_inst|txd_cnt[4] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/uart_tx/uart_test.v Line: 50
Warning (13012): Latch rdaddress_chinese[13] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver|lcd_request_theme File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 100
Warning (13012): Latch rdaddress_chinese[0] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver|lcd_request_theme File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 100
Warning (13012): Latch rdaddress_chinese[1] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver|lcd_request_theme File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 100
Warning (13012): Latch rdaddress_chinese[2] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver|lcd_request_theme File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 100
Warning (13012): Latch rdaddress_chinese[3] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver|lcd_request_theme File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 100
Warning (13012): Latch rdaddress_chinese[4] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver|lcd_request_theme File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 100
Warning (13012): Latch rdaddress_chinese[5] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver|lcd_request_theme File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 100
Warning (13012): Latch rdaddress_chinese[6] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver|lcd_request_theme File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 100
Warning (13012): Latch rdaddress_chinese[7] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver|lcd_request_theme File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 100
Warning (13012): Latch rdaddress_chinese[8] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver|lcd_request_theme File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 100
Warning (13012): Latch rdaddress_chinese[9] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver|lcd_request_theme File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 100
Warning (13012): Latch rdaddress_chinese[10] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver|lcd_request_theme File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 100
Warning (13012): Latch rdaddress_chinese[11] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver|lcd_request_theme File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 100
Warning (13012): Latch rdaddress_chinese[12] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 545
    Warning (13013): Ports D and ENA on the latch are fed by the same signal LCD_Driver:LCD_Driver|lcd_request_theme File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/LCD_Driver/LCD_Driver.v Line: 100
Warning (13012): Latch sensor:sensor|key_data.10_5387 has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[6] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|key_data.01_5395 has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[6] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|slave_high[7] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[5] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|word_data[7] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[6] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch Oxygen:Oxygen|word_data[7] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen|num[2] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 75
Warning (13012): Latch sensor:sensor|word_data[6] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[6] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|slave_high[6] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[4] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|memory_w[6] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[6] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|word_data[5] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[6] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|memory_w[5] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[6] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|word_data[4] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[6] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|slave_high[4] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[5] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|memory_w[4] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[6] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch Oxygen:Oxygen|slave_addr[4] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen|num[2] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 75
Warning (13012): Latch sensor:sensor|slave_high[3] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[3] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|word_data[3] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[6] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|word_data[2] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[6] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|slave_high[2] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[5] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch Oxygen:Oxygen|word_data[2] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen|num[2] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 75
Warning (13012): Latch sensor:sensor|slave_high[1] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[5] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|memory_w[1] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[6] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|word_data[1] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[6] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch Oxygen:Oxygen|slave_addr[1] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen|num[1] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 75
Warning (13012): Latch Oxygen:Oxygen|word_data[1] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen|num[2] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 75
Warning (13012): Latch sensor:sensor|slave_high[0] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[0] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch sensor:sensor|word_data[0] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 596
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sensor:sensor|num[6] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/sensor/sensor.v Line: 112
Warning (13012): Latch Oxygen:Oxygen|slave_addr[0] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen|num[2] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 75
Warning (13012): Latch Oxygen:Oxygen|word_data[0] has unsafe behavior File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 320
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Oxygen:Oxygen|num[2] File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/Oxygen/Oxygen.v Line: 75
Info (13000): Registers with preset signals will power-up high File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/rtl/key_control/key_control.v Line: 54
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (14026): LATCH primitive "data_hum_ten" is permanently enabled File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 753
Warning (14026): LATCH primitive "data_temp_ten" is permanently enabled File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 739
Warning (14026): LATCH primitive "data_body_temp_dec_ten" is permanently enabled File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 641
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_addr[12]" is stuck at GND File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 16
    Warning (13410): Pin "lcd_pwm" is stuck at GND File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 28
    Warning (13410): Pin "lcd_reset" is stuck at GND File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 29
    Warning (13410): Pin "bz" is stuck at VCC File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 37
    Warning (13410): Pin "cmos_ctl1" is stuck at GND File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 51
    Warning (13410): Pin "cmos_ctl2" is stuck at GND File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 52
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 350 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Add58~4" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 754
    Info (17048): Logic cell "Add56~4" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 740
    Info (17048): Logic cell "Add42~2" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 642
    Info (17048): Logic cell "Add42~4" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 642
    Info (17048): Logic cell "Add42~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 642
    Info (17048): Logic cell "Add40~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 628
    Info (17048): Logic cell "Add34~0" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 567
    Info (17048): Logic cell "Add55~4" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 733
    Info (17048): Logic cell "Add55~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 733
    Info (17048): Logic cell "Add47~4" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 677
    Info (17048): Logic cell "Add47~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 677
    Info (17048): Logic cell "Add54~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 726
    Info (17048): Logic cell "Add46~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 670
    Info (17048): Logic cell "Add57~4" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 747
    Info (17048): Logic cell "Add57~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 747
    Info (17048): Logic cell "Add59~0" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 761
    Info (17048): Logic cell "Add59~2" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 761
    Info (17048): Logic cell "Add44~0" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 656
    Info (17048): Logic cell "Add44~2" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 656
    Info (17048): Logic cell "Add43~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 649
    Info (17048): Logic cell "Add53~0" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 719
    Info (17048): Logic cell "Add53~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 719
    Info (17048): Logic cell "Add52~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 712
    Info (17048): Logic cell "Add51~0" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 705
    Info (17048): Logic cell "Add51~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 705
    Info (17048): Logic cell "Add50~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 698
    Info (17048): Logic cell "Add49~0" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 691
    Info (17048): Logic cell "Add49~2" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 691
    Info (17048): Logic cell "Add41~0" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 635
    Info (17048): Logic cell "Add41~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 635
    Info (17048): Logic cell "Add48~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 684
    Info (17048): Logic cell "Add45~6" File: E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/FAMS.v Line: 663
Info (21057): Implemented 9611 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 54 input pins
    Info (21059): Implemented 74 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 9094 logic cells
    Info (21064): Implemented 368 RAM segments
    Info (21065): Implemented 1 PLLs
Info (144001): Generated suppressed messages file E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/output_files/FAMS.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 412 warnings
    Info: Peak virtual memory: 5095 megabytes
    Info: Processing ended: Wed Jun 12 09:48:55 2019
    Info: Elapsed time: 00:02:13
    Info: Total CPU time (on all processors): 00:02:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/2019GEDC/CODE_Project/Cyclone_IV/FAMS/output_files/FAMS.map.smsg.


