parent_name	,	V_10
of_clk_add_provider	,	F_15
CPG_PLLA_MULT_INDEX	,	F_11
mult	,	V_11
spin_lock_init	,	F_9
data	,	V_26
"z"	,	L_2
clk_num	,	V_27
"plla"	,	L_1
CPG_NUM_CLOCKS	,	V_24
mode	,	V_32
p_div	,	V_16
u32	,	T_2
lock	,	V_25
cpg	,	V_5
of_property_count_strings	,	F_6
"b"	,	L_7
cpg_mstp_add_clk_domain	,	F_16
clk	,	V_1
"out"	,	L_8
PTR_ERR	,	F_14
z_div	,	V_12
"s"	,	L_4
of_clk_get_parent_name	,	F_2
zs_and_s_div	,	V_14
of_property_read_string_index	,	F_12
"zs"	,	L_3
__func__	,	V_22
CPG_CLK_CONFIG_INDEX	,	F_10
name	,	V_9
pr_err	,	F_7
plla_mult	,	V_8
GFP_KERNEL	,	V_23
"clock-output-names"	,	L_9
clks	,	V_19
np	,	V_3
cpg_clk_config	,	V_6
z_mult	,	V_13
num_clks	,	V_21
device_node	,	V_2
"p"	,	L_6
kzalloc	,	F_8
"%s: failed to register %s %s clock (%ld)\n"	,	L_11
cpg_mode	,	V_29
clk_register_fixed_factor	,	F_4
"%s: failed to count clocks\n"	,	L_10
r8a7779_cpg	,	V_4
cpg_clk_configs	,	V_28
i	,	V_20
s1_div	,	V_15
r8a7779_cpg_clocks_init	,	F_5
EINVAL	,	V_18
"s1"	,	L_5
cpg_plla_mult	,	V_30
__init	,	T_1
r8a7779_clocks_init	,	F_17
b_and_out_div	,	V_17
of_clk_src_onecell_get	,	V_31
r8a7779_cpg_register_clock	,	F_1
of_clk_init	,	F_18
config	,	V_7
ERR_PTR	,	F_3
IS_ERR	,	F_13
