# Survery

* 2019 CUSR [Prefetch] [Evaluation of Hardware Data Prefetchers on Server Processors](https://dl.acm.org/doi/pdf/10.1145/3312740)
* 2016 CUSR [Prefetch] [A Survey of Recent Prefetching Techniques for Processor Caches](https://dl.acm.org/doi/pdf/10.1145/2907071)

# 2022

## ISCA 2022

* [Prefetch] [Register File Prefetching](https://dl.acm.org/doi/pdf/10.1145/3470496.3527398)
* [täkō: A Polymorphic Cache Hierarchy for General-Purpose Optimization of Data Movement](https://www.andrew.cmu.edu/user/bschwedo/papers/2022.isca.tako.pdf)

## MICRO 2022

* [Prefetch] [Page Size Aware Cache Prefetching](https://gvavou5.github.io/Documents/Vavouliotis_MICRO22.pdf)
* [Prefetch] [Berti: An Accurate Local-Delta Data Prefetcher](https://www.cse.iitb.ac.in/~biswa/MICRO22.pdf) 
* [Prefetch] [Merging Similar Patterns for Hardware Prefetching](https://ieeexplore.ieee.org/document/9923831/)

## ASPLOS 2022

* [Prefetch] [CRISP: Critical Slice Prefetching](https://people.ucsc.edu/~hlitz/papers/crisp.pdf)

## HPCA 2022

* [Reducing Load Latency with Cache Level Prediction](https://arxiv.org/pdf/2103.14808.pdf)
* [Replacement] [TCOR: A Tile Cache with Optimal Replacement](https://upcommons.upc.edu/bitstream/handle/2117/365470/TCOR__HPCA_2022___Camera_Ready_.pdf;jsessionid=34939B08839ADE0ED74406984F0A5D20?sequence=1)

# 2021

## ISCA 2021
* [Zero Inclusion Victim: Isolating Core Caches from Inclusive Last-Level Cache Evictions](https://www.cse.iitk.ac.in/users/mainakc/pub/isca2021.pdf)
* [Prefetch] [Exploiting Page Table Locality for Agile TLB Prefetching](https://gvavou5.github.io/Documents/Vavouliotis_ISCA21.pdf)
* [Prefetch] [A Cost-Effective Entangling Prefetcher for Instructions](https://webs.um.es/aros/papers/pdfs/aros-isca21.pdf)
* [Profiling, Replacement] [Ripple: Profile-Guided Instruction Cache Replacement for Data Center Applications](https://web.eecs.umich.edu/~barisk/public/ripple.pdf)

## MICRO 2021

* [Prefetch] [Morrigan: A Composite Instruction TLB Prefetcher](https://gvavou5.github.io/Documents/Vavouliotis_MICRO21.pdf)
* [Prefetch] [Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning](https://arxiv.org/pdf/2109.12021.pdf)
* [ITSLF: Inter-Thread Store-to-Load Forwarding in Simultaneous Multithreading](https://webs.um.es/aros/papers/pdfs/jfeliu-micro21.pdf)
* [Fat Loads: Exploiting Locality Amongst Contemporaneous Load Operations to Optimize Cache Accesses](https://dl.acm.org/doi/fullHtml/10.1145/3466752.3480104)
* [Criticality Driven Fetch](https://dl.acm.org/doi/pdf/10.1145/3466752.3480115)
* [Profiling] [TIP: Time-Proportional Instruction Profiling](https://folk.idi.ntnu.no/jahre/papers/tip-micro21-postprint.pdf)

## ASPLOS 2021

* [Compression] [BCD Deduplication: Effective Memory Compression Using Partial Cache-Line Deduplication](https://dl.acm.org/doi/10.1145/3445814.3446722)
* [Prefetch] [A Hierarchical Neural Model of Data Prefetching](https://www.cs.utexas.edu/~lin/papers/asplos21.pdf)

## HPCA 2021

* [Replacement] [Designing a Cost-Effective Cache ReplacementPolicy using Machine Learning](https://ieeexplore.ieee.org/document/9407137)
* [Replacement] [P-OPT: Practical Optimal Cache Replacement for Graph Analytics](https://brandonlucia.com/pubs/POPT_HPCA21_CameraReady.pdf)
* [Prefetch] [Prodigy: Improving the Memory Latency of Data-Indirect Irregular Workloads Using Hardware-Software Co-Design](http://tnm.engin.umich.edu/wp-content/uploads/sites/353/2021/01/2021.02.Prodigy_HPCA2021_Camera_Ready.pdf)
* [Stream Floating: Enabling Proactive and Decentralized Cache Optimizations](https://polyarch.cs.ucla.edu/papers/hpca2021-stream-floating.pdf)
* [Dead Page and Dead Block Predictors: Cleaning TLBs and Caches Together](https://www.csa.iisc.ac.in/~arkapravab/papers/hpca21_DOA.pdf)

# 2020

## ISCA 2020

* [Prefetch] [Divide and Conquer Frontend Bottleneck](https://cs.ipm.ac.ir/~plotfi/papers/sn4l_isca20.pdf)
* [Prefetch] [Bouquet of Instruction Pointers: Instruction Pointer Classifier-Based Spatial Hardware Prefetching](https://www.cse.iitk.ac.in/users/biswap/IPCP_ISCA20.pdf)

## MICRO 2020

* [Prefetch] [I-SPY: Context-Driven Conditional Instruction Prefetching with Coalescing](https://web.eecs.umich.edu/~barisk/public/ispy.pdf)
* [Prefetch] [RnR: A Software-Assisted Record-and-Replay Hardware Prefetcher](https://www.microarch.org/micro53/papers/738300a609.pdf)
* [Boosting Store Buffer Efficiency with Store-Prefetch Bursts](https://www.microarch.org/micro53/papers/738300a568.pdf)
* [Improving the Utilization of Micro-Operation Caches in x86 Processors](https://www.microarch.org/micro53/papers/738300a160.pdf)

## ASPLOS 2020

* [Prefetch] [Classifying Memory Access Patterns for Prefetching](https://people.ucsc.edu/~hlitz/papers/asplos2020.pdf)
* [Compression] [Thesaurus: Efficient Cache Compression via Dynamic Clustering](https://mieszko.ece.ubc.ca/thesaurus-asplos2020.pdf)

## HPCA 2020

# 2019

## ISCA 2019

* [Prefetch] [Perceptron-Based Prefetch Filtering](https://people.engr.tamu.edu/djimenez/pdfs/ppf_isca2019.pdf)
* [Prefetch] [Efficient Meta-Data Management for Irregular Data Prefetching](https://www.cs.utexas.edu/users/lin/papers/isca19.pdf)
* [Duality Caches for Data Parallel Acceleration](https://web.tecnico.ulisboa.pt/~joaomiguelvieira/public/PTDC/EEI-HAC/5215/2020/DF19a.pdf)
* [Filter Caching for Free: The Untapped Potential of the Store Buffer](http://uu.diva-portal.org/smash/get/diva2:1316126/FULLTEXT02.pdf)

## MICRO 2019

* [Replacement] [Applying Deep Learning to the Cache Replacement Problem](https://www.cs.utexas.edu/users/lin/papers/micro19c.pdf)
* [Compression] [Touche: Towards Ideal and Efficient Cache Compression by Mitigating Tag Area Overheads](https://arxiv.org/pdf/1909.00553.pdf)
* [Prefetch] [DSPatch: Dual Spatial Pattern Prefetcher](https://people.inf.ethz.ch/omutlu/pub/DSPatch_prefetcher_micro19.pdf)
* [Prefetch] [Temporal Prefetching Without the Off-Chip Metadata](https://www.cs.utexas.edu/users/lin/papers/micro19m.pdf)
* [Prefetch] [Prefetched Address Translation](https://homepages.inf.ed.ac.uk/bgrot/pubs/ASAP_MICRO19.pdf)

## ASPLOS 2019

* [Compression] [Compress Objects, Not Cache Lines: An Object-Based Compressed Memory Hierarch](https://people.csail.mit.edu/sanchez/papers/2019.zippads.asplos.pdf)

## HPCA 2019

* [Prefetch] [Bingo Spatial Data Prefetcher](https://cs.ipm.ac.ir/~plotfi/papers/bingo_hpca19.pdf)


# 2018

## ISCA 2018

* [Prefetch] [Division of Labor: A More Effective Approach to Prefetching](http://www2.ece.rochester.edu/~mihuang/PAPERS/isca18.pdf)
* [Prefetch] [Criticality Aware Tiered Cache Hierarchy: A fundamental relook at multi-level cache hierarchies](https://www.cse.iitk.ac.in/users/sidrai/papers/rai_isca18.pdf)
* [Prefetch] [Rethinking Belady's Algorithm to Accommodate Prefetching](https://www.cs.utexas.edu/~lin/papers/isca18.pdf)
* [Replacement] [Exploring Predictive Replacement Policies for Instruction Cache and Branch Target Buffer](https://par.nsf.gov/servlets/purl/10079352)
* [SEESAW: Using Superpages to Improve VIPT Caches](https://www.cs.yale.edu/homes/abhishek/mparasar-isca18.pdf)

## MICRO 2018

## ASPLOS 2018

* [Prefetch] [An Event-Triggered Programmable Prefetcher for Irregular Workloads](https://www.cl.cam.ac.uk/~sa614/papers/programmableprefetcher.pdf)
* [Prefetch] [Minnow: Lightweight Offload Engines for Worklist Management and Worklist-Directed Prefetching](https://dl.acm.org/doi/pdf/10.1145/3296957.3173197)

## HPCA 2018

* [Prefetch] [Domino Temporal Data Prefetcher](https://www.computer.org/csdl/proceedings-article/hpca/2018/365901a131/12OmNzXFoA6)
* [KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores](https://people.csail.mit.edu/sanchez/papers/2018.kpart.hpca.pdf)
* [SIPT: Speculatively Indexed, Physically Tagged Caches](https://lph.ece.utexas.edu/merez/uploads/MattanErez/sipt_hpca18.pdf)
* [Don't  Correct the Tags in a Cache, Just Check Their Hamming Distance from the Lookup Tag](https://www.semanticscholar.org/paper/Don%E2%80%99t-Correct-the-Tags-in-a-Cache%2C-Just-Check-Their-Gendler-Bramnik/7989ef776a642c7b8e68c857dc839e24d3416c87)

# 2005
## ISCA 2005

* [CMP Cache] [Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors](https://doi.org/10.1109/ISCA.2005.8)
* [Mapping, Replacement] [The V-Way Cache: Demand Based Associativity via Global Replacement](https://doi.org/10.1109/ISCA.2005.52)

# 2006
## ISCA 2006

* [Replacement] [A Case for MLP-Aware Cache Replacement](https://doi.org/10.1109/ISCA.2006.5)
* [CMP Cache] [Cooperative Caching for Chip Multiprocessors]https://doi.org/10.1109/ISCA.2006.17
* [Prefetch] [Spatial Memory Streaming](https://doi.org/10.1109/ISCA.2006.38)

## MICRO 2006

* [Prefetch] [Memory Prefetching Using Adaptive Stream Detection](https://doi.org/10.1109/MICRO.2006.32)
* [CMP Cache] [Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches](https://doi.org/10.1109/MICRO.2006.49)
* [CMP Cache] [Molecular Caches: A caching structure for dynamic creation of application-specific Heterogeneous cache regions](https://doi.org/10.1109/MICRO.2006.38)
* [CMP Cache] [ASR: Adaptive Selective Replication for CMP Caches](https://doi.org/10.1109/MICRO.2006.10)
* [CMP Cache] [Managing Distributed, Shared L2 Caches through OS-Level Page Allocation](https://doi.org/10.1109/MICRO.2006.31)

# 2007
## ISCA 2007

* [CMP Cache] [Comparing memory systems for chip multiprocessors](https://doi.org/10.1145/1250662.1250707)
* [Replacement] [Adaptive insertion policies for high performance caching](https://doi.org/10.1145/1250662.1250709)

## MICRO 2007

* [Replacement] [Scavenger: A New Last Level Cache Architecture with Global Block Priority](https://doi.org/10.1109/MICRO.2007.25)
* [Prefetch] [A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy](https://doi.org/10.1109/MICRO.2007.14)

# 2008
## MICRO 2008

* [Cache Modeling] [Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs](https://doi.org/10.1109/MICRO.2008.4771779)
* [Dead Block] [Cache bursts: A new approach for eliminating dead blocks and increasing cache efficiency](https://doi.org/10.1109/MICRO.2008.4771793)
* [Dead Block] [Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer](https://doi.org/10.1109/MICRO.2008.4771796)

# 2009
## ISCA 2009

* [CMP Cache] [Multi-execution: multicore caching for data-similar executions](https://doi.org/10.1145/1555754.1555777)
* [Replacement] [PIPP: promotion/insertion pseudo-partitioning of multi-core shared caches](https://doi.org/10.1145/1555754.1555778)
* [Cache Modeling] [ECMon: exposing cache events for monitoring](https://doi.org/10.1145/1555754.1555798)
* [Prefetch] [Stream chaining: exploiting multiple levels of correlation in data prefetching](https://doi.org/10.1145/1555754.1555767)
* [Prefetch] [Spatio-temporal memory streaming](https://doi.org/10.1145/1555754.1555766)

## MICRO 2009

* [Replacement] [Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches](https://doi.org/10.1145/1669112.1669164)
* [CMP Cache] [Optimizing shared cache behavior of chip multiprocessors](https://doi.org/10.1145/1669112.1669176)
* [CMP Cache] [SHARP control: controlled shared cache management in chip multiprocessors](https://doi.org/10.1145/1669112.1669177)
* [Mapping] [Adaptive line placement with the set balancing cache](https://doi.org/10.1145/1669112.1669178)
* [CMP Prefetch] [Coordinated control of multiple prefetchers in multi-core systems](https://doi.org/10.1145/1669112.1669154)

# 2010
## ISCA 2010

* [CMP Cache] [Shared caches in multicores: the good, the bad, and the ugly](https://doi.org/10.1145/1815961.1815990)
* [Replacement] [High performance cache replacement using re-reference interval prediction (RRIP)](https://doi.org/10.1145/1815961.1815971)

## MICRO 2010

* [Inclusion Policy] [Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies](https://doi.org/10.1109/MICRO.2010.52)
* [Dead Block] [https://doi.org/10.1109/MICRO.2010.24](https://doi.org/10.1109/MICRO.2010.24)
* [Mapping] [The ZCache: Decoupling Ways and Associativity](https://doi.org/10.1109/MICRO.2010.20)

# 2011

## ISCA 2011

* [Mapping] [Vantage: scalable and efficient fine-grain cache partitioning](https://doi.org/10.1145/2000064.2000073)
* [Replacement, Bypass] [Bypass and insertion algorithms for exclusive last-level caches](https://doi.org/10.1145/2000064.2000075)
* [CMP Prefetch] [Prefetch-aware shared resource management for multi-core systems](https://doi.org/10.1145/2000064.2000081)

## MICRO 2011

* [Replacement] [SHiP: signature-based hit predictor for high performance caching](https://doi.org/10.1145/2155620.2155671)
* [Replacement, Prefetch] [PACMan: prefetch-aware cache management for high performance caching](https://doi.org/10.1145/2155620.2155672)

# 2012
## ISCA 2012

* [Inclusion Policy] [FLEXclusion: Balancing cache capacity and on-chip bandwidth via Flexible Exclusion](https://doi.org/10.1109/ISCA.2012.6237028)


## MICRO 2012

* [Replacement] [Improving Cache Management Policies Using Dynamic Reuse Distances](https://ieeexplore.ieee.org/document/6493636)
* [Structure] [Amoeba-Cache: Adaptive Blocks for Eliminating Waste in the Memory Hierarchy](https://doi.org/10.1109/MICRO.2012.42)

# 2013
## MICRO 2013

* [Replacement] [Insertion and promotion for tree-based PseudoLRU last-level caches](https://doi.org/10.1145/2540708.2540733)
* [Mapping] [Imbalanced cache partitioning for balanced data-parallel programs](https://doi.org/10.1145/2540708.2540734)
* [Prefetch] [Linearizing irregular memory accesses for improved correlated prefetching](https://doi.org/10.1145/2540708.2540730)
* [Instruction Prefetch] [RDIP: return-address-stack directed instruction prefetching](https://doi.org/10.1145/2540708.2540731)
* [Instruction Prefetch] [SHIFT: shared history instruction fetch for lean-core server processors](https://doi.org/10.1145/2540708.2540732)

# 2014
## ISCA 2014
* [Structure] [Navigating the cache hierarchy with a single lookup](https://doi.org/10.1109/ISCA.2014.6853203)
* [Mapping] [Going vertical in memory management: Handling multiplicity by multi-policy](https://doi.org/10.1109/ISCA.2014.6853214)

## MICRO 2014

* [Mapping] [Futility Scaling: High-Associativity Cache Partitioning](https://doi.org/10.1109/MICRO.2014.46)
* [Prefetch] [BuMP: Bulk Memory Access Prediction and Streaming](https://doi.org/10.1109/MICRO.2014.44)
* [Prefetch] [Loop-Aware Memory Prefetching Using Code Block Working Sets](https://doi.org/10.1109/MICRO.2014.27)

# 2015
## ISCA 2015

* [AI Prefetch] [Semantic locality and context-based prefetching using reinforcement learning](https://doi.org/10.1145/2749469.2749473)

## MICRO 2015

* [Cache Modeling] [The application slowdown model: quantifying and controlling the impact of inter-application interference at shared caches and main memory](https://doi.org/10.1145/2830772.2830803)
* [Prefetch] [Efficiently prefetching complex address patterns] (https://doi.org/10.1145/2830772.2830793)
* [Prefetch] [Self-contained, accurate precomputation prefetching](https://doi.org/10.1145/2830772.2830816)
* [Prefetch] [IMP: indirect memory prefetcher](https://doi.org/10.1145/2830772.2830807)

# 2016
## ISCA 2016

* [Replacement] [Back to the Future: Leveraging Belady's Algorithm for Improved Cache Replacement](https://doi.org/10.1109/ISCA.2016.17)
* [Inclusion Policy] [LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches](https://doi.org/10.1109/ISCA.2016.19)

## MICRO 2016

* [Prefetch] [pTask: A smart prefetching scheme for OS intensive applications](https://doi.org/10.1109/MICRO.2016.7783706)
* [Prefetch] [Path confidence based lookahead prefetching](https://doi.org/10.1109/MICRO.2016.7783763)

# 2017
## ISCA 2017

* [Hierarchy] [Jenga: Software-Defined Cache Hierarchies](https://dl.acm.org/citation.cfm?id=3080214)

# 2018
## ISCA 2018

* [Prefetch] [Division of Labor: A More Effective Approach to Prefetching](https://doi.org/10.1109/ISCA.2018.00018)
* [Prefetch] [Criticality Aware Tiered Cache Hierarchy: A Fundamental Relook at Multi-Level Cache Hierarchies] (https://doi.org/10.1109/ISCA.2018.00019)
* [Replacement, Prefetch] [Rethinking Belady's Algorithm to Accommodate Prefetching](https://doi.org/10.1109/ISCA.2018.00020)
* [ICache Replacement] [Exploring Predictive Replacement Policies for Instruction Cache and Branch Target Buffer](https://doi.org/10.1109/ISCA.2018.00050)

# 2019
## MICRO 2019

* [Replacement] [Applying Deep Learning to the Cache Replacement Problem](https://doi.org/10.1145/3352460.3358319)
* [Prefetch] [DSPatch: Dual Spatial Pattern Prefetcher](https://doi.org/10.1145/3352460.3358325)
* [Prefetch] [Temporal Prefetching Without the Off-Chip Metadata](https://doi.org/10.1145/3352460.3358300)

# 2020
## MICRO 2020

* [Instruction Prefetch] [I-SPY: Context-Driven Conditional Instruction Prefetching with Coalescing](https://doi.org/10.1109/MICRO50266.2020.00024)
* [Prefetch] [RnR: A Software-Assisted Record-and-Replay Hardware Prefetcher](https://doi.org/10.1109/MICRO50266.2020.00057)

# 2021
## MICRO 2021

* [AI Prefetch] [Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning](https://doi.org/10.1145/3466752.3480114)

# 2022
## MICRO 2022

* [Prefetch] [Page Size Aware Cache Prefetching](https://doi.org/10.1109/MICRO56248.2022.00070)
* [Prefetch] [Berti: an Accurate Local-Delta Data Prefetcher](https://doi.org/10.1109/MICRO56248.2022.00072)
* [Prefetch] [Merging Similar Patterns for Hardware Prefetching](https://doi.org/10.1109/MICRO56248.2022.00071)
