fifo_generator_0.v,verilog,work,../../../../delay_line.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,
glbl.v,Verilog,work,glbl.v
