Active-HDL 15.0.261.9132 2024-08-19 11:49:06

Elaboration top modules:
Architecture                  tarea5(tarea5)


---------------------------------------------------------------------------------------------
Entity     | Architecture | Library | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------
tarea5     | tarea5       | Tarea5  |      | 15.0.261.9132 (Windows64) | -O3
FlipFlopJK | FlipFlopJK   | Tarea5  |      | 15.0.261.9132 (Windows64) | -O3
CompAND2   | CompAND2     | Tarea5  |      | 15.0.261.9132 (Windows64) | -O3
CompNOT1   | CompNOT1     | Tarea5  |      | 15.0.261.9132 (Windows64) | -O3
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
VHDL Package              | Library | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------
standard                  | std     |      |                           | <unavailable>
TEXTIO                    | std     |      | 15.0.261.9132 (Windows64) |  -2019
std_logic_1164            | ieee    |      | 15.0.261.9132 (Windows64) |  -2008
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
Library                   | Comment
---------------------------------------------------------------------------------------------
ieee                      | Standard IEEE packages library
std                       | Standard VHDL library
Tarea5                    | None
---------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+tarea5 tarea5 tarea5


The performance of simulation is reduced. Version Student Edition
