@manual{intel_sdm_vol3a,
  title = {Intel\textregistered{} 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide, Part 1},
  author = {{Intel Corporation}},
  year = {2024},
  url = {https://cdrdv2.intel.com/v1/dl/getContent/671190},
  note = {Sections 5.8.7 (SYSENTER/SYSEXIT), 6.12.1 (INT), 4.10.4.1 (CR3), 3.12 (INVLPG)}
}

@manual{amd_apm_vol2,
  title = {AMD64 Architecture Programmer's Manual Volume 2: System Programming},
  author = {{Advanced Micro Devices}},
  year = {2023},
  url = {https://www.scs.stanford.edu/05au-cs240c/lab/amd64/AMD64-2.pdf},
  note = {Sections 3.2 (SYSCALL/SYSRET), 3.1.1 (Privilege Levels)}
}

@manual{agner_fog_microarch,
  title = {The Microarchitecture of Intel, AMD and VIA CPUs: An Optimization Guide for Assembly Programmers and Compiler Makers},
  author = {Fog, Agner},
  year = {2024},
  url = {https://www.agner.org/optimize/microarchitecture.pdf},
  note = {Comprehensive microarchitectural details and optimization techniques}
}

@manual{agner_fog_instructions,
  title = {Instruction Tables: Lists of Instruction Latencies, Throughputs and Micro-operation Breakdowns},
  author = {Fog, Agner},
  year = {2024},
  url = {https://www.agner.org/optimize/instruction_tables.pdf},
  note = {Empirical cycle counts for x86/x86-64 instructions}
}

@misc{osdev_sysenter,
  title = {SYSENTER},
  author = {{OSDev Wiki}},
  year = {2024},
  url = {https://wiki.osdev.org/SYSENTER},
  note = {Operating system developer documentation on SYSENTER/SYSEXIT}
}

@misc{osdev_syscall,
  title = {SYSCALL},
  author = {{OSDev Wiki}},
  year = {2024},
  url = {https://wiki.osdev.org/SYSCALL},
  note = {Operating system developer documentation on SYSCALL/SYSRET}
}

@misc{minix_source,
  title = {MINIX 3.4.0-RC6 Source Code},
  author = {{MINIX 3 Project}},
  year = {2016},
  note = {Git commit d5e4fc0151be2113eea70db9459c5458310ac6c8},
  url = {https://github.com/minix3/minix}
}

@inproceedings{tanenbaum_minix3,
  title = {MINIX 3: A Reliable and Secure Operating System},
  author = {Tanenbaum, Andrew S. and Woodhull, Albert S.},
  booktitle = {Operating Systems: Design and Implementation},
  year = {2006},
  publisher = {Prentice Hall}
}

@article{intel_spectre_meltdown,
  title = {Speculative Execution Side Channel Mitigations},
  author = {{Intel Corporation}},
  journal = {Intel Security Advisory},
  year = {2018},
  url = {https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/technical-documentation/speculative-execution-side-channel-mitigations.html}
}

@article{amd_spectre_mitigation,
  title = {AMD64 Technology: Spectre Mitigation},
  author = {{Advanced Micro Devices}},
  year = {2018},
  url = {https://developer.amd.com/wp-content/resources/Managing-Speculation-on-AMD-Processors.pdf}
}

@inproceedings{soares_flexsc,
  title = {FlexSC: Flexible System Call Scheduling with Exception-Less System Calls},
  author = {Soares, Livio and Stumm, Michael},
  booktitle = {OSDI'10: Proceedings of the 9th USENIX Conference on Operating Systems Design and Implementation},
  year = {2010},
  pages = {33--46},
  publisher = {USENIX Association}
}

@article{baumann_barrelfish,
  title = {The Multikernel: A New OS Architecture for Scalable Multicore Systems},
  author = {Baumann, Andrew and Barham, Paul and Dagand, Pierre-Evariste and Harris, Tim and Isaacs, Rebecca and Peter, Simon and Roscoe, Timothy and Sch{\"u}pbach, Adrian and Singhania, Akhilesh},
  journal = {ACM SIGOPS Operating Systems Review},
  volume = {43},
  number = {4},
  pages = {29--44},
  year = {2009},
  publisher = {ACM}
}

@inproceedings{peter_arrakis,
  title = {Arrakis: The Operating System is the Control Plane},
  author = {Peter, Simon and Li, Jialin and Zhang, Irene and Ports, Dan R. K. and Woos, Doug and Krishnamurthy, Arvind and Anderson, Thomas and Roscoe, Timothy},
  booktitle = {OSDI'14: Proceedings of the 11th USENIX Symposium on Operating Systems Design and Implementation},
  year = {2014},
  pages = {1--16},
  publisher = {USENIX Association}
}
