<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="Conv_sysarr" language="c" vlnv="xilinx.com:hls:Conv_sysarr:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions=" -I /home/sumin/workspace/hls_test/Systolic_Array_PCNN_based" profileType="" interrupt="true" hwControlProtocol="ap_ctrl_chain">
    <ports>
      <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="8" portType="addressable" base="0x0"/>
      <port name="M_AXI_GMEM3" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="K" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="C" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="WH" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="WH_in" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="RS" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="L2_TILENUM_K" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="L2_TILENUM_C" addressQualifier="0" id="6" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="L2_TILENUM_W" addressQualifier="0" id="7" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="L2_TILENUM_H" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="L2_TILENUM_R" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="L2_TILENUM_S" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="K_L2" addressQualifier="0" id="11" port="S_AXI_CONTROL" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="C_L2" addressQualifier="0" id="12" port="S_AXI_CONTROL" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="W_L2" addressQualifier="0" id="13" port="S_AXI_CONTROL" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="H_L2" addressQualifier="0" id="14" port="S_AXI_CONTROL" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="W_in_L2" addressQualifier="0" id="15" port="S_AXI_CONTROL" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="H_in_L2" addressQualifier="0" id="16" port="S_AXI_CONTROL" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="R_L2" addressQualifier="0" id="17" port="S_AXI_CONTROL" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="S_L2" addressQualifier="0" id="18" port="S_AXI_CONTROL" size="0x4" offset="0xA0" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="L1_TILENUM_K" addressQualifier="0" id="19" port="S_AXI_CONTROL" size="0x4" offset="0xA8" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="L1_TILENUM_C" addressQualifier="0" id="20" port="S_AXI_CONTROL" size="0x4" offset="0xB0" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="L1_TILENUM_W" addressQualifier="0" id="21" port="S_AXI_CONTROL" size="0x4" offset="0xB8" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="L1_TILENUM_H" addressQualifier="0" id="22" port="S_AXI_CONTROL" size="0x4" offset="0xC0" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="L1_TILENUM_R" addressQualifier="0" id="23" port="S_AXI_CONTROL" size="0x4" offset="0xC8" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="L1_TILENUM_S" addressQualifier="0" id="24" port="S_AXI_CONTROL" size="0x4" offset="0xD0" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="K_L1" addressQualifier="0" id="25" port="S_AXI_CONTROL" size="0x4" offset="0xD8" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="C_L1" addressQualifier="0" id="26" port="S_AXI_CONTROL" size="0x4" offset="0xE0" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="W_L1" addressQualifier="0" id="27" port="S_AXI_CONTROL" size="0x4" offset="0xE8" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="H_L1" addressQualifier="0" id="28" port="S_AXI_CONTROL" size="0x4" offset="0xF0" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="W_in_L1" addressQualifier="0" id="29" port="S_AXI_CONTROL" size="0x4" offset="0xF8" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="H_in_L1" addressQualifier="0" id="30" port="S_AXI_CONTROL" size="0x4" offset="0x100" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="R_L1" addressQualifier="0" id="31" port="S_AXI_CONTROL" size="0x4" offset="0x108" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="S_L1" addressQualifier="0" id="32" port="S_AXI_CONTROL" size="0x4" offset="0x110" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="TILESIZE_W" addressQualifier="0" id="33" port="S_AXI_CONTROL" size="0x4" offset="0x118" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="TILESIZE_H" addressQualifier="0" id="34" port="S_AXI_CONTROL" size="0x4" offset="0x120" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="TILESIZE_R" addressQualifier="0" id="35" port="S_AXI_CONTROL" size="0x4" offset="0x128" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="TILESIZE_S" addressQualifier="0" id="36" port="S_AXI_CONTROL" size="0x4" offset="0x130" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="bias_in" addressQualifier="1" id="37" port="M_AXI_GMEM0" size="0x8" offset="0x138" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="weight_in" addressQualifier="1" id="38" port="M_AXI_GMEM1" size="0x8" offset="0x144" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="data_in" addressQualifier="1" id="39" port="M_AXI_GMEM2" size="0x8" offset="0x150" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="conv_out" addressQualifier="1" id="40" port="M_AXI_GMEM3" size="0x8" offset="0x15C" hostOffset="0x0" hostSize="0x8" type="void*"/>
      <arg name="AA" addressQualifier="0" id="41" port="S_AXI_CONTROL" size="0x4" offset="0x168" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
