// Seed: 706837898
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  assign module_1.id_2 = 0;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_9 = 32'd28
) (
    output tri0 id_0,
    output tri0 id_1,
    output uwire id_2
    , id_14,
    output wire id_3,
    input supply0 id_4,
    output wor id_5,
    input supply1 id_6,
    output wire id_7,
    output wand id_8,
    input wire _id_9,
    input tri0 id_10,
    output wand id_11,
    output tri1 id_12
);
  wire [1 : -1  *  id_9] id_15;
  nor primCall (id_8, id_14, id_10, id_15, id_6);
  module_0 modCall_1 (
      id_15,
      id_14,
      id_14,
      id_15,
      id_14
  );
endmodule
