Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sat Jun 30 19:52:04 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 18 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   Switch<0>_IBUF
   Switch<1>_IBUF
   Switch<2>_IBUF
   Switch<3>_IBUF
   Switch<4>_IBUF
   Switch<5>_IBUF
   Switch<6>_IBUF
   Switch<7>_IBUF
   register/Mram_regFile11_RAMD_D1_O
   register/Mram_regFile12_RAMD_D1_O
   register/Mram_regFile13_RAMD_D1_O
   register/Mram_regFile14_RAMD_D1_O
   register/Mram_regFile15_RAMD_D1_O
   register/Mram_regFile2_RAMD_D1_O
   register/Mram_regFile3_RAMD_D1_O
   register/Mram_regFile4_RAMD_D1_O
   register/Mram_regFile5_RAMD_D1_O
   register/Mram_regFile6_RAMD_D1_O


