Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue May 09 13:00:36 2017
| Host         : DESKTOP-V9D0PGF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controller_control_sets_placed.rpt
| Design       : controller
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+---------------+-------------------------+------------------+----------------+
|    Clock Signal    | Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------+---------------+-------------------------+------------------+----------------+
|  SnesB_reg_i_1_n_0 |               | SnesB0                  |                1 |              1 |
|  SnesA_reg_i_1_n_0 |               | SnesA0                  |                1 |              1 |
|  SnesL_reg_i_1_n_0 |               | SnesL0                  |                1 |              1 |
|  SnesR_reg_i_1_n_0 |               | SnesR0                  |                1 |              1 |
|  SnesX_reg_i_1_n_0 |               | SnesX0                  |                1 |              1 |
|  SnesY_reg_i_1_n_0 |               | SnesY0                  |                1 |              1 |
|  frame_clk_reg_n_0 |               |                         |                2 |              2 |
|  clk_IBUF_BUFG     |               |                         |                1 |              2 |
|  DataClk_OBUF      |               | data_counter[4]_i_1_n_0 |                1 |              5 |
|  clk_IBUF_BUFG     |               | frame_clk               |                5 |             19 |
+--------------------+---------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     2 |
| 5      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


