//Verilog code for T Flipflop
module tff(t,clk,q);
input t,clk;
output reg q;
initial q=0;
always @(posedge clk) begin
q = t^q;
end
endmodule

module tb;
reg t,clk;
wire q;
reg [4:0] dly;
integer i;
tff uut(t,clk,q);
initial begin
clk =1;
t=0;
$monitor($time," T=%b Q=%b ",t,q);
for(i =0; i <20; i=i+1) begin 
dly = $random;
#(dly) t = $random;
end

end
always #5 clk = ~clk;
endmodule
