<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><meta name="exporter-version" content="Evernote Mac 7.12 (457936)"/><meta name="altitude" content="164"/><meta name="author" content="chinibottle@gmail.com"/><meta name="created" content="2018-03-20 19:09:00 +0000"/><meta name="latitude" content="32.8429254800148"/><meta name="longitude" content="-96.78267785250429"/><meta name="source" content="desktop.mac"/><meta name="updated" content="2018-04-03 19:20:15 +0000"/><title>Lecture 15</title></head><body><div><ol start="1"><li>5-stage pipeline: everything is in order</li><ol><li>RAW hazards are solved with forwarding and stall cycles</li></ol><li>diversified pipeline: divide floating point and integer into two pipeline</li><li>different functions take different amounts of time: then one function for one pipeline</li><ol><li>problem: ID is a bottleneck because instructions can’t proceed if they depend on an instruction further in the pipeline and if the dependency can’t be handled with data forwarding, </li><ol><li>we as a compiler can reorder instructions to replace stalls</li><li>let computer dynamically reorder</li></ol></ol><li>Tomasulo’s Algorithm</li><ol><li>We need to worry about RAW, WAW, WAR</li><ol><li>we can rename registers but it’s not infinite</li></ol><li>Or we use reservation stations for register renaming</li><ol><li>break ID into two parts:</li><ol><li>Issue: Decode instructions and check for structure hazards and if possible, we place instruction in a reservation station</li><li>Read operands: We wait for operand values to be available and then we read them</li></ol></ol><li>Component/Field in reservation station</li><ol><li>Busy=&gt; is there an instruction in this RS that hasn’t completed execution yet?</li><li>Op=&gt; operation to perform for instruction</li><li>Qj and Qk=&gt;The RS that will produce the corresponding source operand</li><li>Vj and Vk=&gt; corresponding the values of the source operands</li><ol><li>This can be loaded directly from the register file</li><li>It can come from the common data bus(CDB) when the data in the RS indicated by Qj or Qk is placed on the bus</li></ol><li>A=&gt;used to stored the address for memory instructions</li><li>Qi is associated with the register file. This corresponds to the RS that will produce the data that will get stored in this register. If Qi=0, then the value in the register file is valid</li></ol><li>For lots of RAW</li><ol><li>Assumptions: </li><ol><li>only one instruction is issued to a RS per clock</li><li>instruction can start executing if operands a functional unit are available</li><li>once put in functional unit it takes x clock cycles to finish based on type of instructions</li><li>After this happens, data can be placed on CDBus and other RS can read it </li><li>An instruction that was this value can start executing if a functional unit is available</li></ol></ol></ol><li>Check print form for RS</li></ol><div><br/></div></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div><div><br/></div></body></html>