/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] _00_;
  wire [6:0] _01_;
  reg [8:0] _02_;
  reg [3:0] _03_;
  wire [9:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [20:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = !(celloutsig_1_1z[6] ? in_data[188] : celloutsig_1_0z);
  assign celloutsig_1_14z = ~celloutsig_1_13z;
  assign celloutsig_0_8z = celloutsig_0_5z[2] | ~(celloutsig_0_6z);
  assign celloutsig_0_2z = celloutsig_0_0z[2] | ~(in_data[23]);
  assign celloutsig_0_1z = celloutsig_0_0z[0] ^ in_data[72];
  assign celloutsig_0_0z = in_data[78:76] + in_data[87:85];
  assign celloutsig_0_4z = { in_data[18:14], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } + { in_data[45:31], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 9'h000;
    else _02_ <= celloutsig_1_8z[14:6];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_0_5z[3:2], celloutsig_0_1z, celloutsig_0_3z };
  reg [9:0] _14_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _14_ <= 10'h000;
    else _14_ <= { _03_[0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z };
  assign { _04_[9], _00_[6:2], _01_[2:0], _04_[0] } = _14_;
  assign celloutsig_1_9z = { celloutsig_1_8z[5:4], celloutsig_1_5z } & celloutsig_1_3z[2:0];
  assign celloutsig_0_5z = { celloutsig_0_4z[11:8], celloutsig_0_3z } & { in_data[49:46], celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_4z[20], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z } == { in_data[53:47], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z } < { in_data[168:166], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_6z[2:1], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z } < { celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_10z[5:0], celloutsig_1_9z } % { 1'h1, _02_[5], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_1_19z = in_data[173:171] % { 1'h1, _02_[7], celloutsig_1_14z };
  assign celloutsig_1_3z = { in_data[168:166], celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, in_data[127:124] };
  assign celloutsig_0_3z = { in_data[15:8], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } != { in_data[65:53], celloutsig_0_2z };
  assign celloutsig_0_32z = { in_data[40:38], celloutsig_0_31z } != celloutsig_0_4z[8:5];
  assign celloutsig_1_8z = - { in_data[162:147], celloutsig_1_7z };
  assign celloutsig_1_10z = - { celloutsig_1_6z[3:2], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_1z = - { in_data[118:113], celloutsig_1_0z };
  assign celloutsig_1_4z = | { in_data[143:130], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = | { celloutsig_1_3z[3:0], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_6z = | { in_data[84], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_7z = ~^ { in_data[189:187], celloutsig_1_0z };
  assign celloutsig_0_31z = ^ celloutsig_0_13z[6:3];
  assign celloutsig_1_0z = ^ in_data[150:144];
  assign celloutsig_1_6z = { celloutsig_1_3z[3:2], celloutsig_1_0z, celloutsig_1_4z } >> celloutsig_1_3z[4:1];
  assign celloutsig_0_13z = { in_data[72:62], celloutsig_0_3z, celloutsig_0_1z } << { _04_[9], _00_[6:2], _01_[2:0], celloutsig_0_0z, celloutsig_0_3z };
  assign _00_[1:0] = { celloutsig_0_2z, celloutsig_0_8z };
  assign _01_[6:3] = _00_[5:2];
  assign _04_[8:1] = { _00_[6:2], _01_[2:0] };
  assign { out_data[136:128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
