

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_VITIS_LOOP_69_1'
================================================================
* Date:           Sun Jun 16 06:02:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        digitrec_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.602 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_1  |        6|        6|         2|          2|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.69>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_1 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty"   --->   Operation 6 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_21"   --->   Operation 7 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_3 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_20"   --->   Operation 8 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln69 = store i2 0, i2 %i_2" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 9 'store' 'store_ln69' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i15"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i2 %i_2" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.62ns)   --->   "%icmp_ln69 = icmp_eq  i2 %i, i2 3" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 12 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.62ns)   --->   "%add_ln69 = add i2 %i, i2 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 13 'add' 'add_ln69' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc.i15.split, void %for.body8.i.preheader.exitStub" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 14 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.50ns)   --->   "%tmp = mux i4 @_ssdm_op_Mux.ap_auto.3i4.i2, i4 %tmp_3, i4 %tmp_2, i4 %tmp_1, i2 %i" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 15 'mux' 'tmp' <Predicate = (!icmp_ln69)> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %tmp" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 16 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%votes_addr = getelementptr i32 %votes, i64 0, i64 %zext_ln70" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 17 'getelementptr' 'votes_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.73ns)   --->   "%votes_load = load i4 %votes_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 18 'load' 'votes_load' <Predicate = (!icmp_ln69)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln69 = store i2 %add_ln69, i2 %i_2" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 19 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.46>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 20 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln69 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 22 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.73ns)   --->   "%votes_load = load i4 %votes_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 23 'load' 'votes_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 24 [1/1] (1.14ns)   --->   "%add_ln70 = add i32 %votes_load, i32 1" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 24 'add' 'add_ln70' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.73ns)   --->   "%store_ln70 = store i32 %add_ln70, i4 %votes_addr" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 25 'store' 'store_ln70' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc.i15" [benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111]   --->   Operation 26 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.692ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln69', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) of constant 0 on local variable 'i', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111 [9]  (0.460 ns)
	'load' operation 2 bit ('i', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) on local variable 'i', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:69->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111 [12]  (0.000 ns)
	'mux' operation 4 bit ('tmp', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) [20]  (0.502 ns)
	'getelementptr' operation 4 bit ('votes_addr', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) [22]  (0.000 ns)
	'load' operation 32 bit ('votes_load', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) on array 'votes' [23]  (0.730 ns)

 <State 2>: 2.602ns
The critical path consists of the following:
	'load' operation 32 bit ('votes_load', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) on array 'votes' [23]  (0.730 ns)
	'add' operation 32 bit ('add_ln70', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) [24]  (1.142 ns)
	'store' operation 0 bit ('store_ln70', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111) of variable 'add_ln70', benchmarks/rosetta/digit-recognition/src/digitrec.cpp:70->benchmarks/rosetta/digit-recognition/src/digitrec.cpp:111 on array 'votes' [25]  (0.730 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
