// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _network_HH_
#define _network_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "padding2d_fix16.h"
#include "padding2d_fix16_3.h"
#include "padding2d_fix16_1.h"
#include "padding2d_fix16_2.h"
#include "depthwise_conv2d_fix_1.h"
#include "depthwise_conv2d_fix_3.h"
#include "depthwise_conv2d_fix.h"
#include "depthwise_conv2d_fix_2.h"
#include "depthwise_conv2d_fix_4.h"
#include "pointwise_conv2d_fix_4.h"
#include "pointwise_conv2d_fix_2.h"
#include "pointwise_conv2d_fix_3.h"
#include "pointwise_conv2d_fix.h"
#include "max_pooling2d_fix16_1.h"
#include "max_pooling2d_fix16.h"
#include "pointwise_conv2d_fix_1.h"
#include "up_sampling2d_fix16.h"
#include "up_sampling2d_fix16_1.h"
#include "padding2d_fix16_4.h"
#include "network_mul_mul_16ns_16ns_32_1_1.h"
#include "network_Padding2D_0_array.h"
#include "network_SeparableConv2D_0_m_s.h"
#include "network_SeparableConv2D_0_ar.h"
#include "network_MaxPooling2D_0_array.h"
#include "network_Padding2D_1_array.h"
#include "network_SeparableConv2D_1_ar.h"
#include "network_MaxPooling2D_1_array.h"
#include "network_Padding2D_2_array.h"
#include "network_Padding2D_3_array.h"
#include "network_Padding2D_4_array.h"
#include "network_input_0_array_0.h"
#include "network_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct network : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<16> > input_data_TDATA;
    sc_in< sc_logic > input_data_TVALID;
    sc_out< sc_logic > input_data_TREADY;
    sc_in< sc_lv<2> > input_data_TKEEP;
    sc_in< sc_lv<2> > input_data_TSTRB;
    sc_in< sc_lv<1> > input_data_TUSER;
    sc_in< sc_lv<1> > input_data_TLAST;
    sc_in< sc_lv<1> > input_data_TID;
    sc_in< sc_lv<1> > input_data_TDEST;
    sc_out< sc_lv<16> > output_data_TDATA;
    sc_out< sc_logic > output_data_TVALID;
    sc_in< sc_logic > output_data_TREADY;
    sc_out< sc_lv<2> > output_data_TKEEP;
    sc_out< sc_lv<2> > output_data_TSTRB;
    sc_out< sc_lv<1> > output_data_TUSER;
    sc_out< sc_lv<1> > output_data_TLAST;
    sc_out< sc_lv<1> > output_data_TID;
    sc_out< sc_lv<1> > output_data_TDEST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    network(sc_module_name name);
    SC_HAS_PROCESS(network);

    ~network();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    network_Padding2D_0_array* Padding2D_0_array_U;
    network_SeparableConv2D_0_m_s* SeparableConv2D_0_m_s_U;
    network_SeparableConv2D_0_ar* SeparableConv2D_0_ar_U;
    network_MaxPooling2D_0_array* MaxPooling2D_0_array_U;
    network_Padding2D_1_array* Padding2D_1_array_U;
    network_MaxPooling2D_0_array* SeparableConv2D_1_m_s_U;
    network_SeparableConv2D_1_ar* SeparableConv2D_1_ar_U;
    network_MaxPooling2D_1_array* MaxPooling2D_1_array_U;
    network_Padding2D_2_array* Padding2D_2_array_U;
    network_MaxPooling2D_1_array* SeparableConv2D_2_m_s_U;
    network_MaxPooling2D_1_array* SeparableConv2D_2_ar_U;
    network_SeparableConv2D_1_ar* UpSampling2D_0_array_U;
    network_Padding2D_3_array* Padding2D_3_array_U;
    network_SeparableConv2D_1_ar* SeparableConv2D_3_m_s_U;
    network_MaxPooling2D_0_array* SeparableConv2D_3_ar_U;
    network_SeparableConv2D_0_ar* UpSampling2D_1_array_U;
    network_Padding2D_4_array* Padding2D_4_array_U;
    network_SeparableConv2D_0_ar* SeparableConv2D_4_m_s_U;
    network_SeparableConv2D_0_m_s* SeparableConv2D_4_ar_U;
    network_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* network_AXILiteS_s_axi_U;
    network_input_0_array_0* input_0_array_0_U;
    padding2d_fix16* grp_padding2d_fix16_fu_400;
    padding2d_fix16_3* grp_padding2d_fix16_3_fu_411;
    padding2d_fix16_1* grp_padding2d_fix16_1_fu_422;
    padding2d_fix16_2* grp_padding2d_fix16_2_fu_433;
    depthwise_conv2d_fix_1* grp_depthwise_conv2d_fix_1_fu_444;
    depthwise_conv2d_fix_3* grp_depthwise_conv2d_fix_3_fu_459;
    depthwise_conv2d_fix* grp_depthwise_conv2d_fix_fu_474;
    depthwise_conv2d_fix_2* grp_depthwise_conv2d_fix_2_fu_489;
    depthwise_conv2d_fix_4* grp_depthwise_conv2d_fix_4_fu_504;
    pointwise_conv2d_fix_4* grp_pointwise_conv2d_fix_4_fu_519;
    pointwise_conv2d_fix_2* grp_pointwise_conv2d_fix_2_fu_533;
    pointwise_conv2d_fix_3* grp_pointwise_conv2d_fix_3_fu_547;
    pointwise_conv2d_fix* grp_pointwise_conv2d_fix_fu_561;
    max_pooling2d_fix16_1* grp_max_pooling2d_fix16_1_fu_575;
    max_pooling2d_fix16* grp_max_pooling2d_fix16_fu_588;
    pointwise_conv2d_fix_1* grp_pointwise_conv2d_fix_1_fu_601;
    up_sampling2d_fix16* grp_up_sampling2d_fix16_fu_613;
    up_sampling2d_fix16_1* grp_up_sampling2d_fix16_1_fu_626;
    padding2d_fix16_4* grp_padding2d_fix16_4_fu_639;
    network_mul_mul_16ns_16ns_32_1_1<1,1,16,16,32>* network_mul_mul_16ns_16ns_32_1_1_U149;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<47> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<16> > input_data_V_data_V_0_data_out;
    sc_signal< sc_logic > input_data_V_data_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_data_V_0_vld_out;
    sc_signal< sc_logic > input_data_V_data_V_0_ack_in;
    sc_signal< sc_logic > input_data_V_data_V_0_ack_out;
    sc_signal< sc_lv<16> > input_data_V_data_V_0_payload_A;
    sc_signal< sc_lv<16> > input_data_V_data_V_0_payload_B;
    sc_signal< sc_logic > input_data_V_data_V_0_sel_rd;
    sc_signal< sc_logic > input_data_V_data_V_0_sel_wr;
    sc_signal< sc_logic > input_data_V_data_V_0_sel;
    sc_signal< sc_logic > input_data_V_data_V_0_load_A;
    sc_signal< sc_logic > input_data_V_data_V_0_load_B;
    sc_signal< sc_lv<2> > input_data_V_data_V_0_state;
    sc_signal< sc_logic > input_data_V_data_V_0_state_cmp_full;
    sc_signal< sc_logic > input_data_V_dest_V_0_vld_in;
    sc_signal< sc_logic > input_data_V_dest_V_0_ack_out;
    sc_signal< sc_lv<2> > input_data_V_dest_V_0_state;
    sc_signal< sc_lv<16> > output_data_V_data_V_1_data_out;
    sc_signal< sc_logic > output_data_V_data_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_data_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_data_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_data_V_1_ack_out;
    sc_signal< sc_lv<16> > output_data_V_data_V_1_payload_A;
    sc_signal< sc_lv<16> > output_data_V_data_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_data_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_data_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_data_V_1_sel;
    sc_signal< sc_logic > output_data_V_data_V_1_load_A;
    sc_signal< sc_logic > output_data_V_data_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_data_V_1_state;
    sc_signal< sc_logic > output_data_V_data_V_1_state_cmp_full;
    sc_signal< sc_lv<2> > output_data_V_keep_V_1_data_out;
    sc_signal< sc_logic > output_data_V_keep_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_keep_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_keep_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_keep_V_1_ack_out;
    sc_signal< sc_logic > output_data_V_keep_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_keep_V_1_sel;
    sc_signal< sc_lv<2> > output_data_V_keep_V_1_state;
    sc_signal< sc_lv<2> > output_data_V_strb_V_1_data_out;
    sc_signal< sc_logic > output_data_V_strb_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_strb_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_strb_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_strb_V_1_ack_out;
    sc_signal< sc_logic > output_data_V_strb_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_strb_V_1_sel;
    sc_signal< sc_lv<2> > output_data_V_strb_V_1_state;
    sc_signal< sc_lv<1> > output_data_V_user_V_1_data_out;
    sc_signal< sc_logic > output_data_V_user_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_user_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_user_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_user_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_V_user_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_V_user_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_user_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_user_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_user_V_1_sel;
    sc_signal< sc_logic > output_data_V_user_V_1_load_A;
    sc_signal< sc_logic > output_data_V_user_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_user_V_1_state;
    sc_signal< sc_logic > output_data_V_user_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_V_last_V_1_data_out;
    sc_signal< sc_logic > output_data_V_last_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_last_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_last_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > output_data_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > output_data_V_last_V_1_payload_B;
    sc_signal< sc_logic > output_data_V_last_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_last_V_1_sel_wr;
    sc_signal< sc_logic > output_data_V_last_V_1_sel;
    sc_signal< sc_logic > output_data_V_last_V_1_load_A;
    sc_signal< sc_logic > output_data_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > output_data_V_last_V_1_state;
    sc_signal< sc_logic > output_data_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > output_data_V_id_V_1_data_out;
    sc_signal< sc_logic > output_data_V_id_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_id_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_id_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_id_V_1_ack_out;
    sc_signal< sc_logic > output_data_V_id_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_id_V_1_sel;
    sc_signal< sc_lv<2> > output_data_V_id_V_1_state;
    sc_signal< sc_lv<1> > output_data_V_dest_V_1_data_out;
    sc_signal< sc_logic > output_data_V_dest_V_1_vld_in;
    sc_signal< sc_logic > output_data_V_dest_V_1_vld_out;
    sc_signal< sc_logic > output_data_V_dest_V_1_ack_in;
    sc_signal< sc_logic > output_data_V_dest_V_1_ack_out;
    sc_signal< sc_logic > output_data_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > output_data_V_dest_V_1_sel;
    sc_signal< sc_lv<2> > output_data_V_dest_V_1_state;
    sc_signal< sc_lv<10> > Padding2D_0_array_address0;
    sc_signal< sc_logic > Padding2D_0_array_ce0;
    sc_signal< sc_logic > Padding2D_0_array_we0;
    sc_signal< sc_lv<16> > Padding2D_0_array_q0;
    sc_signal< sc_lv<16> > Padding2D_0_depth;
    sc_signal< sc_lv<16> > Padding2D_0_height;
    sc_signal< sc_lv<16> > Padding2D_0_width;
    sc_signal< sc_lv<16> > SeparableConv2D_0_de;
    sc_signal< sc_lv<16> > SeparableConv2D_0_he;
    sc_signal< sc_lv<16> > SeparableConv2D_0_wi;
    sc_signal< sc_lv<10> > SeparableConv2D_0_m_s_address0;
    sc_signal< sc_logic > SeparableConv2D_0_m_s_ce0;
    sc_signal< sc_logic > SeparableConv2D_0_m_s_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_0_m_s_q0;
    sc_signal< sc_lv<14> > SeparableConv2D_0_ar_address0;
    sc_signal< sc_logic > SeparableConv2D_0_ar_ce0;
    sc_signal< sc_logic > SeparableConv2D_0_ar_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_0_ar_q0;
    sc_signal< sc_lv<16> > MaxPooling2D_0_depth;
    sc_signal< sc_lv<16> > MaxPooling2D_0_heigh;
    sc_signal< sc_lv<16> > MaxPooling2D_0_width;
    sc_signal< sc_lv<12> > MaxPooling2D_0_array_address0;
    sc_signal< sc_logic > MaxPooling2D_0_array_ce0;
    sc_signal< sc_logic > MaxPooling2D_0_array_we0;
    sc_signal< sc_lv<16> > MaxPooling2D_0_array_q0;
    sc_signal< sc_lv<12> > Padding2D_1_array_address0;
    sc_signal< sc_logic > Padding2D_1_array_ce0;
    sc_signal< sc_logic > Padding2D_1_array_we0;
    sc_signal< sc_lv<16> > Padding2D_1_array_q0;
    sc_signal< sc_lv<16> > Padding2D_1_depth;
    sc_signal< sc_lv<16> > Padding2D_1_height;
    sc_signal< sc_lv<16> > Padding2D_1_width;
    sc_signal< sc_lv<16> > SeparableConv2D_1_de;
    sc_signal< sc_lv<16> > SeparableConv2D_1_he;
    sc_signal< sc_lv<16> > SeparableConv2D_1_wi;
    sc_signal< sc_lv<12> > SeparableConv2D_1_m_s_address0;
    sc_signal< sc_logic > SeparableConv2D_1_m_s_ce0;
    sc_signal< sc_logic > SeparableConv2D_1_m_s_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_1_m_s_q0;
    sc_signal< sc_lv<11> > SeparableConv2D_1_ar_address0;
    sc_signal< sc_logic > SeparableConv2D_1_ar_ce0;
    sc_signal< sc_logic > SeparableConv2D_1_ar_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_1_ar_q0;
    sc_signal< sc_lv<16> > MaxPooling2D_1_depth;
    sc_signal< sc_lv<16> > MaxPooling2D_1_heigh;
    sc_signal< sc_lv<16> > MaxPooling2D_1_width;
    sc_signal< sc_lv<9> > MaxPooling2D_1_array_address0;
    sc_signal< sc_logic > MaxPooling2D_1_array_ce0;
    sc_signal< sc_logic > MaxPooling2D_1_array_we0;
    sc_signal< sc_lv<16> > MaxPooling2D_1_array_q0;
    sc_signal< sc_lv<10> > Padding2D_2_array_address0;
    sc_signal< sc_logic > Padding2D_2_array_ce0;
    sc_signal< sc_logic > Padding2D_2_array_we0;
    sc_signal< sc_lv<16> > Padding2D_2_array_q0;
    sc_signal< sc_lv<16> > Padding2D_2_depth;
    sc_signal< sc_lv<16> > Padding2D_2_height;
    sc_signal< sc_lv<16> > Padding2D_2_width;
    sc_signal< sc_lv<16> > SeparableConv2D_2_de;
    sc_signal< sc_lv<16> > SeparableConv2D_2_he;
    sc_signal< sc_lv<16> > SeparableConv2D_2_wi;
    sc_signal< sc_lv<9> > SeparableConv2D_2_m_s_address0;
    sc_signal< sc_logic > SeparableConv2D_2_m_s_ce0;
    sc_signal< sc_logic > SeparableConv2D_2_m_s_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_2_m_s_q0;
    sc_signal< sc_lv<9> > SeparableConv2D_2_ar_address0;
    sc_signal< sc_logic > SeparableConv2D_2_ar_ce0;
    sc_signal< sc_logic > SeparableConv2D_2_ar_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_2_ar_q0;
    sc_signal< sc_lv<16> > UpSampling2D_0_depth;
    sc_signal< sc_lv<16> > UpSampling2D_0_heigh;
    sc_signal< sc_lv<16> > UpSampling2D_0_width;
    sc_signal< sc_lv<11> > UpSampling2D_0_array_address0;
    sc_signal< sc_logic > UpSampling2D_0_array_ce0;
    sc_signal< sc_logic > UpSampling2D_0_array_we0;
    sc_signal< sc_lv<16> > UpSampling2D_0_array_q0;
    sc_signal< sc_lv<11> > Padding2D_3_array_address0;
    sc_signal< sc_logic > Padding2D_3_array_ce0;
    sc_signal< sc_logic > Padding2D_3_array_we0;
    sc_signal< sc_lv<16> > Padding2D_3_array_q0;
    sc_signal< sc_lv<16> > Padding2D_3_depth;
    sc_signal< sc_lv<16> > Padding2D_3_height;
    sc_signal< sc_lv<16> > Padding2D_3_width;
    sc_signal< sc_lv<16> > SeparableConv2D_3_de;
    sc_signal< sc_lv<16> > SeparableConv2D_3_he;
    sc_signal< sc_lv<16> > SeparableConv2D_3_wi;
    sc_signal< sc_lv<11> > SeparableConv2D_3_m_s_address0;
    sc_signal< sc_logic > SeparableConv2D_3_m_s_ce0;
    sc_signal< sc_logic > SeparableConv2D_3_m_s_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_3_m_s_q0;
    sc_signal< sc_lv<12> > SeparableConv2D_3_ar_address0;
    sc_signal< sc_logic > SeparableConv2D_3_ar_ce0;
    sc_signal< sc_logic > SeparableConv2D_3_ar_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_3_ar_q0;
    sc_signal< sc_lv<16> > UpSampling2D_1_depth;
    sc_signal< sc_lv<16> > UpSampling2D_1_heigh;
    sc_signal< sc_lv<16> > UpSampling2D_1_width;
    sc_signal< sc_lv<14> > UpSampling2D_1_array_address0;
    sc_signal< sc_logic > UpSampling2D_1_array_ce0;
    sc_signal< sc_logic > UpSampling2D_1_array_we0;
    sc_signal< sc_lv<16> > UpSampling2D_1_array_q0;
    sc_signal< sc_lv<14> > Padding2D_4_array_address0;
    sc_signal< sc_logic > Padding2D_4_array_ce0;
    sc_signal< sc_logic > Padding2D_4_array_we0;
    sc_signal< sc_lv<16> > Padding2D_4_array_q0;
    sc_signal< sc_lv<16> > Padding2D_4_depth;
    sc_signal< sc_lv<16> > Padding2D_4_height;
    sc_signal< sc_lv<16> > Padding2D_4_width;
    sc_signal< sc_lv<16> > SeparableConv2D_4_de;
    sc_signal< sc_lv<16> > SeparableConv2D_4_he;
    sc_signal< sc_lv<16> > SeparableConv2D_4_wi;
    sc_signal< sc_lv<14> > SeparableConv2D_4_m_s_address0;
    sc_signal< sc_logic > SeparableConv2D_4_m_s_ce0;
    sc_signal< sc_logic > SeparableConv2D_4_m_s_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_4_m_s_q0;
    sc_signal< sc_lv<10> > SeparableConv2D_4_ar_address0;
    sc_signal< sc_logic > SeparableConv2D_4_ar_ce0;
    sc_signal< sc_logic > SeparableConv2D_4_ar_we0;
    sc_signal< sc_lv<16> > SeparableConv2D_4_ar_q0;
    sc_signal< sc_logic > input_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > exitcond_fu_956_p2;
    sc_signal< sc_logic > output_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<16> > reg_781;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<16> > reg_788;
    sc_signal< sc_lv<16> > reg_795;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<16> > reg_801;
    sc_signal< sc_lv<16> > reg_807;
    sc_signal< sc_lv<16> > reg_813;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<16> > reg_820;
    sc_signal< sc_lv<16> > reg_827;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<16> > reg_833;
    sc_signal< sc_lv<16> > reg_839;
    sc_signal< sc_lv<16> > reg_845;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<16> > reg_852;
    sc_signal< sc_lv<16> > reg_859;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<16> > reg_865;
    sc_signal< sc_lv<16> > reg_871;
    sc_signal< sc_lv<16> > reg_877;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<16> > reg_884;
    sc_signal< sc_lv<16> > reg_891;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<16> > reg_897;
    sc_signal< sc_lv<16> > reg_903;
    sc_signal< sc_lv<5> > height_2_fu_915_p2;
    sc_signal< sc_lv<5> > height_2_reg_1267;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > tmp_7_fu_945_p2;
    sc_signal< sc_lv<11> > tmp_7_reg_1272;
    sc_signal< sc_lv<1> > exitcond3_fu_909_p2;
    sc_signal< sc_lv<5> > width_1_fu_962_p2;
    sc_signal< bool > ap_block_state3;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<32> > depth_fu_1092_p2;
    sc_signal< sc_lv<32> > depth_reg_1412;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<38> > tmp_10_fu_1122_p2;
    sc_signal< sc_lv<38> > tmp_10_reg_1417;
    sc_signal< sc_lv<1> > tmp_70_fu_1086_p2;
    sc_signal< sc_lv<32> > height_3_fu_1138_p2;
    sc_signal< sc_lv<32> > height_3_reg_1425;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<11> > tmp_15_fu_1177_p2;
    sc_signal< sc_lv<11> > tmp_15_reg_1430;
    sc_signal< sc_lv<1> > tmp_72_fu_1132_p2;
    sc_signal< sc_lv<32> > width_2_fu_1193_p2;
    sc_signal< sc_lv<32> > width_2_reg_1438;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_lv<32> > tmp_fu_1258_p2;
    sc_signal< sc_lv<32> > tmp_reg_1443;
    sc_signal< sc_lv<1> > tmp_74_fu_1187_p2;
    sc_signal< sc_lv<11> > tmp_16_fu_1207_p2;
    sc_signal< sc_lv<11> > tmp_16_reg_1448;
    sc_signal< sc_lv<32> > tmp_77_fu_1216_p2;
    sc_signal< sc_lv<32> > tmp_77_reg_1453;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<1> > tmp_user_V_fu_1228_p2;
    sc_signal< sc_lv<1> > tmp_last_V_fu_1240_p2;
    sc_signal< sc_lv<10> > input_0_array_0_address0;
    sc_signal< sc_logic > input_0_array_0_ce0;
    sc_signal< sc_logic > input_0_array_0_we0;
    sc_signal< sc_lv<16> > input_0_array_0_q0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_400_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_400_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_400_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_400_ap_ready;
    sc_signal< sc_lv<14> > grp_padding2d_fix16_fu_400_input_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_400_input_r_ce0;
    sc_signal< sc_lv<14> > grp_padding2d_fix16_fu_400_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_400_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_400_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_fu_400_output_r_d0;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_411_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_411_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_411_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_411_ap_ready;
    sc_signal< sc_lv<12> > grp_padding2d_fix16_3_fu_411_input_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_411_input_r_ce0;
    sc_signal< sc_lv<12> > grp_padding2d_fix16_3_fu_411_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_411_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_411_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_3_fu_411_output_r_d0;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_422_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_422_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_422_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_422_ap_ready;
    sc_signal< sc_lv<11> > grp_padding2d_fix16_1_fu_422_input_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_422_input_r_ce0;
    sc_signal< sc_lv<11> > grp_padding2d_fix16_1_fu_422_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_422_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_422_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_1_fu_422_output_r_d0;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_433_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_433_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_433_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_433_ap_ready;
    sc_signal< sc_lv<9> > grp_padding2d_fix16_2_fu_433_input_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_433_input_r_ce0;
    sc_signal< sc_lv<10> > grp_padding2d_fix16_2_fu_433_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_433_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_433_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_2_fu_433_output_r_d0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_444_ap_start;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_444_ap_done;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_444_ap_idle;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_444_ap_ready;
    sc_signal< sc_lv<14> > grp_depthwise_conv2d_fix_1_fu_444_output_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_444_output_r_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_444_output_r_we0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_1_fu_444_output_r_d0;
    sc_signal< sc_lv<14> > grp_depthwise_conv2d_fix_1_fu_444_Padding2D_4_array_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_444_Padding2D_4_array_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_459_ap_start;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_459_ap_done;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_459_ap_idle;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_459_ap_ready;
    sc_signal< sc_lv<12> > grp_depthwise_conv2d_fix_3_fu_459_output_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_459_output_r_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_459_output_r_we0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_3_fu_459_output_r_d0;
    sc_signal< sc_lv<12> > grp_depthwise_conv2d_fix_3_fu_459_Padding2D_1_array_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_459_Padding2D_1_array_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_474_ap_start;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_474_ap_done;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_474_ap_idle;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_474_ap_ready;
    sc_signal< sc_lv<11> > grp_depthwise_conv2d_fix_fu_474_SeparableConv2D_3_m_s_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_474_SeparableConv2D_3_m_s_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_474_SeparableConv2D_3_m_s_we0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_fu_474_SeparableConv2D_3_m_s_d0;
    sc_signal< sc_lv<11> > grp_depthwise_conv2d_fix_fu_474_Padding2D_3_array_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_474_Padding2D_3_array_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_489_ap_start;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_489_ap_done;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_489_ap_idle;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_489_ap_ready;
    sc_signal< sc_lv<9> > grp_depthwise_conv2d_fix_2_fu_489_SeparableConv2D_2_m_s_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_489_SeparableConv2D_2_m_s_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_489_SeparableConv2D_2_m_s_we0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_2_fu_489_SeparableConv2D_2_m_s_d0;
    sc_signal< sc_lv<10> > grp_depthwise_conv2d_fix_2_fu_489_Padding2D_2_array_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_489_Padding2D_2_array_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_504_ap_start;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_504_ap_done;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_504_ap_idle;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_504_ap_ready;
    sc_signal< sc_lv<10> > grp_depthwise_conv2d_fix_4_fu_504_output_r_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_504_output_r_ce0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_504_output_r_we0;
    sc_signal< sc_lv<16> > grp_depthwise_conv2d_fix_4_fu_504_output_r_d0;
    sc_signal< sc_lv<10> > grp_depthwise_conv2d_fix_4_fu_504_Padding2D_0_array_address0;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_504_Padding2D_0_array_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_519_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_519_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_519_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_519_ap_ready;
    sc_signal< sc_lv<14> > grp_pointwise_conv2d_fix_4_fu_519_output_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_519_output_r_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_519_output_r_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_4_fu_519_output_r_d0;
    sc_signal< sc_lv<10> > grp_pointwise_conv2d_fix_4_fu_519_SeparableConv2D_0_m_s_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_519_SeparableConv2D_0_m_s_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_533_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_533_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_533_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_533_ap_ready;
    sc_signal< sc_lv<11> > grp_pointwise_conv2d_fix_2_fu_533_input_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_533_input_r_ce0;
    sc_signal< sc_lv<12> > grp_pointwise_conv2d_fix_2_fu_533_output_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_533_output_r_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_533_output_r_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_2_fu_533_output_r_d0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_547_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_547_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_547_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_547_ap_ready;
    sc_signal< sc_lv<11> > grp_pointwise_conv2d_fix_3_fu_547_SeparableConv2D_1_ar_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_547_SeparableConv2D_1_ar_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_547_SeparableConv2D_1_ar_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_3_fu_547_SeparableConv2D_1_ar_d0;
    sc_signal< sc_lv<12> > grp_pointwise_conv2d_fix_3_fu_547_SeparableConv2D_1_m_s_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_547_SeparableConv2D_1_m_s_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_561_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_561_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_561_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_561_ap_ready;
    sc_signal< sc_lv<9> > grp_pointwise_conv2d_fix_fu_561_input_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_561_input_r_ce0;
    sc_signal< sc_lv<9> > grp_pointwise_conv2d_fix_fu_561_output_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_561_output_r_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_561_output_r_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_fu_561_output_r_d0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_575_ap_start;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_575_ap_done;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_575_ap_idle;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_575_ap_ready;
    sc_signal< sc_lv<14> > grp_max_pooling2d_fix16_1_fu_575_SeparableConv2D_0_ar_address0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_575_SeparableConv2D_0_ar_ce0;
    sc_signal< sc_lv<12> > grp_max_pooling2d_fix16_1_fu_575_MaxPooling2D_0_array_address0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_575_MaxPooling2D_0_array_ce0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_575_MaxPooling2D_0_array_we0;
    sc_signal< sc_lv<16> > grp_max_pooling2d_fix16_1_fu_575_MaxPooling2D_0_array_d0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_588_ap_start;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_588_ap_done;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_588_ap_idle;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_588_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pooling2d_fix16_fu_588_input_r_address0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_588_input_r_ce0;
    sc_signal< sc_lv<9> > grp_max_pooling2d_fix16_fu_588_MaxPooling2D_1_array_address0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_588_MaxPooling2D_1_array_ce0;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_588_MaxPooling2D_1_array_we0;
    sc_signal< sc_lv<16> > grp_max_pooling2d_fix16_fu_588_MaxPooling2D_1_array_d0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_601_ap_start;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_601_ap_done;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_601_ap_idle;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_601_ap_ready;
    sc_signal< sc_lv<10> > grp_pointwise_conv2d_fix_1_fu_601_output_r_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_601_output_r_ce0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_601_output_r_we0;
    sc_signal< sc_lv<16> > grp_pointwise_conv2d_fix_1_fu_601_output_r_d0;
    sc_signal< sc_lv<14> > grp_pointwise_conv2d_fix_1_fu_601_SeparableConv2D_4_m_s_address0;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_601_SeparableConv2D_4_m_s_ce0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_613_ap_start;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_613_ap_done;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_613_ap_idle;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_613_ap_ready;
    sc_signal< sc_lv<12> > grp_up_sampling2d_fix16_fu_613_SeparableConv2D_3_ar_address0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_613_SeparableConv2D_3_ar_ce0;
    sc_signal< sc_lv<14> > grp_up_sampling2d_fix16_fu_613_UpSampling2D_1_array_address0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_613_UpSampling2D_1_array_ce0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_613_UpSampling2D_1_array_we0;
    sc_signal< sc_lv<16> > grp_up_sampling2d_fix16_fu_613_UpSampling2D_1_array_d0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_626_ap_start;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_626_ap_done;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_626_ap_idle;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_626_ap_ready;
    sc_signal< sc_lv<9> > grp_up_sampling2d_fix16_1_fu_626_SeparableConv2D_2_ar_address0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_626_SeparableConv2D_2_ar_ce0;
    sc_signal< sc_lv<11> > grp_up_sampling2d_fix16_1_fu_626_UpSampling2D_0_array_address0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_626_UpSampling2D_0_array_ce0;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_626_UpSampling2D_0_array_we0;
    sc_signal< sc_lv<16> > grp_up_sampling2d_fix16_1_fu_626_UpSampling2D_0_array_d0;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_639_ap_start;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_639_ap_done;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_639_ap_idle;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_639_ap_ready;
    sc_signal< sc_lv<10> > grp_padding2d_fix16_4_fu_639_input_0_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_639_input_0_ce0;
    sc_signal< sc_lv<10> > grp_padding2d_fix16_4_fu_639_output_r_address0;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_639_output_r_ce0;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_639_output_r_we0;
    sc_signal< sc_lv<16> > grp_padding2d_fix16_4_fu_639_output_r_d0;
    sc_signal< sc_lv<5> > height_reg_345;
    sc_signal< sc_lv<5> > width_reg_356;
    sc_signal< sc_lv<32> > depth1_reg_367;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<32> > height2_reg_378;
    sc_signal< sc_lv<32> > width3_reg_389;
    sc_signal< sc_logic > grp_padding2d_fix16_fu_400_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > grp_padding2d_fix16_3_fu_411_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_padding2d_fix16_1_fu_422_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > grp_padding2d_fix16_2_fu_433_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_1_fu_444_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state38;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_3_fu_459_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_fu_474_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_2_fu_489_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > grp_depthwise_conv2d_fix_4_fu_504_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_4_fu_519_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_2_fu_533_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_3_fu_547_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_fu_561_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_1_fu_575_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_max_pooling2d_fix16_fu_588_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_logic > grp_pointwise_conv2d_fix_1_fu_601_ap_start_reg;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_fu_613_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > grp_up_sampling2d_fix16_1_fu_626_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_logic > grp_padding2d_fix16_4_fu_639_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > tmp_11_cast_fu_982_p1;
    sc_signal< sc_lv<64> > tmp_16_cast_fu_1221_p1;
    sc_signal< sc_lv<32> > i_fu_268;
    sc_signal< sc_lv<32> > i_3_fu_1247_p2;
    sc_signal< sc_lv<10> > tmp_5_fu_921_p3;
    sc_signal< sc_lv<7> > tmp_6_fu_933_p3;
    sc_signal< sc_lv<11> > p_shl_cast_fu_929_p1;
    sc_signal< sc_lv<11> > p_shl1_cast_fu_941_p1;
    sc_signal< sc_lv<11> > tmp_71_cast_fu_973_p1;
    sc_signal< sc_lv<11> > tmp_11_fu_977_p2;
    sc_signal< sc_lv<32> > tmp_s_fu_1082_p1;
    sc_signal< sc_lv<37> > tmp_8_fu_1098_p3;
    sc_signal< sc_lv<34> > tmp_9_fu_1110_p3;
    sc_signal< sc_lv<38> > p_shl2_cast_fu_1106_p1;
    sc_signal< sc_lv<38> > p_shl3_cast_fu_1118_p1;
    sc_signal< sc_lv<32> > tmp_71_fu_1128_p1;
    sc_signal< sc_lv<38> > tmp_74_cast_fu_1144_p1;
    sc_signal< sc_lv<38> > tmp_12_fu_1148_p2;
    sc_signal< sc_lv<6> > tmp_17_fu_1153_p1;
    sc_signal< sc_lv<9> > tmp_18_fu_1165_p1;
    sc_signal< sc_lv<11> > p_shl4_cast_fu_1157_p3;
    sc_signal< sc_lv<11> > p_shl5_cast_fu_1169_p3;
    sc_signal< sc_lv<32> > tmp_73_fu_1183_p1;
    sc_signal< sc_lv<11> > tmp_19_fu_1203_p1;
    sc_signal< sc_lv<16> > tmp_77_fu_1216_p0;
    sc_signal< sc_lv<32> > tmp_78_fu_1235_p2;
    sc_signal< sc_lv<16> > tmp_fu_1258_p0;
    sc_signal< sc_lv<16> > tmp_fu_1258_p1;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< bool > ap_block_state47;
    sc_signal< sc_lv<47> > ap_NS_fsm;
    sc_signal< sc_lv<32> > tmp_77_fu_1216_p00;
    sc_signal< sc_lv<32> > tmp_fu_1258_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<47> ap_ST_fsm_state1;
    static const sc_lv<47> ap_ST_fsm_state2;
    static const sc_lv<47> ap_ST_fsm_state3;
    static const sc_lv<47> ap_ST_fsm_state4;
    static const sc_lv<47> ap_ST_fsm_state5;
    static const sc_lv<47> ap_ST_fsm_state6;
    static const sc_lv<47> ap_ST_fsm_state7;
    static const sc_lv<47> ap_ST_fsm_state8;
    static const sc_lv<47> ap_ST_fsm_state9;
    static const sc_lv<47> ap_ST_fsm_state10;
    static const sc_lv<47> ap_ST_fsm_state11;
    static const sc_lv<47> ap_ST_fsm_state12;
    static const sc_lv<47> ap_ST_fsm_state13;
    static const sc_lv<47> ap_ST_fsm_state14;
    static const sc_lv<47> ap_ST_fsm_state15;
    static const sc_lv<47> ap_ST_fsm_state16;
    static const sc_lv<47> ap_ST_fsm_state17;
    static const sc_lv<47> ap_ST_fsm_state18;
    static const sc_lv<47> ap_ST_fsm_state19;
    static const sc_lv<47> ap_ST_fsm_state20;
    static const sc_lv<47> ap_ST_fsm_state21;
    static const sc_lv<47> ap_ST_fsm_state22;
    static const sc_lv<47> ap_ST_fsm_state23;
    static const sc_lv<47> ap_ST_fsm_state24;
    static const sc_lv<47> ap_ST_fsm_state25;
    static const sc_lv<47> ap_ST_fsm_state26;
    static const sc_lv<47> ap_ST_fsm_state27;
    static const sc_lv<47> ap_ST_fsm_state28;
    static const sc_lv<47> ap_ST_fsm_state29;
    static const sc_lv<47> ap_ST_fsm_state30;
    static const sc_lv<47> ap_ST_fsm_state31;
    static const sc_lv<47> ap_ST_fsm_state32;
    static const sc_lv<47> ap_ST_fsm_state33;
    static const sc_lv<47> ap_ST_fsm_state34;
    static const sc_lv<47> ap_ST_fsm_state35;
    static const sc_lv<47> ap_ST_fsm_state36;
    static const sc_lv<47> ap_ST_fsm_state37;
    static const sc_lv<47> ap_ST_fsm_state38;
    static const sc_lv<47> ap_ST_fsm_state39;
    static const sc_lv<47> ap_ST_fsm_state40;
    static const sc_lv<47> ap_ST_fsm_state41;
    static const sc_lv<47> ap_ST_fsm_state42;
    static const sc_lv<47> ap_ST_fsm_state43;
    static const sc_lv<47> ap_ST_fsm_state44;
    static const sc_lv<47> ap_ST_fsm_state45;
    static const sc_lv<47> ap_ST_fsm_state46;
    static const sc_lv<47> ap_ST_fsm_state47;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_2E;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_MaxPooling2D_0_array_address0();
    void thread_MaxPooling2D_0_array_ce0();
    void thread_MaxPooling2D_0_array_we0();
    void thread_MaxPooling2D_1_array_address0();
    void thread_MaxPooling2D_1_array_ce0();
    void thread_MaxPooling2D_1_array_we0();
    void thread_Padding2D_0_array_address0();
    void thread_Padding2D_0_array_ce0();
    void thread_Padding2D_0_array_we0();
    void thread_Padding2D_1_array_address0();
    void thread_Padding2D_1_array_ce0();
    void thread_Padding2D_1_array_we0();
    void thread_Padding2D_2_array_address0();
    void thread_Padding2D_2_array_ce0();
    void thread_Padding2D_2_array_we0();
    void thread_Padding2D_3_array_address0();
    void thread_Padding2D_3_array_ce0();
    void thread_Padding2D_3_array_we0();
    void thread_Padding2D_4_array_address0();
    void thread_Padding2D_4_array_ce0();
    void thread_Padding2D_4_array_we0();
    void thread_SeparableConv2D_0_ar_address0();
    void thread_SeparableConv2D_0_ar_ce0();
    void thread_SeparableConv2D_0_ar_we0();
    void thread_SeparableConv2D_0_m_s_address0();
    void thread_SeparableConv2D_0_m_s_ce0();
    void thread_SeparableConv2D_0_m_s_we0();
    void thread_SeparableConv2D_1_ar_address0();
    void thread_SeparableConv2D_1_ar_ce0();
    void thread_SeparableConv2D_1_ar_we0();
    void thread_SeparableConv2D_1_m_s_address0();
    void thread_SeparableConv2D_1_m_s_ce0();
    void thread_SeparableConv2D_1_m_s_we0();
    void thread_SeparableConv2D_2_ar_address0();
    void thread_SeparableConv2D_2_ar_ce0();
    void thread_SeparableConv2D_2_ar_we0();
    void thread_SeparableConv2D_2_m_s_address0();
    void thread_SeparableConv2D_2_m_s_ce0();
    void thread_SeparableConv2D_2_m_s_we0();
    void thread_SeparableConv2D_3_ar_address0();
    void thread_SeparableConv2D_3_ar_ce0();
    void thread_SeparableConv2D_3_ar_we0();
    void thread_SeparableConv2D_3_m_s_address0();
    void thread_SeparableConv2D_3_m_s_ce0();
    void thread_SeparableConv2D_3_m_s_we0();
    void thread_SeparableConv2D_4_ar_address0();
    void thread_SeparableConv2D_4_ar_ce0();
    void thread_SeparableConv2D_4_ar_we0();
    void thread_SeparableConv2D_4_m_s_address0();
    void thread_SeparableConv2D_4_m_s_ce0();
    void thread_SeparableConv2D_4_m_s_we0();
    void thread_UpSampling2D_0_array_address0();
    void thread_UpSampling2D_0_array_ce0();
    void thread_UpSampling2D_0_array_we0();
    void thread_UpSampling2D_1_array_address0();
    void thread_UpSampling2D_1_array_ce0();
    void thread_UpSampling2D_1_array_we0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state38();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state3();
    void thread_ap_block_state47();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_depth_fu_1092_p2();
    void thread_exitcond3_fu_909_p2();
    void thread_exitcond_fu_956_p2();
    void thread_grp_depthwise_conv2d_fix_1_fu_444_ap_start();
    void thread_grp_depthwise_conv2d_fix_2_fu_489_ap_start();
    void thread_grp_depthwise_conv2d_fix_3_fu_459_ap_start();
    void thread_grp_depthwise_conv2d_fix_4_fu_504_ap_start();
    void thread_grp_depthwise_conv2d_fix_fu_474_ap_start();
    void thread_grp_max_pooling2d_fix16_1_fu_575_ap_start();
    void thread_grp_max_pooling2d_fix16_fu_588_ap_start();
    void thread_grp_padding2d_fix16_1_fu_422_ap_start();
    void thread_grp_padding2d_fix16_2_fu_433_ap_start();
    void thread_grp_padding2d_fix16_3_fu_411_ap_start();
    void thread_grp_padding2d_fix16_4_fu_639_ap_start();
    void thread_grp_padding2d_fix16_fu_400_ap_start();
    void thread_grp_pointwise_conv2d_fix_1_fu_601_ap_start();
    void thread_grp_pointwise_conv2d_fix_2_fu_533_ap_start();
    void thread_grp_pointwise_conv2d_fix_3_fu_547_ap_start();
    void thread_grp_pointwise_conv2d_fix_4_fu_519_ap_start();
    void thread_grp_pointwise_conv2d_fix_fu_561_ap_start();
    void thread_grp_up_sampling2d_fix16_1_fu_626_ap_start();
    void thread_grp_up_sampling2d_fix16_fu_613_ap_start();
    void thread_height_2_fu_915_p2();
    void thread_height_3_fu_1138_p2();
    void thread_i_3_fu_1247_p2();
    void thread_input_0_array_0_address0();
    void thread_input_0_array_0_ce0();
    void thread_input_0_array_0_we0();
    void thread_input_data_TDATA_blk_n();
    void thread_input_data_TREADY();
    void thread_input_data_V_data_V_0_ack_in();
    void thread_input_data_V_data_V_0_ack_out();
    void thread_input_data_V_data_V_0_data_out();
    void thread_input_data_V_data_V_0_load_A();
    void thread_input_data_V_data_V_0_load_B();
    void thread_input_data_V_data_V_0_sel();
    void thread_input_data_V_data_V_0_state_cmp_full();
    void thread_input_data_V_data_V_0_vld_in();
    void thread_input_data_V_data_V_0_vld_out();
    void thread_input_data_V_dest_V_0_ack_out();
    void thread_input_data_V_dest_V_0_vld_in();
    void thread_output_data_TDATA();
    void thread_output_data_TDATA_blk_n();
    void thread_output_data_TDEST();
    void thread_output_data_TID();
    void thread_output_data_TKEEP();
    void thread_output_data_TLAST();
    void thread_output_data_TSTRB();
    void thread_output_data_TUSER();
    void thread_output_data_TVALID();
    void thread_output_data_V_data_V_1_ack_in();
    void thread_output_data_V_data_V_1_ack_out();
    void thread_output_data_V_data_V_1_data_out();
    void thread_output_data_V_data_V_1_load_A();
    void thread_output_data_V_data_V_1_load_B();
    void thread_output_data_V_data_V_1_sel();
    void thread_output_data_V_data_V_1_state_cmp_full();
    void thread_output_data_V_data_V_1_vld_in();
    void thread_output_data_V_data_V_1_vld_out();
    void thread_output_data_V_dest_V_1_ack_in();
    void thread_output_data_V_dest_V_1_ack_out();
    void thread_output_data_V_dest_V_1_data_out();
    void thread_output_data_V_dest_V_1_sel();
    void thread_output_data_V_dest_V_1_vld_in();
    void thread_output_data_V_dest_V_1_vld_out();
    void thread_output_data_V_id_V_1_ack_in();
    void thread_output_data_V_id_V_1_ack_out();
    void thread_output_data_V_id_V_1_data_out();
    void thread_output_data_V_id_V_1_sel();
    void thread_output_data_V_id_V_1_vld_in();
    void thread_output_data_V_id_V_1_vld_out();
    void thread_output_data_V_keep_V_1_ack_in();
    void thread_output_data_V_keep_V_1_ack_out();
    void thread_output_data_V_keep_V_1_data_out();
    void thread_output_data_V_keep_V_1_sel();
    void thread_output_data_V_keep_V_1_vld_in();
    void thread_output_data_V_keep_V_1_vld_out();
    void thread_output_data_V_last_V_1_ack_in();
    void thread_output_data_V_last_V_1_ack_out();
    void thread_output_data_V_last_V_1_data_out();
    void thread_output_data_V_last_V_1_load_A();
    void thread_output_data_V_last_V_1_load_B();
    void thread_output_data_V_last_V_1_sel();
    void thread_output_data_V_last_V_1_state_cmp_full();
    void thread_output_data_V_last_V_1_vld_in();
    void thread_output_data_V_last_V_1_vld_out();
    void thread_output_data_V_strb_V_1_ack_in();
    void thread_output_data_V_strb_V_1_ack_out();
    void thread_output_data_V_strb_V_1_data_out();
    void thread_output_data_V_strb_V_1_sel();
    void thread_output_data_V_strb_V_1_vld_in();
    void thread_output_data_V_strb_V_1_vld_out();
    void thread_output_data_V_user_V_1_ack_in();
    void thread_output_data_V_user_V_1_ack_out();
    void thread_output_data_V_user_V_1_data_out();
    void thread_output_data_V_user_V_1_load_A();
    void thread_output_data_V_user_V_1_load_B();
    void thread_output_data_V_user_V_1_sel();
    void thread_output_data_V_user_V_1_state_cmp_full();
    void thread_output_data_V_user_V_1_vld_in();
    void thread_output_data_V_user_V_1_vld_out();
    void thread_p_shl1_cast_fu_941_p1();
    void thread_p_shl2_cast_fu_1106_p1();
    void thread_p_shl3_cast_fu_1118_p1();
    void thread_p_shl4_cast_fu_1157_p3();
    void thread_p_shl5_cast_fu_1169_p3();
    void thread_p_shl_cast_fu_929_p1();
    void thread_tmp_10_fu_1122_p2();
    void thread_tmp_11_cast_fu_982_p1();
    void thread_tmp_11_fu_977_p2();
    void thread_tmp_12_fu_1148_p2();
    void thread_tmp_15_fu_1177_p2();
    void thread_tmp_16_cast_fu_1221_p1();
    void thread_tmp_16_fu_1207_p2();
    void thread_tmp_17_fu_1153_p1();
    void thread_tmp_18_fu_1165_p1();
    void thread_tmp_19_fu_1203_p1();
    void thread_tmp_5_fu_921_p3();
    void thread_tmp_6_fu_933_p3();
    void thread_tmp_70_fu_1086_p2();
    void thread_tmp_71_cast_fu_973_p1();
    void thread_tmp_71_fu_1128_p1();
    void thread_tmp_72_fu_1132_p2();
    void thread_tmp_73_fu_1183_p1();
    void thread_tmp_74_cast_fu_1144_p1();
    void thread_tmp_74_fu_1187_p2();
    void thread_tmp_77_fu_1216_p0();
    void thread_tmp_77_fu_1216_p00();
    void thread_tmp_77_fu_1216_p2();
    void thread_tmp_78_fu_1235_p2();
    void thread_tmp_7_fu_945_p2();
    void thread_tmp_8_fu_1098_p3();
    void thread_tmp_9_fu_1110_p3();
    void thread_tmp_fu_1258_p0();
    void thread_tmp_fu_1258_p00();
    void thread_tmp_fu_1258_p1();
    void thread_tmp_last_V_fu_1240_p2();
    void thread_tmp_s_fu_1082_p1();
    void thread_tmp_user_V_fu_1228_p2();
    void thread_width_1_fu_962_p2();
    void thread_width_2_fu_1193_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
