{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "SP_unit.qsys SP_unit.BAK.qsys " "Backing up file \"SP_unit.qsys\" to \"SP_unit.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1709057184031 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "SP_unit/synthesis/SP_unit.v SP_unit.BAK.v " "Backing up file \"SP_unit/synthesis/SP_unit.v\" to \"SP_unit.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1709057184032 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_in_system_sources_probes SP_unit.qsys " "Started upgrading IP component altera_in_system_sources_probes with file \"SP_unit.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1709057184032 ""}
{ "Info" "" "" "2024.02.27.22:06:27 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.02.27.22:06:27 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1709057187746 ""}
{ "Info" "" "" "2024.02.27.22:06:27 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.02.27.22:06:27 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1709057187756 ""}
{ "Info" "SP_unit_generation.rpt" "" "2024.02.27.22:06:31 Info: Saving generation log to D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit" {  } {  } 0 0 "2024.02.27.22:06:31 Info: Saving generation log to D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit" 0 0 "Shell" 0 -1 1709057191324 ""}
{ "Info" "" "" "2024.02.27.22:06:31 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.02.27.22:06:31 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1709057191325 ""}
{ "Info" "" "" "2024.02.27.22:06:31 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit\\simulation\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2024.02.27.22:06:31 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit\\simulation\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1709057191329 ""}
{ "Info" "SP_unit.qsys" "" "2024.02.27.22:06:31 Info: Loading db_lab_MS_SV2" {  } {  } 0 0 "2024.02.27.22:06:31 Info: Loading db_lab_MS_SV2" 0 0 "Shell" 0 -1 1709057191363 ""}
{ "Info" "" "" "2024.02.27.22:06:31 Info: Reading input file" {  } {  } 0 0 "2024.02.27.22:06:31 Info: Reading input file" 0 0 "Shell" 0 -1 1709057191626 ""}
{ "Info" "" "" "2024.02.27.22:06:31 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 0 "2024.02.27.22:06:31 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" 0 0 "Shell" 0 -1 1709057191627 ""}
{ "Info" "" "" "2024.02.27.22:06:31 Info: Parameterizing module in_system_sources_probes_0" {  } {  } 0 0 "2024.02.27.22:06:31 Info: Parameterizing module in_system_sources_probes_0" 0 0 "Shell" 0 -1 1709057191627 ""}
{ "Info" "" "" "2024.02.27.22:06:31 Info: Building connections" {  } {  } 0 0 "2024.02.27.22:06:31 Info: Building connections" 0 0 "Shell" 0 -1 1709057191628 ""}
{ "Info" "" "" "2024.02.27.22:06:31 Info: Parameterizing connections" {  } {  } 0 0 "2024.02.27.22:06:31 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1709057191628 ""}
{ "Info" "" "" "2024.02.27.22:06:31 Info: Validating" {  } {  } 0 0 "2024.02.27.22:06:31 Info: Validating" 0 0 "Shell" 0 -1 1709057191628 ""}
{ "Info" "" "" "2024.02.27.22:06:31 Info: Done reading input file" {  } {  } 0 0 "2024.02.27.22:06:31 Info: Done reading input file" 0 0 "Shell" 0 -1 1709057191646 ""}
{ "Info" "" "" "2024.02.27.22:06:32 Info: SP_unit: Generating SP_unit \"SP_unit\" for SIM_VERILOG" {  } {  } 0 0 "2024.02.27.22:06:32 Info: SP_unit: Generating SP_unit \"SP_unit\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1709057192001 ""}
{ "Info" "" "" "2024.02.27.22:06:32 Info: in_system_sources_probes_0: \"SP_unit\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 0 "2024.02.27.22:06:32 Info: in_system_sources_probes_0: \"SP_unit\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" 0 0 "Shell" 0 -1 1709057192679 ""}
{ "Info" "" "" "2024.02.27.22:06:32 Info: SP_unit: Done \"SP_unit\" with 2 modules, 2 files" {  } {  } 0 0 "2024.02.27.22:06:32 Info: SP_unit: Done \"SP_unit\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1709057192680 ""}
{ "Info" "" "" "2024.02.27.22:06:32 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.02.27.22:06:32 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1709057192689 ""}
{ "Info" "" "" "2024.02.27.22:06:32 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.02.27.22:06:32 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1709057192689 ""}
{ "Info" "" "" "2024.02.27.22:06:32 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.02.27.22:06:32 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1709057192689 ""}
{ "Info" "" --use-relative-paths=true" "" "2024.02.27.22:06:32 Info: sim-script-gen --spd=\"D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit\\SP_unit.spd\" --output-directory=\"D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" {  } {  } 0 0 "2024.02.27.22:06:32 Info: sim-script-gen --spd=\"D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit\\SP_unit.spd\" --output-directory=\"D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" 0 0 "Shell" 0 -1 1709057192690 ""}
{ "Info" " --use-relative-paths=true" "" "2024.02.27.22:06:32 Info: Doing: ip-make-simscript --spd=D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit\\SP_unit.spd --output-directory=D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" {  } {  } 0 0 "2024.02.27.22:06:32 Info: Doing: ip-make-simscript --spd=D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit\\SP_unit.spd --output-directory=D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" 0 0 "Shell" 0 -1 1709057192692 ""}
{ "Info" " directory:" "" "2024.02.27.22:06:33 Info: Generating the following file(s) for MODELSIM simulator in D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" {  } {  } 0 0 "2024.02.27.22:06:33 Info: Generating the following file(s) for MODELSIM simulator in D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" 0 0 "Shell" 0 -1 1709057193268 ""}
{ "Info" "msim_setup.tcl" "" "2024.02.27.22:06:33 Info:     mentor" {  } {  } 0 0 "2024.02.27.22:06:33 Info:     mentor" 0 0 "Shell" 0 -1 1709057193269 ""}
{ "Info" " directory:" "" "2024.02.27.22:06:33 Info: Generating the following file(s) for VCS simulator in D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" {  } {  } 0 0 "2024.02.27.22:06:33 Info: Generating the following file(s) for VCS simulator in D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" 0 0 "Shell" 0 -1 1709057193273 ""}
{ "Info" "vcs_setup.sh" "" "2024.02.27.22:06:33 Info:     synopsys/vcs" {  } {  } 0 0 "2024.02.27.22:06:33 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1709057193274 ""}
{ "Info" " directory:" "" "2024.02.27.22:06:33 Info: Generating the following file(s) for VCSMX simulator in D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" {  } {  } 0 0 "2024.02.27.22:06:33 Info: Generating the following file(s) for VCSMX simulator in D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" 0 0 "Shell" 0 -1 1709057193276 ""}
{ "Info" "synopsys_sim.setup" "" "2024.02.27.22:06:33 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.02.27.22:06:33 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1709057193277 ""}
{ "Info" "vcsmx_setup.sh" "" "2024.02.27.22:06:33 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.02.27.22:06:33 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1709057193278 ""}
{ "Info" " directory:" "" "2024.02.27.22:06:33 Info: Generating the following file(s) for NCSIM simulator in D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" {  } {  } 0 0 "2024.02.27.22:06:33 Info: Generating the following file(s) for NCSIM simulator in D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" 0 0 "Shell" 0 -1 1709057193283 ""}
{ "Info" "cds.lib" "" "2024.02.27.22:06:33 Info:     cadence" {  } {  } 0 0 "2024.02.27.22:06:33 Info:     cadence" 0 0 "Shell" 0 -1 1709057193284 ""}
{ "Info" "hdl.var" "" "2024.02.27.22:06:33 Info:     cadence" {  } {  } 0 0 "2024.02.27.22:06:33 Info:     cadence" 0 0 "Shell" 0 -1 1709057193285 ""}
{ "Info" "ncsim_setup.sh" "" "2024.02.27.22:06:33 Info:     cadence" {  } {  } 0 0 "2024.02.27.22:06:33 Info:     cadence" 0 0 "Shell" 0 -1 1709057193285 ""}
{ "Info" " directory" "" "2024.02.27.22:06:33 Info:     1 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2024.02.27.22:06:33 Info:     1 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1709057193286 ""}
{ "Info" " directory:" "" "2024.02.27.22:06:33 Info: Generating the following file(s) for RIVIERA simulator in D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" {  } {  } 0 0 "2024.02.27.22:06:33 Info: Generating the following file(s) for RIVIERA simulator in D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" 0 0 "Shell" 0 -1 1709057193287 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.02.27.22:06:33 Info:     aldec" {  } {  } 0 0 "2024.02.27.22:06:33 Info:     aldec" 0 0 "Shell" 0 -1 1709057193288 ""}
{ "Info" "." "" "2024.02.27.22:06:33 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" {  } {  } 0 0 "2024.02.27.22:06:33 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Users/Legion/Quartus and Verilog/Works_Verilog/Third year/6th semester/labs/lab5/db_lab_MS_SV2/SP_unit/simulation" 0 0 "Shell" 0 -1 1709057193288 ""}
{ "Info" "" "" "2024.02.27.22:06:33 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2024.02.27.22:06:33 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1709057193288 ""}
{ "Info" "" "" "2024.02.27.22:06:33 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.02.27.22:06:33 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1709057193288 ""}
{ "Info" "" "" "2024.02.27.22:06:33 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.02.27.22:06:33 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1709057193288 ""}
{ "Info" "" "" "2024.02.27.22:06:33 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit.qsys\" --block-symbol-file --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2024.02.27.22:06:33 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit.qsys\" --block-symbol-file --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1709057193289 ""}
{ "Info" "SP_unit.qsys" "" "2024.02.27.22:06:33 Info: Loading db_lab_MS_SV2" {  } {  } 0 0 "2024.02.27.22:06:33 Info: Loading db_lab_MS_SV2" 0 0 "Shell" 0 -1 1709057193291 ""}
{ "Info" "" "" "2024.02.27.22:06:33 Info: Reading input file" {  } {  } 0 0 "2024.02.27.22:06:33 Info: Reading input file" 0 0 "Shell" 0 -1 1709057193548 ""}
{ "Info" "" "" "2024.02.27.22:06:33 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 0 "2024.02.27.22:06:33 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" 0 0 "Shell" 0 -1 1709057193549 ""}
{ "Info" "" "" "2024.02.27.22:06:33 Info: Parameterizing module in_system_sources_probes_0" {  } {  } 0 0 "2024.02.27.22:06:33 Info: Parameterizing module in_system_sources_probes_0" 0 0 "Shell" 0 -1 1709057193549 ""}
{ "Info" "" "" "2024.02.27.22:06:33 Info: Building connections" {  } {  } 0 0 "2024.02.27.22:06:33 Info: Building connections" 0 0 "Shell" 0 -1 1709057193549 ""}
{ "Info" "" "" "2024.02.27.22:06:33 Info: Parameterizing connections" {  } {  } 0 0 "2024.02.27.22:06:33 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1709057193550 ""}
{ "Info" "" "" "2024.02.27.22:06:33 Info: Validating" {  } {  } 0 0 "2024.02.27.22:06:33 Info: Validating" 0 0 "Shell" 0 -1 1709057193550 ""}
{ "Info" "" "" "2024.02.27.22:06:33 Info: Done reading input file" {  } {  } 0 0 "2024.02.27.22:06:33 Info: Done reading input file" 0 0 "Shell" 0 -1 1709057193557 ""}
{ "Info" "" "" "2024.02.27.22:06:34 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.02.27.22:06:34 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1709057194125 ""}
{ "Info" "" "" "2024.02.27.22:06:34 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.02.27.22:06:34 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1709057194125 ""}
{ "Info" "" "" "2024.02.27.22:06:34 Info:" {  } {  } 0 0 "2024.02.27.22:06:34 Info:" 0 0 "Shell" 0 -1 1709057194125 ""}
{ "Info" "" "" "2024.02.27.22:06:34 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.02.27.22:06:34 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1709057194126 ""}
{ "Info" "" "" "2024.02.27.22:06:34 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit.qsys\" --synthesis=VERILOG --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit\\synthesis\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2024.02.27.22:06:34 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit.qsys\" --synthesis=VERILOG --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Works_Verilog\\Third year\\6th semester\\labs\\lab5\\db_lab_MS_SV2\\SP_unit\\synthesis\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1709057194126 ""}
{ "Info" "SP_unit.qsys" "" "2024.02.27.22:06:34 Info: Loading db_lab_MS_SV2" {  } {  } 0 0 "2024.02.27.22:06:34 Info: Loading db_lab_MS_SV2" 0 0 "Shell" 0 -1 1709057194129 ""}
{ "Info" "" "" "2024.02.27.22:06:34 Info: Reading input file" {  } {  } 0 0 "2024.02.27.22:06:34 Info: Reading input file" 0 0 "Shell" 0 -1 1709057194389 ""}
{ "Info" "" "" "2024.02.27.22:06:34 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 0 "2024.02.27.22:06:34 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" 0 0 "Shell" 0 -1 1709057194391 ""}
{ "Info" "" "" "2024.02.27.22:06:34 Info: Parameterizing module in_system_sources_probes_0" {  } {  } 0 0 "2024.02.27.22:06:34 Info: Parameterizing module in_system_sources_probes_0" 0 0 "Shell" 0 -1 1709057194391 ""}
{ "Info" "" "" "2024.02.27.22:06:34 Info: Building connections" {  } {  } 0 0 "2024.02.27.22:06:34 Info: Building connections" 0 0 "Shell" 0 -1 1709057194391 ""}
{ "Info" "" "" "2024.02.27.22:06:34 Info: Parameterizing connections" {  } {  } 0 0 "2024.02.27.22:06:34 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1709057194391 ""}
{ "Info" "" "" "2024.02.27.22:06:34 Info: Validating" {  } {  } 0 0 "2024.02.27.22:06:34 Info: Validating" 0 0 "Shell" 0 -1 1709057194391 ""}
{ "Info" "" "" "2024.02.27.22:06:34 Info: Done reading input file" {  } {  } 0 0 "2024.02.27.22:06:34 Info: Done reading input file" 0 0 "Shell" 0 -1 1709057194395 ""}
{ "Info" "" "" "2024.02.27.22:06:34 Info: SP_unit: Generating SP_unit \"SP_unit\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.02.27.22:06:34 Info: SP_unit: Generating SP_unit \"SP_unit\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1709057194701 ""}
{ "Info" "" "" "2024.02.27.22:06:35 Info: in_system_sources_probes_0: \"SP_unit\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 0 "2024.02.27.22:06:35 Info: in_system_sources_probes_0: \"SP_unit\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" 0 0 "Shell" 0 -1 1709057195234 ""}
{ "Info" "" "" "2024.02.27.22:06:35 Info: SP_unit: Done \"SP_unit\" with 2 modules, 2 files" {  } {  } 0 0 "2024.02.27.22:06:35 Info: SP_unit: Done \"SP_unit\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1709057195234 ""}
{ "Info" "" "" "2024.02.27.22:06:35 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.02.27.22:06:35 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1709057195254 ""}
{ "Info" "" "" "2024.02.27.22:06:35 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.02.27.22:06:35 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1709057195254 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_in_system_sources_probes SP_unit.qsys " "Completed upgrading IP component altera_in_system_sources_probes with file \"SP_unit.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1709057195304 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script d:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1709057195331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709057195331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 27 21:06:35 2024 " "Processing ended: Tue Feb 27 21:06:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709057195331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709057195331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709057195331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1709057195331 ""}
