{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740077548665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740077548665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 21:52:28 2025 " "Processing started: Thu Feb 20 21:52:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740077548665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1740077548665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dual_Issue -c Dual_Issue --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dual_Issue -c Dual_Issue --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1740077548666 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Design Software" 0 -1 1740077549105 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1740077549128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556021 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4x1 " "Found entity 2: mux4x1" {  } { { "mux2x1.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/mux2x1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 4 4 " "Found 4 design units, including 4 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556023 ""} { "Info" "ISGN_ENTITY_NAME" "2 IDEX " "Found entity 2: IDEX" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Pipes.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556023 ""} { "Info" "ISGN_ENTITY_NAME" "3 EXMEM " "Found entity 3: EXMEM" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Pipes.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556023 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEMWB " "Found entity 4: MEMWB" {  } { { "Pipes.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Pipes.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file t_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_pipe " "Found entity 1: t_pipe" {  } { { "t_pipe.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/t_pipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/SignExtender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556027 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(25) " "Verilog HDL information at registerFile.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/registerFile.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1740077556029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/registerFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hazard_detection.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/hazard_detection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "ForwardingUnit.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/comparator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc fetch_taken.v(13) " "Verilog HDL Declaration information at fetch_taken.v(13): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "fetch_taken.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/fetch_taken.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1740077556044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_taken.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_taken.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_taken " "Found entity 1: fetch_taken" {  } { { "fetch_taken.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/fetch_taken.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556047 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc fetch_not_taken.v(12) " "Verilog HDL Declaration information at fetch_not_taken.v(12): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "fetch_not_taken.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1740077556049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_not_taken.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_not_taken.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_not_taken " "Found entity 1: fetch_not_taken" {  } { { "fetch_not_taken.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_t_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file not_t_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_t_pipe " "Found entity 1: not_t_pipe" {  } { { "not_t_pipe.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_issue.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_issue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Issue " "Found entity 1: Dual_Issue" {  } { { "Dual_Issue.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/dataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "branch_control.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/branch_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_test " "Found entity 1: mux_test" {  } { { "mux_test.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/mux_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1740077556122 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(12) " "Verilog HDL warning at testbench.v(12): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/testbench.v" 12 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1740077556123 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.v(15) " "Verilog HDL warning at testbench.v(15): assignments to clk create a combinational loop" {  } { { "testbench.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/testbench.v" 15 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1740077556124 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dual_Issue Dual_Issue:uut " "Elaborating entity \"Dual_Issue\" for hierarchy \"Dual_Issue:uut\"" {  } { { "testbench.v" "uut" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/testbench.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556132 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemReadEn2_MEM Dual_Issue.v(23) " "Verilog HDL or VHDL warning at Dual_Issue.v(23): object \"MemReadEn2_MEM\" assigned a value but never read" {  } { { "Dual_Issue.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1740077556137 "|testbench|Dual_Issue:uut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MemReadEn1_MEM Dual_Issue.v(23) " "Verilog HDL or VHDL warning at Dual_Issue.v(23): object \"MemReadEn1_MEM\" assigned a value but never read" {  } { { "Dual_Issue.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1740077556137 "|testbench|Dual_Issue:uut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "forwardBRes2_MEM Dual_Issue.v(28) " "Verilog HDL or VHDL warning at Dual_Issue.v(28): object \"forwardBRes2_MEM\" assigned a value but never read" {  } { { "Dual_Issue.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1740077556137 "|testbench|Dual_Issue:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_pipe Dual_Issue:uut\|t_pipe:u_t_pipe " "Elaborating entity \"t_pipe\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\"" {  } { { "Dual_Issue.v" "u_t_pipe" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_taken Dual_Issue:uut\|t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken " "Elaborating entity \"fetch_taken\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\"" {  } { { "t_pipe.v" "u_fetch_taken" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/t_pipe.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter Dual_Issue:uut\|t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|programCounter:pc\"" {  } { { "fetch_taken.v" "pc" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/fetch_taken.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory Dual_Issue:uut\|t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM " "Elaborating entity \"instructionMemory\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\"" {  } { { "fetch_taken.v" "IM" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/fetch_taken.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Dual_Issue:uut\|t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dual_Issue:uut\|t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Dual_Issue:uut\|t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dual_Issue:uut\|t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Dual_Issue:uut\|t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMemoryInitializationFile.mif " "Parameter \"init_file\" = \"instructionMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556189 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1740077556189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_as52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_as52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_as52 " "Found entity 1: altsyncram_as52" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_as52 Dual_Issue:uut\|t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated " "Elaborating entity \"altsyncram_as52\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID Dual_Issue:uut\|t_pipe:u_t_pipe\|IFID:ifid1 " "Elaborating entity \"IFID\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|IFID:ifid1\"" {  } { { "t_pipe.v" "ifid1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/t_pipe.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode Dual_Issue:uut\|t_pipe:u_t_pipe\|decode:u_decode " "Elaborating entity \"decode\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|decode:u_decode\"" {  } { { "t_pipe.v" "u_decode" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/t_pipe.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit Dual_Issue:uut\|t_pipe:u_t_pipe\|decode:u_decode\|controlUnit:CU1 " "Elaborating entity \"controlUnit\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|decode:u_decode\|controlUnit:CU1\"" {  } { { "decode.v" "CU1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/decode.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile Dual_Issue:uut\|t_pipe:u_t_pipe\|decode:u_decode\|registerFile:rf " "Elaborating entity \"registerFile\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|decode:u_decode\|registerFile:rf\"" {  } { { "decode.v" "rf" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/decode.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender Dual_Issue:uut\|t_pipe:u_t_pipe\|decode:u_decode\|SignExtender:SignExtend1 " "Elaborating entity \"SignExtender\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|decode:u_decode\|SignExtender:SignExtend1\"" {  } { { "decode.v" "SignExtend1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/decode.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX Dual_Issue:uut\|t_pipe:u_t_pipe\|IDEX:idex1 " "Elaborating entity \"IDEX\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|IDEX:idex1\"" {  } { { "t_pipe.v" "idex1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/t_pipe.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute Dual_Issue:uut\|t_pipe:u_t_pipe\|execute:u_execute " "Elaborating entity \"execute\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|execute:u_execute\"" {  } { { "t_pipe.v" "u_execute" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/t_pipe.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Dual_Issue:uut\|t_pipe:u_t_pipe\|execute:u_execute\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|execute:u_execute\|ALU:alu1\"" {  } { { "execute.v" "alu1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/execute.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator Dual_Issue:uut\|t_pipe:u_t_pipe\|execute:u_execute\|comparator:comp1 " "Elaborating entity \"comparator\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|execute:u_execute\|comparator:comp1\"" {  } { { "execute.v" "comp1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/execute.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM Dual_Issue:uut\|t_pipe:u_t_pipe\|EXMEM:exmem1 " "Elaborating entity \"EXMEM\" for hierarchy \"Dual_Issue:uut\|t_pipe:u_t_pipe\|EXMEM:exmem1\"" {  } { { "t_pipe.v" "exmem1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/t_pipe.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_t_pipe Dual_Issue:uut\|not_t_pipe:u_not_t_pipe " "Elaborating entity \"not_t_pipe\" for hierarchy \"Dual_Issue:uut\|not_t_pipe:u_not_t_pipe\"" {  } { { "Dual_Issue.v" "u_not_t_pipe" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_not_taken Dual_Issue:uut\|not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken " "Elaborating entity \"fetch_not_taken\" for hierarchy \"Dual_Issue:uut\|not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\"" {  } { { "not_t_pipe.v" "u_fetch_not_taken" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM Dual_Issue:uut\|not_t_pipe:u_not_t_pipe\|EXMEM:exmem1 " "Elaborating entity \"EXMEM\" for hierarchy \"Dual_Issue:uut\|not_t_pipe:u_not_t_pipe\|EXMEM:exmem1\"" {  } { { "not_t_pipe.v" "exmem1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control Dual_Issue:uut\|branch_control:u_branch_control " "Elaborating entity \"branch_control\" for hierarchy \"Dual_Issue:uut\|branch_control:u_branch_control\"" {  } { { "Dual_Issue.v" "u_branch_control" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit Dual_Issue:uut\|forwarding_unit:u_forwarding_unit_t " "Elaborating entity \"forwarding_unit\" for hierarchy \"Dual_Issue:uut\|forwarding_unit:u_forwarding_unit_t\"" {  } { { "Dual_Issue.v" "u_forwarding_unit_t" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory Dual_Issue:uut\|dataMemory:DM " "Elaborating entity \"dataMemory\" for hierarchy \"Dual_Issue:uut\|dataMemory:DM\"" {  } { { "Dual_Issue.v" "DM" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Dual_Issue:uut\|dataMemory:DM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Dual_Issue:uut\|dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "altsyncram_component" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Dual_Issue:uut\|dataMemory:DM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Dual_Issue:uut\|dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Dual_Issue:uut\|dataMemory:DM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Dual_Issue:uut\|dataMemory:DM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dataMemoryInitializationFile.mif " "Parameter \"init_file\" = \"dataMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556330 ""}  } { { "dataMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1740077556330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pl2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pl2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pl2 " "Found entity 1: altsyncram_3pl2" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740077556374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740077556374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pl2 Dual_Issue:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated " "Elaborating entity \"altsyncram_3pl2\" for hierarchy \"Dual_Issue:uut\|dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 Dual_Issue:uut\|mux2x1:WBMux1 " "Elaborating entity \"mux2x1\" for hierarchy \"Dual_Issue:uut\|mux2x1:WBMux1\"" {  } { { "Dual_Issue.v" "WBMux1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB Dual_Issue:uut\|MEMWB:memwb1 " "Elaborating entity \"MEMWB\" for hierarchy \"Dual_Issue:uut\|MEMWB:memwb1\"" {  } { { "Dual_Issue.v" "memwb1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740077556379 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "clk" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/testbench.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1740077556731 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1740077556731 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1740077557083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/output_files/Dual_Issue.map.smsg " "Generated suppressed messages file C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/output_files/Dual_Issue.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1740077557146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740077557178 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 20 21:52:37 2025 " "Processing ended: Thu Feb 20 21:52:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740077557178 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740077557178 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740077557178 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1740077557178 ""}
