#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb 24 17:22:33 2018
# Process ID: 12262
# Current directory: /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1
# Command line: vivado -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/main.vdi
# Journal file: /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trevor/mylab/Basys3/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_rgb2vga_0_0/design_1_rgb2vga_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/rgb2vga_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_wrapper_i/design_1_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 2014.641 ; gain = 536.465 ; free physical = 1994 ; free virtual = 10088
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_wrapper_i/design_1_i/v_tc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:50 . Memory (MB): peak = 2014.641 ; gain = 865.188 ; free physical = 1994 ; free virtual = 10087
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2078.676 ; gain = 64.031 ; free physical = 1882 ; free virtual = 9974
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ef3e717a

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 1867 ; free virtual = 9960
INFO: [Opt 31-389] Phase Retarget created 20 cells and removed 56 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14b75a203

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 1863 ; free virtual = 9956
INFO: [Opt 31-389] Phase Constant propagation created 34 cells and removed 136 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c63f8d4b

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 1860 ; free virtual = 9953
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 45 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c63f8d4b

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 1860 ; free virtual = 9953
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c63f8d4b

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 1860 ; free virtual = 9952
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 1860 ; free virtual = 9952
Ending Logic Optimization Task | Checksum: c63f8d4b

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 1860 ; free virtual = 9952

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1740e47ff

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 1863 ; free virtual = 9956
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2078.676 ; gain = 0.000 ; free physical = 1862 ; free virtual = 9956
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.676 ; gain = 0.000 ; free physical = 1967 ; free virtual = 10060
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d6ace5a5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2093.676 ; gain = 0.000 ; free physical = 1967 ; free virtual = 10060
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.676 ; gain = 0.000 ; free physical = 1968 ; free virtual = 10061

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b79c5b2c

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2093.676 ; gain = 0.000 ; free physical = 1968 ; free virtual = 10061

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c5dc1287

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2093.676 ; gain = 0.000 ; free physical = 1967 ; free virtual = 10060

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c5dc1287

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2093.676 ; gain = 0.000 ; free physical = 1967 ; free virtual = 10060
Phase 1 Placer Initialization | Checksum: 1c5dc1287

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2093.676 ; gain = 0.000 ; free physical = 1967 ; free virtual = 10060

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1f0752cf2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1958 ; free virtual = 10051

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f0752cf2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1958 ; free virtual = 10051

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aad17535

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1958 ; free virtual = 10051

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dcb47f97

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1958 ; free virtual = 10051

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dcb47f97

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1958 ; free virtual = 10051

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1da6bd78e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1956 ; free virtual = 10049

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1be9fa9a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1956 ; free virtual = 10049

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1be9fa9a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1956 ; free virtual = 10049
Phase 3 Detail Placement | Checksum: 1be9fa9a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1956 ; free virtual = 10049

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26ea416a7

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 26ea416a7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1956 ; free virtual = 10049
INFO: [Place 30-746] Post Placement Timing Summary WNS=21.476. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20b0ca17a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1956 ; free virtual = 10049
Phase 4.1 Post Commit Optimization | Checksum: 20b0ca17a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1956 ; free virtual = 10049

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20b0ca17a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1957 ; free virtual = 10050

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20b0ca17a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1957 ; free virtual = 10050

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1dd141d21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1957 ; free virtual = 10050
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1dd141d21

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1957 ; free virtual = 10050
Ending Placer Task | Checksum: 144ecacf8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2149.695 ; gain = 56.020 ; free physical = 1965 ; free virtual = 10058
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2149.695 ; gain = 0.000 ; free physical = 1965 ; free virtual = 10059
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2149.695 ; gain = 0.000 ; free physical = 1958 ; free virtual = 10051
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2149.695 ; gain = 0.000 ; free physical = 1962 ; free virtual = 10055
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2149.695 ; gain = 0.000 ; free physical = 1962 ; free virtual = 10055
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7402b0c6 ConstDB: 0 ShapeSum: d0e9fc32 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: fad6b31b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1839 ; free virtual = 9932
Post Restoration Checksum: NetGraph: c4e9586e NumContArr: 35ed5aad Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fad6b31b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1839 ; free virtual = 9932

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fad6b31b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1808 ; free virtual = 9902

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fad6b31b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1808 ; free virtual = 9902
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f08f3458

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1801 ; free virtual = 9894
INFO: [Route 35-416] Intermediate Timing Summary | WNS=21.427 | TNS=0.000  | WHS=-0.133 | THS=-1.820 |

Phase 2 Router Initialization | Checksum: cd42fac4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1801 ; free virtual = 9895

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1dbde77be

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1802 ; free virtual = 9895

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.698 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2145faf79

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1802 ; free virtual = 9895
Phase 4 Rip-up And Reroute | Checksum: 2145faf79

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1802 ; free virtual = 9895

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f8bd688f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1802 ; free virtual = 9895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.777 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1f8bd688f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1802 ; free virtual = 9895

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f8bd688f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1802 ; free virtual = 9895
Phase 5 Delay and Skew Optimization | Checksum: 1f8bd688f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1802 ; free virtual = 9895

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cd57640f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1802 ; free virtual = 9895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.777 | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23e360cb0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1802 ; free virtual = 9895
Phase 6 Post Hold Fix | Checksum: 23e360cb0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1802 ; free virtual = 9895

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.029658 %
  Global Horizontal Routing Utilization  = 0.039823 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15e7b52a2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1802 ; free virtual = 9895

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15e7b52a2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1801 ; free virtual = 9895

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: feda040b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1801 ; free virtual = 9895

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=20.777 | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: feda040b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1803 ; free virtual = 9896
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1833 ; free virtual = 9926

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2183.363 ; gain = 33.668 ; free physical = 1833 ; free virtual = 9926
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2183.363 ; gain = 0.000 ; free physical = 1832 ; free virtual = 9927
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
Command: write_bitstream -force main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_1/video_digip_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Feb 24 17:26:16 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:02:18 . Memory (MB): peak = 2495.066 ; gain = 195.621 ; free physical = 1833 ; free virtual = 9930
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 17:26:16 2018...
