<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xuartns550_l.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xuartns550_l.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains identifiers and low-level driver functions (or macros) that can be used to access the device. The user should refer to the hardware device specification for more details of the device operation. High-level driver functions are defined in xuartns550.h.<p>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date	 Changes
 ----- ---- -------- -----------------------------------------------
 1.00b jhl  04/24/02 First release
 1.11a sv   03/20/07 Updated to use the new coding guidelines.
 1.11a rpm  11/13/07 Fixed bug in _EnableIntr
 2.00a ktn  10/20/09 Converted all register accesses to 32 bit access.
		      Updated to use HAL Processor APIs. _m is removed from the
		      name of all the macro definitions.
 </pre> 
<p>
<code>#include &quot;xil_types.h&quot;</code><br>
<code>#include &quot;xil_assert.h&quot;</code><br>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Register Map</h2></td></tr>
<tr><td colspan="2">Register offsets for the 16450/16550 compatible UART device. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#f8c5b2be7a00c71b0585c6fbf077cdbc">XUN_RBR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#0cdb74e2ac08cdf854a86aadc281a18e">XUN_THR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#aa4e46d0f7375d08ebe6cac407bf4ca7">XUN_IER_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x04)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#8a992d621131bb0ab6c5f3c863360c59">XUN_IIR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x08)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#866d4303e8b7ebfab28ae9e47c00fc6e">XUN_FCR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x08)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#f02c749d0f090fdd32f5a222b201c786">XUN_LCR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x0C)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#4e1b447c994ec0db4368f21b10224c0c">XUN_MCR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#7950e2f6ea6e48a436af462df12df386">XUN_LSR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#d1729f4e2ecf453792b735fa8438c36a">XUN_MSR_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x18)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#c8f869a34999147983c5e80158f252d5">XUN_DRLS_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x00)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#42fe90ebaad50012dc8c3752e368dd29">XUN_DRLM_OFFSET</a>&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x04)</td></tr>

<tr><td colspan="2"><br><h2>Interrupt Enable Register (IER) mask(s)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#9a817c00e5274fabcb6b2233246348c8">XUN_IER_MODEM_STATUS</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#8e9988eff441089f41802e4a549534fd">XUN_IER_RX_LINE</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#daf38c709d89b512fdbe909e7716e2cb">XUN_IER_TX_EMPTY</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#68e0e8e4008d17048529909a17bf28cc">XUN_IER_RX_DATA</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Interrupt ID Register (INT_ID) mask(s)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#571b860d6844087e0f3e600e13c0a005">XUN_INT_ID_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#03873a99ed34ce4c46e0ff680f52a07b">XUN_INT_ID_FIFOS_ENABLED</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td colspan="2"><br><h2>FIFO Control Register mask(s)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#fad6dd43f55fc6df1a26e334324cfcd2">XUN_FIFO_RX_TRIG_MSB</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#68fc2345fced328cc58f6e8dfc9a7f1c">XUN_FIFO_RX_TRIG_LSB</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#48b2c7c83ddb79751b0fb706e9fa62a5">XUN_FIFO_TX_RESET</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#2036cf4a833431a452bdf212b6815980">XUN_FIFO_RX_RESET</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#156b537037e17f74458004032fdbc65b">XUN_FIFO_ENABLE</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#5050a872005d61623a78f40daea9ada8">XUN_FIFO_RX_TRIGGER</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td colspan="2"><br><h2>Line Control Register(LCR) mask(s)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#b9a3f9f216634a337c8a0b0fcef2881f">XUN_LCR_DLAB</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#fd018d8a228553ff0b6c70ffc0e569f5">XUN_LCR_SET_BREAK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#e86926a79f99ad2d7b399afec277cf5a">XUN_LCR_STICK_PARITY</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#9dc7f056cbaab65b289e729f039d02f1">XUN_LCR_EVEN_PARITY</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#9c6908e20e1935d034b77a2ad777d82a">XUN_LCR_ENABLE_PARITY</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#805fd3098feef7ea2578dd27ad1809c7">XUN_LCR_2_STOP_BITS</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#b45bce80ad3e602d282d0f09942feb1f">XUN_LCR_8_DATA_BITS</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#301b76b8fe8457c064f27b2e4944fa26">XUN_LCR_7_DATA_BITS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#01a6ca1c35a0e0e25551dc10d4270156">XUN_LCR_6_DATA_BITS</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#161c5a66eb6f26a99738106f3d13c8fe">XUN_LCR_LENGTH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#2ca8a4bb24a1a922821c4b8d731aad4c">XUN_LCR_PARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td colspan="2"><br><h2>Mode Control Register(MCR) mask(s)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#4617804d05500a3181999c769fc31274">XUN_MCR_LOOP</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#785769bdf3bb23c49818d746cda0a4df">XUN_MCR_OUT_2</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ed6d53a5e8958e17f96c9eb6ff5d4fe4">XUN_MCR_OUT_1</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#f5f05840a318ae5755c3f0b63036f428">XUN_MCR_RTS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#3eea7fe7c78e492178c9c0a6329c744d">XUN_MCR_DTR</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td colspan="2"><br><h2>Line Status Register(LSR) mask(s)</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#fa09f898f2b6d3ff54ee802649a0bf38">XUN_LSR_RX_FIFO_ERROR</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#6c59d76d718e41949583f5821e9cc767">XUN_LSR_TX_EMPTY</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#bf02f626d97247e057e331defae56718">XUN_LSR_TX_BUFFER_EMPTY</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#9ef19902e34f8b4a9c6156b94202aa44">XUN_LSR_BREAK_INT</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#8d926786fa7bb359830e40ba5624582a">XUN_LSR_FRAMING_ERROR</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#9e5e4ef6842738c8ef83bb53abeb9319">XUN_LSR_PARITY_ERROR</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#e817225e69b0b3566054bff7e55e04a6">XUN_LSR_OVERRUN_ERROR</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#5300259f41602152391ee060fe4a4a37">XUN_LSR_DATA_READY</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#b96b5503a4de810cc4071a0bc818a4a4">XUN_LSR_ERROR_BREAK</a>&nbsp;&nbsp;&nbsp;0x0000001E</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#6e881b60123171a7a48764bf9112ec13">XUartNs550_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#9593301b2059d5432afa1cdc5ec81c66">XUartNs550_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#ff8e8c01fe975c7f671646ea9547b452">XUartNs550_GetLineStatusReg</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XUartNs550_ReadReg((BaseAddress), XUN_LSR_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#477afdd3a69628faedaafa55b4749318">XUartNs550_GetLineControlReg</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XUartNs550_ReadReg((BaseAddress), XUN_LCR_OFFSET)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#b2b81666f511a17a78b716cf9d1c7f80">XUartNs550_SetLineControlReg</a>(BaseAddress, RegisterValue)&nbsp;&nbsp;&nbsp;XUartNs550_WriteReg((BaseAddress), XUN_LCR_OFFSET, (RegisterValue))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#a6634dbb8d2a8e089a304ad62d401c5e">XUartNs550_EnableIntr</a>(BaseAddress)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#66857aaf81ec174c08dad136d93a616d">XUartNs550_DisableIntr</a>(BaseAddress)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#013df787ad1512e4426f0b9cc29e912b">XUartNs550_IsReceiveData</a>(BaseAddress)&nbsp;&nbsp;&nbsp;(XUartNs550_GetLineStatusReg(BaseAddress) &amp; XUN_LSR_DATA_READY)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#5e2d1b2ef45fea7c304a1fcbd8f34dbb">XUartNs550_IsTransmitEmpty</a>(BaseAddress)&nbsp;&nbsp;&nbsp;(XUartNs550_GetLineStatusReg(BaseAddress) &amp; XUN_LSR_TX_BUFFER_EMPTY)</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#1dfb01a5c119e7c2c32f134923222335">XUartNs550_SendByte</a> (u32 BaseAddress, u8 Data)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#f6a2f8563e5c474fec80d8d1bce7ce1d">XUartNs550_RecvByte</a> (u32 BaseAddress)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartns550__l_8h.html#9d68bacac424f20066e8925490ac9b1b">XUartNs550_SetBaud</a> (u32 BaseAddress, u32 InputClockHz, u32 BaudRate)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="66857aaf81ec174c08dad136d93a616d"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_DisableIntr" ref="66857aaf81ec174c08dad136d93a616d" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUartNs550_DisableIntr          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xuartns550__l_8h.html#9593301b2059d5432afa1cdc5ec81c66">XUartNs550_WriteReg</a>((BaseAddress), <a class="code" href="xuartns550__l_8h.html#aa4e46d0f7375d08ebe6cac407bf4ca7">XUN_IER_OFFSET</a>,              \
                        <a class="code" href="xuartns550__l_8h.html#6e881b60123171a7a48764bf9112ec13">XUartNs550_ReadReg</a>((BaseAddress), <a class="code" href="xuartns550__l_8h.html#aa4e46d0f7375d08ebe6cac407bf4ca7">XUN_IER_OFFSET</a>) &amp; \
                        ~(<a class="code" href="xuartns550__l_8h.html#8e9988eff441089f41802e4a549534fd">XUN_IER_RX_LINE</a> | <a class="code" href="xuartns550__l_8h.html#daf38c709d89b512fdbe909e7716e2cb">XUN_IER_TX_EMPTY</a> | <a class="code" href="xuartns550__l_8h.html#68e0e8e4008d17048529909a17bf28cc">XUN_IER_RX_DATA</a>))
</pre></div>Disable the transmit and receive interrupts of the UART.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xuartns550__l_8h.html#66857aaf81ec174c08dad136d93a616d">XUartNs550_DisableIntr(u32 BaseAddress)</a>;, </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="a6634dbb8d2a8e089a304ad62d401c5e"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_EnableIntr" ref="a6634dbb8d2a8e089a304ad62d401c5e" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUartNs550_EnableIntr          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><div class="fragment"><pre class="fragment"><a class="code" href="xuartns550__l_8h.html#9593301b2059d5432afa1cdc5ec81c66">XUartNs550_WriteReg</a>((BaseAddress), <a class="code" href="xuartns550__l_8h.html#aa4e46d0f7375d08ebe6cac407bf4ca7">XUN_IER_OFFSET</a>,              \
                         <a class="code" href="xuartns550__l_8h.html#6e881b60123171a7a48764bf9112ec13">XUartNs550_ReadReg</a>((BaseAddress), <a class="code" href="xuartns550__l_8h.html#aa4e46d0f7375d08ebe6cac407bf4ca7">XUN_IER_OFFSET</a>) | \
                         (<a class="code" href="xuartns550__l_8h.html#8e9988eff441089f41802e4a549534fd">XUN_IER_RX_LINE</a> | <a class="code" href="xuartns550__l_8h.html#daf38c709d89b512fdbe909e7716e2cb">XUN_IER_TX_EMPTY</a> | <a class="code" href="xuartns550__l_8h.html#68e0e8e4008d17048529909a17bf28cc">XUN_IER_RX_DATA</a>))
</pre></div>Enable the transmit and receive interrupts of the UART.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void <a class="el" href="xuartns550__l_8h.html#a6634dbb8d2a8e089a304ad62d401c5e">XUartNs550_EnableIntr(u32 BaseAddress)</a>;, </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="477afdd3a69628faedaafa55b4749318"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_GetLineControlReg" ref="477afdd3a69628faedaafa55b4749318" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUartNs550_GetLineControlReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XUartNs550_ReadReg((BaseAddress), XUN_LCR_OFFSET)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Get the UART Line Status Register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xuartns550__l_8h.html#477afdd3a69628faedaafa55b4749318">XUartNs550_GetLineControlReg(u32 BaseAddress)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ff8e8c01fe975c7f671646ea9547b452"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_GetLineStatusReg" ref="ff8e8c01fe975c7f671646ea9547b452" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUartNs550_GetLineStatusReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XUartNs550_ReadReg((BaseAddress), XUN_LSR_OFFSET)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Get the UART Line Status Register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xuartns550__l_8h.html#ff8e8c01fe975c7f671646ea9547b452">XUartNs550_GetLineStatusReg(u32 BaseAddress)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="013df787ad1512e4426f0b9cc29e912b"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_IsReceiveData" ref="013df787ad1512e4426f0b9cc29e912b" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUartNs550_IsReceiveData          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(XUartNs550_GetLineStatusReg(BaseAddress) &amp; XUN_LSR_DATA_READY)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Determine if there is receive data in the receiver and/or FIFO.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE if there is receive data, FALSE otherwise.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: int <a class="el" href="xuartns550__l_8h.html#013df787ad1512e4426f0b9cc29e912b">XUartNs550_IsReceiveData(u32 BaseAddress)</a>;, </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="5e2d1b2ef45fea7c304a1fcbd8f34dbb"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_IsTransmitEmpty" ref="5e2d1b2ef45fea7c304a1fcbd8f34dbb" args="(BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUartNs550_IsTransmitEmpty          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;(XUartNs550_GetLineStatusReg(BaseAddress) &amp; XUN_LSR_TX_BUFFER_EMPTY)</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Determine if a byte of data can be sent with the transmitter.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE if a byte can be sent, FALSE otherwise.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: int <a class="el" href="xuartns550__l_8h.html#5e2d1b2ef45fea7c304a1fcbd8f34dbb">XUartNs550_IsTransmitEmpty(u32 BaseAddress)</a>;, </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="6e881b60123171a7a48764bf9112ec13"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_ReadReg" ref="6e881b60123171a7a48764bf9112ec13" args="(BaseAddress, RegOffset)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUartNs550_ReadReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read a UART register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The value read from the register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 <a class="el" href="xuartns550__l_8h.html#6e881b60123171a7a48764bf9112ec13">XUartNs550_ReadReg(u32 BaseAddress, u32 RegOffset)</a>; </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="b2b81666f511a17a78b716cf9d1c7f80"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_SetLineControlReg" ref="b2b81666f511a17a78b716cf9d1c7f80" args="(BaseAddress, RegisterValue)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUartNs550_SetLineControlReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegisterValue&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;XUartNs550_WriteReg((BaseAddress), XUN_LCR_OFFSET, (RegisterValue))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set the UART Line Status Register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: void XUartNs550_SetLineControlReg(u32 BaseAddress, u32 RegisterValue); </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="9593301b2059d5432afa1cdc5ec81c66"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_WriteReg" ref="9593301b2059d5432afa1cdc5ec81c66" args="(BaseAddress, RegOffset, RegisterValue)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUartNs550_WriteReg          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">BaseAddress,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegOffset,         <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>RegisterValue&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap>&nbsp;&nbsp;&nbsp;Xil_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write to a UART register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>contains the offset from the 1st register of the device to select the specific register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegisterValue</em>&nbsp;</td><td>is the value to be written to the regsiter.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-Style signature: u32 XUartNs550_WriteReg(u32 BaseAddress, u32 RegOffset, u32 RegisterValue); </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="42fe90ebaad50012dc8c3752e368dd29"></a><!-- doxytag: member="xuartns550_l.h::XUN_DRLM_OFFSET" ref="42fe90ebaad50012dc8c3752e368dd29" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_DRLM_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x04)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Divisor Register MSB     </td>
  </tr>
</table>
<a class="anchor" name="c8f869a34999147983c5e80158f252d5"></a><!-- doxytag: member="xuartns550_l.h::XUN_DRLS_OFFSET" ref="c8f869a34999147983c5e80158f252d5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_DRLS_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x00)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Divisor Register LSB     </td>
  </tr>
</table>
<a class="anchor" name="866d4303e8b7ebfab28ae9e47c00fc6e"></a><!-- doxytag: member="xuartns550_l.h::XUN_FCR_OFFSET" ref="866d4303e8b7ebfab28ae9e47c00fc6e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_FCR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x08)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Fifo control, write only     </td>
  </tr>
</table>
<a class="anchor" name="156b537037e17f74458004032fdbc65b"></a><!-- doxytag: member="xuartns550_l.h::XUN_FIFO_ENABLE" ref="156b537037e17f74458004032fdbc65b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_FIFO_ENABLE&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable the FIFOs     </td>
  </tr>
</table>
<a class="anchor" name="2036cf4a833431a452bdf212b6815980"></a><!-- doxytag: member="xuartns550_l.h::XUN_FIFO_RX_RESET" ref="2036cf4a833431a452bdf212b6815980" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_FIFO_RX_RESET&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reset the receive FIFO     </td>
  </tr>
</table>
<a class="anchor" name="68fc2345fced328cc58f6e8dfc9a7f1c"></a><!-- doxytag: member="xuartns550_l.h::XUN_FIFO_RX_TRIG_LSB" ref="68fc2345fced328cc58f6e8dfc9a7f1c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_FIFO_RX_TRIG_LSB&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Trigger level LSB     </td>
  </tr>
</table>
<a class="anchor" name="fad6dd43f55fc6df1a26e334324cfcd2"></a><!-- doxytag: member="xuartns550_l.h::XUN_FIFO_RX_TRIG_MSB" ref="fad6dd43f55fc6df1a26e334324cfcd2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_FIFO_RX_TRIG_MSB&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Trigger level MSB     </td>
  </tr>
</table>
<a class="anchor" name="5050a872005d61623a78f40daea9ada8"></a><!-- doxytag: member="xuartns550_l.h::XUN_FIFO_RX_TRIGGER" ref="5050a872005d61623a78f40daea9ada8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_FIFO_RX_TRIGGER&nbsp;&nbsp;&nbsp;0x000000C0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Both trigger level bits     </td>
  </tr>
</table>
<a class="anchor" name="48b2c7c83ddb79751b0fb706e9fa62a5"></a><!-- doxytag: member="xuartns550_l.h::XUN_FIFO_TX_RESET" ref="48b2c7c83ddb79751b0fb706e9fa62a5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_FIFO_TX_RESET&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Reset the transmit FIFO     </td>
  </tr>
</table>
<a class="anchor" name="9a817c00e5274fabcb6b2233246348c8"></a><!-- doxytag: member="xuartns550_l.h::XUN_IER_MODEM_STATUS" ref="9a817c00e5274fabcb6b2233246348c8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_IER_MODEM_STATUS&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Modem status interrupt     </td>
  </tr>
</table>
<a class="anchor" name="aa4e46d0f7375d08ebe6cac407bf4ca7"></a><!-- doxytag: member="xuartns550_l.h::XUN_IER_OFFSET" ref="aa4e46d0f7375d08ebe6cac407bf4ca7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_IER_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x04)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt enable     </td>
  </tr>
</table>
<a class="anchor" name="68e0e8e4008d17048529909a17bf28cc"></a><!-- doxytag: member="xuartns550_l.h::XUN_IER_RX_DATA" ref="68e0e8e4008d17048529909a17bf28cc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_IER_RX_DATA&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receiver data available     </td>
  </tr>
</table>
<a class="anchor" name="8e9988eff441089f41802e4a549534fd"></a><!-- doxytag: member="xuartns550_l.h::XUN_IER_RX_LINE" ref="8e9988eff441089f41802e4a549534fd" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_IER_RX_LINE&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive status interrupt     </td>
  </tr>
</table>
<a class="anchor" name="daf38c709d89b512fdbe909e7716e2cb"></a><!-- doxytag: member="xuartns550_l.h::XUN_IER_TX_EMPTY" ref="daf38c709d89b512fdbe909e7716e2cb" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_IER_TX_EMPTY&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmitter empty interrupt     </td>
  </tr>
</table>
<a class="anchor" name="8a992d621131bb0ab6c5f3c863360c59"></a><!-- doxytag: member="xuartns550_l.h::XUN_IIR_OFFSET" ref="8a992d621131bb0ab6c5f3c863360c59" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_IIR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x08)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Interrupt id, read only     </td>
  </tr>
</table>
<a class="anchor" name="03873a99ed34ce4c46e0ff680f52a07b"></a><!-- doxytag: member="xuartns550_l.h::XUN_INT_ID_FIFOS_ENABLED" ref="03873a99ed34ce4c46e0ff680f52a07b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_INT_ID_FIFOS_ENABLED&nbsp;&nbsp;&nbsp;0x000000C0          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Only the FIFOs enable     </td>
  </tr>
</table>
<a class="anchor" name="571b860d6844087e0f3e600e13c0a005"></a><!-- doxytag: member="xuartns550_l.h::XUN_INT_ID_MASK" ref="571b860d6844087e0f3e600e13c0a005" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_INT_ID_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Only the interrupt ID     </td>
  </tr>
</table>
<a class="anchor" name="805fd3098feef7ea2578dd27ad1809c7"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_2_STOP_BITS" ref="805fd3098feef7ea2578dd27ad1809c7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LCR_2_STOP_BITS&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1= 2 stop bits,0 = 1 stop bit     </td>
  </tr>
</table>
<a class="anchor" name="01a6ca1c35a0e0e25551dc10d4270156"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_6_DATA_BITS" ref="01a6ca1c35a0e0e25551dc10d4270156" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LCR_6_DATA_BITS&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
6 Data bits selection     </td>
  </tr>
</table>
<a class="anchor" name="301b76b8fe8457c064f27b2e4944fa26"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_7_DATA_BITS" ref="301b76b8fe8457c064f27b2e4944fa26" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LCR_7_DATA_BITS&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
7 Data bits selection     </td>
  </tr>
</table>
<a class="anchor" name="b45bce80ad3e602d282d0f09942feb1f"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_8_DATA_BITS" ref="b45bce80ad3e602d282d0f09942feb1f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LCR_8_DATA_BITS&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
8 Data bits selection     </td>
  </tr>
</table>
<a class="anchor" name="b9a3f9f216634a337c8a0b0fcef2881f"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_DLAB" ref="b9a3f9f216634a337c8a0b0fcef2881f" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LCR_DLAB&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Divisor latch access     </td>
  </tr>
</table>
<a class="anchor" name="9c6908e20e1935d034b77a2ad777d82a"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_ENABLE_PARITY" ref="9c6908e20e1935d034b77a2ad777d82a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LCR_ENABLE_PARITY&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = Enable, 0 = Disable parity     </td>
  </tr>
</table>
<a class="anchor" name="9dc7f056cbaab65b289e729f039d02f1"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_EVEN_PARITY" ref="9dc7f056cbaab65b289e729f039d02f1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LCR_EVEN_PARITY&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
1 = even, 0 = odd parity     </td>
  </tr>
</table>
<a class="anchor" name="161c5a66eb6f26a99738106f3d13c8fe"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_LENGTH_MASK" ref="161c5a66eb6f26a99738106f3d13c8fe" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LCR_LENGTH_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Both length bits mask     </td>
  </tr>
</table>
<a class="anchor" name="f02c749d0f090fdd32f5a222b201c786"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_OFFSET" ref="f02c749d0f090fdd32f5a222b201c786" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LCR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x0C)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Line Control Register     </td>
  </tr>
</table>
<a class="anchor" name="2ca8a4bb24a1a922821c4b8d731aad4c"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_PARITY_MASK" ref="2ca8a4bb24a1a922821c4b8d731aad4c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LCR_PARITY_MASK&nbsp;&nbsp;&nbsp;0x00000018          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Both parity bits mask     </td>
  </tr>
</table>
<a class="anchor" name="fd018d8a228553ff0b6c70ffc0e569f5"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_SET_BREAK" ref="fd018d8a228553ff0b6c70ffc0e569f5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LCR_SET_BREAK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Cause a break condition     </td>
  </tr>
</table>
<a class="anchor" name="e86926a79f99ad2d7b399afec277cf5a"></a><!-- doxytag: member="xuartns550_l.h::XUN_LCR_STICK_PARITY" ref="e86926a79f99ad2d7b399afec277cf5a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LCR_STICK_PARITY&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Stick Parity     </td>
  </tr>
</table>
<a class="anchor" name="9ef19902e34f8b4a9c6156b94202aa44"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_BREAK_INT" ref="9ef19902e34f8b4a9c6156b94202aa44" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LSR_BREAK_INT&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Break detected interrupt     </td>
  </tr>
</table>
<a class="anchor" name="5300259f41602152391ee060fe4a4a37"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_DATA_READY" ref="5300259f41602152391ee060fe4a4a37" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LSR_DATA_READY&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive data ready     </td>
  </tr>
</table>
<a class="anchor" name="b96b5503a4de810cc4071a0bc818a4a4"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_ERROR_BREAK" ref="b96b5503a4de810cc4071a0bc818a4a4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LSR_ERROR_BREAK&nbsp;&nbsp;&nbsp;0x0000001E          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Errors except FIFO error and break detected     </td>
  </tr>
</table>
<a class="anchor" name="8d926786fa7bb359830e40ba5624582a"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_FRAMING_ERROR" ref="8d926786fa7bb359830e40ba5624582a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LSR_FRAMING_ERROR&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Framing error on current byte     </td>
  </tr>
</table>
<a class="anchor" name="7950e2f6ea6e48a436af462df12df386"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_OFFSET" ref="7950e2f6ea6e48a436af462df12df386" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LSR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x14)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Line Status Register     </td>
  </tr>
</table>
<a class="anchor" name="e817225e69b0b3566054bff7e55e04a6"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_OVERRUN_ERROR" ref="e817225e69b0b3566054bff7e55e04a6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LSR_OVERRUN_ERROR&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Overrun error on receive FIFO     </td>
  </tr>
</table>
<a class="anchor" name="9e5e4ef6842738c8ef83bb53abeb9319"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_PARITY_ERROR" ref="9e5e4ef6842738c8ef83bb53abeb9319" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LSR_PARITY_ERROR&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Parity error on current byte     </td>
  </tr>
</table>
<a class="anchor" name="fa09f898f2b6d3ff54ee802649a0bf38"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_RX_FIFO_ERROR" ref="fa09f898f2b6d3ff54ee802649a0bf38" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LSR_RX_FIFO_ERROR&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
An errored byte is in FIFO     </td>
  </tr>
</table>
<a class="anchor" name="bf02f626d97247e057e331defae56718"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_TX_BUFFER_EMPTY" ref="bf02f626d97247e057e331defae56718" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LSR_TX_BUFFER_EMPTY&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmit holding reg empty     </td>
  </tr>
</table>
<a class="anchor" name="6c59d76d718e41949583f5821e9cc767"></a><!-- doxytag: member="xuartns550_l.h::XUN_LSR_TX_EMPTY" ref="6c59d76d718e41949583f5821e9cc767" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_LSR_TX_EMPTY&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmitter is empty     </td>
  </tr>
</table>
<a class="anchor" name="3eea7fe7c78e492178c9c0a6329c744d"></a><!-- doxytag: member="xuartns550_l.h::XUN_MCR_DTR" ref="3eea7fe7c78e492178c9c0a6329c744d" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_MCR_DTR&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
DTR signal     </td>
  </tr>
</table>
<a class="anchor" name="4617804d05500a3181999c769fc31274"></a><!-- doxytag: member="xuartns550_l.h::XUN_MCR_LOOP" ref="4617804d05500a3181999c769fc31274" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_MCR_LOOP&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Local loopback     </td>
  </tr>
</table>
<a class="anchor" name="4e1b447c994ec0db4368f21b10224c0c"></a><!-- doxytag: member="xuartns550_l.h::XUN_MCR_OFFSET" ref="4e1b447c994ec0db4368f21b10224c0c" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_MCR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x10)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Modem Control Register     </td>
  </tr>
</table>
<a class="anchor" name="ed6d53a5e8958e17f96c9eb6ff5d4fe4"></a><!-- doxytag: member="xuartns550_l.h::XUN_MCR_OUT_1" ref="ed6d53a5e8958e17f96c9eb6ff5d4fe4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_MCR_OUT_1&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
General output 1 signal     </td>
  </tr>
</table>
<a class="anchor" name="785769bdf3bb23c49818d746cda0a4df"></a><!-- doxytag: member="xuartns550_l.h::XUN_MCR_OUT_2" ref="785769bdf3bb23c49818d746cda0a4df" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_MCR_OUT_2&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
General output 2 signal     </td>
  </tr>
</table>
<a class="anchor" name="f5f05840a318ae5755c3f0b63036f428"></a><!-- doxytag: member="xuartns550_l.h::XUN_MCR_RTS" ref="f5f05840a318ae5755c3f0b63036f428" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_MCR_RTS&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RTS signal     </td>
  </tr>
</table>
<a class="anchor" name="d1729f4e2ecf453792b735fa8438c36a"></a><!-- doxytag: member="xuartns550_l.h::XUN_MSR_OFFSET" ref="d1729f4e2ecf453792b735fa8438c36a" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_MSR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET + 0x18)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Modem Status Register     </td>
  </tr>
</table>
<a class="anchor" name="f8c5b2be7a00c71b0585c6fbf077cdbc"></a><!-- doxytag: member="xuartns550_l.h::XUN_RBR_OFFSET" ref="f8c5b2be7a00c71b0585c6fbf077cdbc" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_RBR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive buffer, read only     </td>
  </tr>
</table>
<a class="anchor" name="0cdb74e2ac08cdf854a86aadc281a18e"></a><!-- doxytag: member="xuartns550_l.h::XUN_THR_OFFSET" ref="0cdb74e2ac08cdf854a86aadc281a18e" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define XUN_THR_OFFSET&nbsp;&nbsp;&nbsp;(XUN_REG_OFFSET)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Transmit holding register     </td>
  </tr>
</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="f6a2f8563e5c474fec80d8d1bce7ce1d"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_RecvByte" ref="f6a2f8563e5c474fec80d8d1bce7ce1d" args="(u32 BaseAddress)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u8 XUartNs550_RecvByte           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>BaseAddress</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function receives a byte from the UART. It operates in a polling mode and blocks until a byte of data is received.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the UART.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The data byte received by the UART.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="1dfb01a5c119e7c2c32f134923222335"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_SendByte" ref="1dfb01a5c119e7c2c32f134923222335" args="(u32 BaseAddress, u8 Data)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XUartNs550_SendByte           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname" nowrap> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u8&nbsp;</td>
          <td class="mdname" nowrap> <em>Data</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
This function sends a data byte with the UART. This function operates in the polling mode and blocks until the data has been put into the UART transmit holding register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the UART. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>contains the data byte to be sent.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="9d68bacac424f20066e8925490ac9b1b"></a><!-- doxytag: member="xuartns550_l.h::XUartNs550_SetBaud" ref="9d68bacac424f20066e8925490ac9b1b" args="(u32 BaseAddress, u32 InputClockHz, u32 BaudRate)" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void XUartNs550_SetBaud           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">u32&nbsp;</td>
          <td class="mdname" nowrap> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u32&nbsp;</td>
          <td class="mdname" nowrap> <em>InputClockHz</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>u32&nbsp;</td>
          <td class="mdname" nowrap> <em>BaudRate</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Set the baud rate for the UART.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>contains the base address of the UART. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>InputClockHz</em>&nbsp;</td><td>is the frequency of the input clock to the device in Hertz. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>BaudRate</em>&nbsp;</td><td>is the baud rate to be set.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>None. </dd></dl>
    </td>
  </tr>
</table>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
