// Seed: 1698092948
module module_0 ();
  assign id_1 = id_1;
  logic [7:0] id_2;
  assign id_2[1] = 1;
  module_2(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input tri id_4,
    input wand id_5,
    output wor id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wire id_9,
    output wand id_10
);
  wire id_12;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge id_1) if (1 && 1) id_2 = 1 > id_3;
endmodule
