INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/reports/link
	Log files: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/build_dir_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin.link_summary, at Fri Nov 22 13:58:27 2024
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Nov 22 13:58:27 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/reports/link/v++_link_krnl_vaddmul.link_guidance.html', at Fri Nov 22 13:58:29 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-1302] Platform 'xilinx_u280_xdma_201920_3.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [13:58:58] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo -keep --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/int --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Nov 22 13:59:02 2024
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [13:59:43] build_xd_ip_db started: /tools/Xilinx/Vitis/2021.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link/iprepo/xilinx_com_hls_krnl_vaddmul_1_0,krnl_vaddmul -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [14:00:03] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 44016 ; free virtual = 501819
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [14:00:03] cfgen started: /tools/Xilinx/Vitis/2021.2/bin/cfgen  -nk krnl_vaddmul:5 -sp krnl_vaddmul_1.in1:HBM[0] -sp krnl_vaddmul_1.in2:HBM[1] -sp krnl_vaddmul_1.out_add:HBM[2] -sp krnl_vaddmul_1.out_mul:HBM[3] -sp krnl_vaddmul_2.in1:HBM[4] -sp krnl_vaddmul_2.in2:HBM[5] -sp krnl_vaddmul_2.out_add:HBM[6] -sp krnl_vaddmul_2.out_mul:HBM[7] -sp krnl_vaddmul_3.in1:HBM[8] -sp krnl_vaddmul_3.in2:HBM[9] -sp krnl_vaddmul_3.out_add:HBM[10] -sp krnl_vaddmul_3.out_mul:HBM[11] -sp krnl_vaddmul_4.in1:HBM[12] -sp krnl_vaddmul_4.in2:HBM[13] -sp krnl_vaddmul_4.out_add:HBM[14] -sp krnl_vaddmul_4.out_mul:HBM[15] -sp krnl_vaddmul_5.in1:HBM[16] -sp krnl_vaddmul_5.in2:HBM[17] -sp krnl_vaddmul_5.out_add:HBM[18] -sp krnl_vaddmul_5.out_mul:HBM[19] -dmclkid 0 -r /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul, num: 5  {krnl_vaddmul_1 krnl_vaddmul_2 krnl_vaddmul_3 krnl_vaddmul_4 krnl_vaddmul_5}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: in1, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: in2, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: out_add, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_1, k_port: out_mul, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: in1, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: in2, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: out_add, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_2, k_port: out_mul, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: in1, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: in2, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: out_add, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_3, k_port: out_mul, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: in1, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: in2, sptag: HBM[13]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: out_add, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_4, k_port: out_mul, sptag: HBM[15]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_5, k_port: in1, sptag: HBM[16]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_5, k_port: in2, sptag: HBM[17]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_5, k_port: out_add, sptag: HBM[18]
INFO: [CFGEN 83-0]   kernel: krnl_vaddmul_5, k_port: out_mul, sptag: HBM[19]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.in1 to HBM[0] for directive krnl_vaddmul_1.in1:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.in2 to HBM[1] for directive krnl_vaddmul_1.in2:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.out_add to HBM[2] for directive krnl_vaddmul_1.out_add:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_1.out_mul to HBM[3] for directive krnl_vaddmul_1.out_mul:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.in1 to HBM[4] for directive krnl_vaddmul_2.in1:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.in2 to HBM[5] for directive krnl_vaddmul_2.in2:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.out_add to HBM[6] for directive krnl_vaddmul_2.out_add:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_2.out_mul to HBM[7] for directive krnl_vaddmul_2.out_mul:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.in1 to HBM[8] for directive krnl_vaddmul_3.in1:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.in2 to HBM[9] for directive krnl_vaddmul_3.in2:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.out_add to HBM[10] for directive krnl_vaddmul_3.out_add:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_3.out_mul to HBM[11] for directive krnl_vaddmul_3.out_mul:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.in1 to HBM[12] for directive krnl_vaddmul_4.in1:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.in2 to HBM[13] for directive krnl_vaddmul_4.in2:HBM[13]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.out_add to HBM[14] for directive krnl_vaddmul_4.out_add:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_4.out_mul to HBM[15] for directive krnl_vaddmul_4.out_mul:HBM[15]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_5.in1 to HBM[16] for directive krnl_vaddmul_5.in1:HBM[16]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_5.in2 to HBM[17] for directive krnl_vaddmul_5.in2:HBM[17]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_5.out_add to HBM[18] for directive krnl_vaddmul_5.out_add:HBM[18]
INFO: [CFGEN 83-2228] Creating mapping for argument krnl_vaddmul_5.out_mul to HBM[19] for directive krnl_vaddmul_5.out_mul:HBM[19]
INFO: [SYSTEM_LINK 82-37] [14:00:11] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 44020 ; free virtual = 501823
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [14:00:11] cf2bd started: /tools/Xilinx/Vitis/2021.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.xsd --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [14:00:20] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2168.234 ; gain = 0.000 ; free physical = 44010 ; free virtual = 501818
INFO: [v++ 60-1441] [14:00:20] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:20 ; elapsed = 00:01:22 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 44053 ; free virtual = 501862
INFO: [v++ 60-1443] [14:00:21] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/int/sdsl.dat -rtd /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw.rtd -nofilter /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw_full.rtd -xclbin /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [14:00:31] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 44057 ; free virtual = 501865
INFO: [v++ 60-1443] [14:00:31] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/run_link
INFO: [v++ 60-1441] [14:00:32] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:01 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 44048 ; free virtual = 501857
INFO: [v++ 60-1443] [14:00:33] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/.ipcache -s --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/int --log_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/logs/link --report_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/reports/link --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/int/vplConfig.ini -k /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link --no-info --iprepo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0 --messageDb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/run_link/vpl.pb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/run_link

****** vpl v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2021.2
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform
[14:15:49] Run vpl: Step create_project: Started
Creating Vivado project.
[14:16:11] Run vpl: Step create_project: Completed
[14:16:11] Run vpl: Step create_bd: Started
[14:17:30] Run vpl: Step create_bd: RUNNING...
[14:18:47] Run vpl: Step create_bd: RUNNING...
[14:20:05] Run vpl: Step create_bd: RUNNING...
[14:21:23] Run vpl: Step create_bd: RUNNING...
[14:22:40] Run vpl: Step create_bd: RUNNING...
[14:23:58] Run vpl: Step create_bd: RUNNING...
[14:25:16] Run vpl: Step create_bd: RUNNING...
[14:26:35] Run vpl: Step create_bd: RUNNING...
[14:27:54] Run vpl: Step create_bd: RUNNING...
[14:29:13] Run vpl: Step create_bd: RUNNING...
[14:30:31] Run vpl: Step create_bd: RUNNING...
[14:31:49] Run vpl: Step create_bd: RUNNING...
[14:33:06] Run vpl: Step create_bd: RUNNING...
[14:34:23] Run vpl: Step create_bd: RUNNING...
[14:34:25] Run vpl: Step create_bd: Completed
[14:34:25] Run vpl: Step update_bd: Started
[14:34:31] Run vpl: Step update_bd: Completed
[14:34:31] Run vpl: Step generate_target: Started
[14:35:49] Run vpl: Step generate_target: RUNNING...
[14:37:07] Run vpl: Step generate_target: RUNNING...
[14:38:24] Run vpl: Step generate_target: RUNNING...
[14:39:42] Run vpl: Step generate_target: RUNNING...
[14:41:00] Run vpl: Step generate_target: RUNNING...
[14:42:19] Run vpl: Step generate_target: RUNNING...
[14:43:36] Run vpl: Step generate_target: RUNNING...
[14:44:50] Run vpl: Step generate_target: Completed
[14:44:50] Run vpl: Step config_hw_runs: Started
[14:45:18] Run vpl: Step config_hw_runs: Completed
[14:45:18] Run vpl: Step synth: Started
[14:46:22] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:46:53] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:47:25] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:47:59] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:48:32] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:49:04] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:49:37] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:50:10] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:50:44] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:51:17] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:51:50] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:52:25] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:52:59] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:53:34] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:54:08] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:54:42] Block-level synthesis in progress, 0 of 5 jobs complete, 1 job running.
[14:55:21] Block-level synthesis in progress, 1 of 5 jobs complete, 0 jobs running.
[14:55:55] Block-level synthesis in progress, 1 of 5 jobs complete, 0 jobs running.
[14:56:29] Block-level synthesis in progress, 1 of 5 jobs complete, 0 jobs running.
[14:57:04] Block-level synthesis in progress, 1 of 5 jobs complete, 4 jobs running.
[14:57:44] Block-level synthesis in progress, 1 of 5 jobs complete, 4 jobs running.
[14:58:24] Block-level synthesis in progress, 5 of 5 jobs complete, 0 jobs running.
[14:59:01] Top-level synthesis in progress.
[14:59:42] Top-level synthesis in progress.
[15:00:18] Top-level synthesis in progress.
[15:01:00] Top-level synthesis in progress.
[15:01:36] Top-level synthesis in progress.
[15:02:16] Top-level synthesis in progress.
[15:02:51] Top-level synthesis in progress.
[15:03:26] Top-level synthesis in progress.
[15:04:08] Top-level synthesis in progress.
[15:04:55] Run vpl: Step synth: Completed
[15:04:55] Run vpl: Step impl: Started
[15:24:05] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 23m 28s 

[15:24:05] Starting logic optimization..
[15:27:17] Phase 1 Retarget
[15:27:48] Phase 2 Constant propagation
[15:28:19] Phase 3 Sweep
[15:30:58] Phase 4 BUFG optimization
[15:31:30] Phase 5 Shift Register Optimization
[15:31:30] Phase 6 Post Processing Netlist
[15:36:13] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 12m 07s 

[15:36:13] Starting logic placement..
[15:38:51] Phase 1 Placer Initialization
[15:38:51] Phase 1.1 Placer Initialization Netlist Sorting
[15:44:07] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[15:46:44] Phase 1.3 Build Placer Netlist Model
[15:51:27] Phase 1.4 Constrain Clocks/Macros
[15:53:33] Phase 2 Global Placement
[15:53:33] Phase 2.1 Floorplanning
[15:55:38] Phase 2.1.1 Partition Driven Placement
[15:55:38] Phase 2.1.1.1 PBP: Partition Driven Placement
[15:59:20] Phase 2.1.1.2 PBP: Clock Region Placement
[16:02:30] Phase 2.1.1.3 PBP: Compute Congestion
[16:03:03] Phase 2.1.1.4 PBP: UpdateTiming
[16:04:07] Phase 2.1.1.5 PBP: Add part constraints
[16:04:07] Phase 2.2 Physical Synthesis After Floorplan
[16:06:14] Phase 2.3 Update Timing before SLR Path Opt
[16:06:14] Phase 2.4 Post-Processing in Floorplanning
[16:06:14] Phase 2.5 Global Placement Core
[16:26:25] Phase 2.5.1 Physical Synthesis In Placer
[16:38:43] Phase 3 Detail Placement
[16:38:43] Phase 3.1 Commit Multi Column Macros
[16:39:20] Phase 3.2 Commit Most Macros & LUTRAMs
[16:44:29] Phase 3.3 Small Shape DP
[16:44:29] Phase 3.3.1 Small Shape Clustering
[16:51:29] Phase 3.3.2 Flow Legalize Slice Clusters
[16:51:29] Phase 3.3.3 Slice Area Swap
[16:56:35] Phase 3.4 Place Remaining
[16:56:35] Phase 3.5 Re-assign LUT pins
[16:57:06] Phase 3.6 Pipeline Register Optimization
[16:57:38] Phase 3.7 Fast Optimization
[17:01:20] Phase 4 Post Placement Optimization and Clean-Up
[17:01:20] Phase 4.1 Post Commit Optimization
[17:06:38] Phase 4.1.1 Post Placement Optimization
[17:06:38] Phase 4.1.1.1 BUFG Insertion
[17:06:38] Phase 1 Physical Synthesis Initialization
[17:09:17] Phase 4.1.1.2 BUFG Replication
[17:09:17] Phase 4.1.1.3 Post Placement Timing Optimization
[17:18:46] Phase 4.1.1.4 Replication
[17:22:27] Phase 4.2 Post Placement Cleanup
[17:22:59] Phase 4.3 Placer Reporting
[17:22:59] Phase 4.3.1 Print Estimated Congestion
[17:22:59] Phase 4.4 Final Placement Cleanup
[17:50:01] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 02h 13m 48s 

[17:50:01] Starting logic routing..
[17:52:39] Phase 1 Build RT Design
[17:59:07] Phase 2 Router Initialization
[17:59:07] Phase 2.1 Fix Topology Constraints
[17:59:39] Phase 2.2 Pre Route Cleanup
[18:00:42] Phase 2.3 Global Clock Net Routing
[18:02:24] Phase 2.4 Update Timing
[18:11:31] Phase 2.5 Update Timing for Bus Skew
[18:11:31] Phase 2.5.1 Update Timing
[18:15:42] Phase 3 Initial Routing
[18:15:42] Phase 3.1 Global Routing
[18:23:11] Phase 3.2 Update Timing
[18:35:57] Phase 3.3 Update Timing
[18:48:13] Phase 3.4 Update Timing
[19:00:58] Phase 3.5 Update Timing
[19:13:15] Phase 3.6 Update Timing
[19:19:06] Phase 3.7 Update Timing
[19:27:35] Phase 4 Rip-up And Reroute
[19:27:35] Phase 4.1 Global Iteration 0
[19:28:07] Phase 4.2 Global Iteration 1
[22:12:24] Phase 4.3 Global Iteration 2
[00:14:27] Phase 5 Delay and Skew Optimization
[00:14:27] Phase 5.1 Delay CleanUp
[00:14:59] Phase 5.2 Clock Skew Optimization
[00:16:33] Phase 6 Post Hold Fix
[00:16:33] Phase 6.1 Hold Fix Iter
[00:18:09] Phase 6.2 Additional Hold Fix
[00:20:16] Phase 7 Leaf Clock Prog Delay Opt
[00:23:28] Phase 8 Route finalize
[00:23:59] Phase 9 Verifying routed nets
[00:25:03] Phase 10 Depositing Routes
[00:34:00] Run vpl: Step impl: Failed
[00:34:01] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL 18-1000] Routing results verification failed due to partially-conflicted nets (Up to first 10 of violated nets):  pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/ap_rst_n_inv_repN_4 pfm_top_i/dynamic_region/krnl_vaddmul_3/inst/ap_rst_n_inv_repN_7 pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr_reg[2] pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/Q[1] pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/Q[0] pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/s_axi_bvalid pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/m_axi_bready pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state_reg_n_0_[2] pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state_reg_n_0_[1] pfm_top_i/dynamic_region/hmss_0/inst/path_20/interconnect0_20/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state_reg[1]_2 
ERROR: [VPL 60-773] In '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/runme.log', caught Tcl error:  problem implementing dynamic region, impl_1: route_design ERROR, please look at the run log file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
WARNING: [VPL 60-732] Link warning: No monitor points found for BD automation.
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, impl_1: route_design ERROR, please look at the run log file '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_5core_minmod_35.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [00:34:08] Run run_link: Step vpl: Failed
Time (s): cpu = 00:06:44 ; elapsed = 10:33:35 . Memory (MB): peak = 2062.191 ; gain = 0.000 ; free physical = 38994 ; free virtual = 501816
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
