
*** Running vivado
    with args -log mopshub_board_v3_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mopshub_board_v3_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source mopshub_board_v3_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2445.223 ; gain = 2.023 ; free physical = 3682 ; free virtual = 18849
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2635.449 ; gain = 176.055 ; free physical = 3717 ; free virtual = 18798
Command: link_design -top mopshub_board_v3_wrapper -part xc7a200tfbg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_0_0/mopshub_board_v3_clk_wiz_0_0.dcp' for cell 'mopshub_board_v3_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s_0/mopshub_board_v3_clk_wiz_s_0.dcp' for cell 'mopshub_board_v3_i/clk_wiz_s'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s1_0/mopshub_board_v3_clk_wiz_s1_0.dcp' for cell 'mopshub_board_v3_i/clk_wiz_s1'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_ila_0_0/mopshub_board_v3_ila_0_0.dcp' for cell 'mopshub_board_v3_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_ila_1_0/mopshub_board_v3_ila_1_0.dcp' for cell 'mopshub_board_v3_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_ip_buf_0_0/mopshub_board_v3_ip_buf_0_0.dcp' for cell 'mopshub_board_v3_i/ip_buf_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_mopshub_top_board_16_0_0/mopshub_board_v3_mopshub_top_board_16_0_0.dcp' for cell 'mopshub_board_v3_i/mopshub_top_board_16_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_proc_sys_reset_0_0/mopshub_board_v3_proc_sys_reset_0_0.dcp' for cell 'mopshub_board_v3_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_selectio_wiz_0_0/mopshub_board_v3_selectio_wiz_0_0.dcp' for cell 'mopshub_board_v3_i/selectio_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_selectio_wiz_2_0/mopshub_board_v3_selectio_wiz_2_0.dcp' for cell 'mopshub_board_v3_i/selectio_wiz_2'
INFO: [Project 1-454] Reading design checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_sem_controller_wrapp_0_0/mopshub_board_v3_sem_controller_wrapp_0_0.dcp' for cell 'mopshub_board_v3_i/sem_controller_wrapp_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2635.449 ; gain = 0.000 ; free physical = 3336 ; free virtual = 18402
INFO: [Netlist 29-17] Analyzing 1528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. mopshub_board_v3_i/ip_buf_0/inst/IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mopshub_board_v3_i/ip_buf_0/input_wire' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'mopshub_board_v3_i/ip_buf_0/input_wire' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mopshub_board_v3_i/ip_buf_0/output_wire' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'mopshub_board_v3_i/ip_buf_0/output_wire' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
INFO: [Chipscope 16-324] Core: mopshub_board_v3_i/ila_0 UUID: c1ad6b56-9247-5bb1-9062-42ff6c4b652d 
INFO: [Chipscope 16-324] Core: mopshub_board_v3_i/ila_1 UUID: dd5cf458-cc00-5568-8a52-1e537ca9175e 
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/ip_repo/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'mopshub_board_v3_i/mopshub_top_board_16_0/inst/ip_xadc_wrapper0/xadc_wiz_inst/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/ip_repo/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'mopshub_board_v3_i/mopshub_top_board_16_0/inst/ip_xadc_wrapper0/xadc_wiz_inst/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_0_0/mopshub_board_v3_clk_wiz_0_0_board.xdc] for cell 'mopshub_board_v3_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_0_0/mopshub_board_v3_clk_wiz_0_0_board.xdc] for cell 'mopshub_board_v3_i/clk_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_0_0/mopshub_board_v3_clk_wiz_0_0.xdc] for cell 'mopshub_board_v3_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_0_0/mopshub_board_v3_clk_wiz_0_0.xdc] for cell 'mopshub_board_v3_i/clk_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s_0/mopshub_board_v3_clk_wiz_s_0_board.xdc] for cell 'mopshub_board_v3_i/clk_wiz_s/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s_0/mopshub_board_v3_clk_wiz_s_0_board.xdc] for cell 'mopshub_board_v3_i/clk_wiz_s/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s_0/mopshub_board_v3_clk_wiz_s_0.xdc] for cell 'mopshub_board_v3_i/clk_wiz_s/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s_0/mopshub_board_v3_clk_wiz_s_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s_0/mopshub_board_v3_clk_wiz_s_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3143.902 ; gain = 508.453 ; free physical = 2553 ; free virtual = 17893
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s_0/mopshub_board_v3_clk_wiz_s_0.xdc] for cell 'mopshub_board_v3_i/clk_wiz_s/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s1_0/mopshub_board_v3_clk_wiz_s1_0_board.xdc] for cell 'mopshub_board_v3_i/clk_wiz_s1/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s1_0/mopshub_board_v3_clk_wiz_s1_0_board.xdc] for cell 'mopshub_board_v3_i/clk_wiz_s1/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s1_0/mopshub_board_v3_clk_wiz_s1_0.xdc] for cell 'mopshub_board_v3_i/clk_wiz_s1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s1_0/mopshub_board_v3_clk_wiz_s1_0.xdc:57]
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s1_0/mopshub_board_v3_clk_wiz_s1_0.xdc] for cell 'mopshub_board_v3_i/clk_wiz_s1/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mopshub_board_v3_i/ila_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mopshub_board_v3_i/ila_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'mopshub_board_v3_i/ila_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'mopshub_board_v3_i/ila_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mopshub_board_v3_i/ila_1/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'mopshub_board_v3_i/ila_1/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'mopshub_board_v3_i/ila_1/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'mopshub_board_v3_i/ila_1/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_proc_sys_reset_0_0/mopshub_board_v3_proc_sys_reset_0_0_board.xdc] for cell 'mopshub_board_v3_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_proc_sys_reset_0_0/mopshub_board_v3_proc_sys_reset_0_0_board.xdc] for cell 'mopshub_board_v3_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_proc_sys_reset_0_0/mopshub_board_v3_proc_sys_reset_0_0.xdc] for cell 'mopshub_board_v3_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_proc_sys_reset_0_0/mopshub_board_v3_proc_sys_reset_0_0.xdc] for cell 'mopshub_board_v3_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_selectio_wiz_0_0/mopshub_board_v3_selectio_wiz_0_0.xdc] for cell 'mopshub_board_v3_i/selectio_wiz_0/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_selectio_wiz_0_0/mopshub_board_v3_selectio_wiz_0_0.xdc] for cell 'mopshub_board_v3_i/selectio_wiz_0/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_selectio_wiz_2_0/mopshub_board_v3_selectio_wiz_2_0.xdc] for cell 'mopshub_board_v3_i/selectio_wiz_2/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_selectio_wiz_2_0/mopshub_board_v3_selectio_wiz_2_0.xdc] for cell 'mopshub_board_v3_i/selectio_wiz_2/inst'
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/src/constrs_1/multiboot_specifications.xdc]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.PROG_MODE' because the property does not exist. [/home/dcs/git/mopshub/vivado/mopshub_v3/src/constrs_1/multiboot_specifications.xdc:5]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG_MODE' because the property does not exist. [/home/dcs/git/mopshub/vivado/mopshub_v3/src/constrs_1/multiboot_specifications.xdc:15]
Resolution: Create this property using create_property command before setting it.
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/src/constrs_1/multiboot_specifications.xdc]
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/src/constrs_1/mopshub_board_16bus_v3.xdc]
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/src/constrs_1/mopshub_board_16bus_v3.xdc]
Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s1_0/mopshub_board_v3_clk_wiz_s1_0_late.xdc] for cell 'mopshub_board_v3_i/clk_wiz_s1/inst'
Finished Parsing XDC File [/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.gen/sources_1/bd/mopshub_board_v3/ip/mopshub_board_v3_clk_wiz_s1_0/mopshub_board_v3_clk_wiz_s1_0_late.xdc] for cell 'mopshub_board_v3_i/clk_wiz_s1/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3143.902 ; gain = 0.000 ; free physical = 2567 ; free virtual = 17927
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 296 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 232 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1S => RAM32X1S (RAMS32): 10 instances
  RAM64M => RAM64M (RAMD64E(x4)): 32 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

23 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 3143.902 ; gain = 508.453 ; free physical = 2566 ; free virtual = 17927
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3207.938 ; gain = 64.031 ; free physical = 2549 ; free virtual = 17910

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 176275db3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3207.938 ; gain = 0.000 ; free physical = 2494 ; free virtual = 17855

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 429c864645dbe723.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3415.402 ; gain = 0.000 ; free physical = 2283 ; free virtual = 17647
Phase 1 Generate And Synthesize Debug Cores | Checksum: 184a83cbc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 3415.402 ; gain = 43.770 ; free physical = 2283 ; free virtual = 17647

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 128739229

Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 3415.402 ; gain = 43.770 ; free physical = 2309 ; free virtual = 17673
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 67 cells
INFO: [Opt 31-1021] In phase Retarget, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 195bc80da

Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 3415.402 ; gain = 43.770 ; free physical = 2309 ; free virtual = 17673
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 70 cells
INFO: [Opt 31-1021] In phase Constant propagation, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: f13ee6de

Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 3415.402 ; gain = 43.770 ; free physical = 2309 ; free virtual = 17672
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 157 cells
INFO: [Opt 31-1021] In phase Sweep, 1226 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mopshub_board_v3_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk_BUFG_inst to drive 95 load(s) on clock net mopshub_board_v3_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 10ef2ee3b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 3415.402 ; gain = 43.770 ; free physical = 2310 ; free virtual = 17673
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: f49245ff

Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 3415.402 ; gain = 43.770 ; free physical = 2309 ; free virtual = 17673
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 794e63ad

Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 3415.402 ; gain = 43.770 ; free physical = 2309 ; free virtual = 17673
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              67  |                                             84  |
|  Constant propagation         |              22  |              70  |                                             50  |
|  Sweep                        |               0  |             157  |                                           1226  |
|  BUFG optimization            |               1  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             60  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3415.402 ; gain = 0.000 ; free physical = 2308 ; free virtual = 17672
Ending Logic Optimization Task | Checksum: f3e58cb7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 3415.402 ; gain = 43.770 ; free physical = 2308 ; free virtual = 17672

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for frame_ecc_init0
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 40f11c40

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 2205 ; free virtual = 17572
Ending Power Optimization Task | Checksum: 40f11c40

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3785.203 ; gain = 369.801 ; free physical = 2230 ; free virtual = 17597

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 40f11c40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 2230 ; free virtual = 17597

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 2230 ; free virtual = 17597
Ending Netlist Obfuscation Task | Checksum: 54a7b424

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 2230 ; free virtual = 17597
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 3785.203 ; gain = 641.297 ; free physical = 2230 ; free virtual = 17597
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 2208 ; free virtual = 17577
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.runs/impl_1/mopshub_board_v3_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 2076 ; free virtual = 17578
INFO: [runtcl-4] Executing : report_drc -file mopshub_board_v3_wrapper_drc_opted.rpt -pb mopshub_board_v3_wrapper_drc_opted.pb -rpx mopshub_board_v3_wrapper_drc_opted.rpx
Command: report_drc -file mopshub_board_v3_wrapper_drc_opted.rpt -pb mopshub_board_v3_wrapper_drc_opted.pb -rpx mopshub_board_v3_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.runs/impl_1/mopshub_board_v3_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1540 ; free virtual = 17160
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1350 ; free virtual = 16947
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 336c4e0e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1350 ; free virtual = 16947
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1339 ; free virtual = 16936

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	mopshub_board_v3_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clkbuf (IBUF.O) is locked to IOB_X0Y221
	mopshub_board_v3_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y5
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17c327504

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1439 ; free virtual = 16969

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23b3669fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1399 ; free virtual = 16929

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23b3669fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1404 ; free virtual = 16933
Phase 1 Placer Initialization | Checksum: 23b3669fe

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1393 ; free virtual = 16923

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18232f132

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1375 ; free virtual = 16905

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 181c6de43

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1377 ; free virtual = 16907

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 777 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 343 nets or cells. Created 0 new cell, deleted 343 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1302 ; free virtual = 16832

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            343  |                   343  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            343  |                   343  |           0  |           3  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 199abfe34

Time (s): cpu = 00:01:52 ; elapsed = 00:01:01 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1300 ; free virtual = 16830
Phase 2.3 Global Placement Core | Checksum: 103a88326

Time (s): cpu = 00:03:01 ; elapsed = 00:01:27 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1350 ; free virtual = 16813
Phase 2 Global Placement | Checksum: 103a88326

Time (s): cpu = 00:03:01 ; elapsed = 00:01:27 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1357 ; free virtual = 16820

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1abe29524

Time (s): cpu = 00:03:07 ; elapsed = 00:01:30 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1314 ; free virtual = 16782

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2678b0602

Time (s): cpu = 00:03:19 ; elapsed = 00:01:35 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1334 ; free virtual = 16785

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 255b20e62

Time (s): cpu = 00:03:20 ; elapsed = 00:01:36 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1295 ; free virtual = 16746

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22dfe561d

Time (s): cpu = 00:03:20 ; elapsed = 00:01:36 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1315 ; free virtual = 16767

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b3b7ebfb

Time (s): cpu = 00:03:39 ; elapsed = 00:01:54 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1270 ; free virtual = 16710

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 214e8fcb2

Time (s): cpu = 00:03:41 ; elapsed = 00:01:57 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1298 ; free virtual = 16737

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1800dc0be

Time (s): cpu = 00:03:42 ; elapsed = 00:01:57 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1315 ; free virtual = 16753
Phase 3 Detail Placement | Checksum: 1800dc0be

Time (s): cpu = 00:03:42 ; elapsed = 00:01:57 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1315 ; free virtual = 16752

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 228c0593b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.321 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 195877a9a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1330 ; free virtual = 16770
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b6be8c4b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1310 ; free virtual = 16758
Phase 4.1.1.1 BUFG Insertion | Checksum: 228c0593b

Time (s): cpu = 00:04:09 ; elapsed = 00:02:09 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1309 ; free virtual = 16758
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.321. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:04:09 ; elapsed = 00:02:09 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1320 ; free virtual = 16768
Phase 4.1 Post Commit Optimization | Checksum: 1d804c297

Time (s): cpu = 00:04:09 ; elapsed = 00:02:09 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1330 ; free virtual = 16779

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d804c297

Time (s): cpu = 00:04:10 ; elapsed = 00:02:09 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1327 ; free virtual = 16779

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d804c297

Time (s): cpu = 00:04:10 ; elapsed = 00:02:09 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1333 ; free virtual = 16777
Phase 4.3 Placer Reporting | Checksum: 1d804c297

Time (s): cpu = 00:04:10 ; elapsed = 00:02:10 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1324 ; free virtual = 16771

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1326 ; free virtual = 16773

Time (s): cpu = 00:04:10 ; elapsed = 00:02:10 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1325 ; free virtual = 16773
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c2b84445

Time (s): cpu = 00:04:10 ; elapsed = 00:02:10 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1316 ; free virtual = 16764
Ending Placer Task | Checksum: 18036a7e3

Time (s): cpu = 00:04:10 ; elapsed = 00:02:10 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1347 ; free virtual = 16784
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:16 ; elapsed = 00:02:13 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1441 ; free virtual = 16878
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1353 ; free virtual = 16821
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.runs/impl_1/mopshub_board_v3_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1447 ; free virtual = 16870
INFO: [runtcl-4] Executing : report_io -file mopshub_board_v3_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1456 ; free virtual = 16880
INFO: [runtcl-4] Executing : report_utilization -file mopshub_board_v3_wrapper_utilization_placed.rpt -pb mopshub_board_v3_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mopshub_board_v3_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1452 ; free virtual = 16876
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1354 ; free virtual = 16834
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.runs/impl_1/mopshub_board_v3_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3785.203 ; gain = 0.000 ; free physical = 1424 ; free virtual = 16859
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	mopshub_board_v3_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clkbuf (IBUF.O) is locked to IOB_X0Y221
	mopshub_board_v3_i/mopshub_top_board_16_0/inst/seu_shift_combined0/clk_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y5
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b47444b7 ConstDB: 0 ShapeSum: cbc2632c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 16dcf8c7d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 3806.344 ; gain = 21.141 ; free physical = 1143 ; free virtual = 16713
Post Restoration Checksum: NetGraph: c1f27969 NumContArr: abdd1314 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16dcf8c7d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3806.344 ; gain = 21.141 ; free physical = 1149 ; free virtual = 16719

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16dcf8c7d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3840.340 ; gain = 55.137 ; free physical = 1104 ; free virtual = 16674

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16dcf8c7d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3840.340 ; gain = 55.137 ; free physical = 1103 ; free virtual = 16673
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10ee4ad4d

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 3901.340 ; gain = 116.137 ; free physical = 1008 ; free virtual = 16583
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.401  | TNS=0.000  | WHS=-0.232 | THS=-984.893|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: d2ee3784

Time (s): cpu = 00:01:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3901.340 ; gain = 116.137 ; free physical = 996 ; free virtual = 16571
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.401  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: dc8ccd4e

Time (s): cpu = 00:01:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3917.340 ; gain = 132.137 ; free physical = 992 ; free virtual = 16567
Phase 2 Router Initialization | Checksum: ea9a7f08

Time (s): cpu = 00:01:30 ; elapsed = 00:00:47 . Memory (MB): peak = 3917.340 ; gain = 132.137 ; free physical = 994 ; free virtual = 16569

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00226744 %
  Global Horizontal Routing Utilization  = 0.00254461 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 38511
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 38511
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: ea9a7f08

Time (s): cpu = 00:01:31 ; elapsed = 00:00:47 . Memory (MB): peak = 3928.980 ; gain = 143.777 ; free physical = 991 ; free virtual = 16566
Phase 3 Initial Routing | Checksum: 26d6b94fb

Time (s): cpu = 00:01:43 ; elapsed = 00:00:50 . Memory (MB): peak = 3928.980 ; gain = 143.777 ; free physical = 1010 ; free virtual = 16585

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4278
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.659  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ef6eb178

Time (s): cpu = 00:02:13 ; elapsed = 00:01:09 . Memory (MB): peak = 3928.980 ; gain = 143.777 ; free physical = 994 ; free virtual = 16570
Phase 4 Rip-up And Reroute | Checksum: 1ef6eb178

Time (s): cpu = 00:02:13 ; elapsed = 00:01:09 . Memory (MB): peak = 3928.980 ; gain = 143.777 ; free physical = 1000 ; free virtual = 16575

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1ef6eb178

Time (s): cpu = 00:02:13 ; elapsed = 00:01:10 . Memory (MB): peak = 3928.980 ; gain = 143.777 ; free physical = 994 ; free virtual = 16569

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ef6eb178

Time (s): cpu = 00:02:13 ; elapsed = 00:01:10 . Memory (MB): peak = 3928.980 ; gain = 143.777 ; free physical = 998 ; free virtual = 16573
Phase 5 Delay and Skew Optimization | Checksum: 1ef6eb178

Time (s): cpu = 00:02:13 ; elapsed = 00:01:10 . Memory (MB): peak = 3928.980 ; gain = 143.777 ; free physical = 993 ; free virtual = 16568

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 122cf00c3

Time (s): cpu = 00:02:19 ; elapsed = 00:01:12 . Memory (MB): peak = 3928.980 ; gain = 143.777 ; free physical = 987 ; free virtual = 16565
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.726  | TNS=0.000  | WHS=-1.073 | THS=-27.626|

Phase 6.1 Hold Fix Iter | Checksum: 21f402c08

Time (s): cpu = 00:02:20 ; elapsed = 00:01:12 . Memory (MB): peak = 3928.980 ; gain = 143.777 ; free physical = 965 ; free virtual = 16543
Phase 6 Post Hold Fix | Checksum: 1949c4b66

Time (s): cpu = 00:02:20 ; elapsed = 00:01:12 . Memory (MB): peak = 3928.980 ; gain = 143.777 ; free physical = 971 ; free virtual = 16549

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.78445 %
  Global Horizontal Routing Utilization  = 3.76646 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c673ba4a

Time (s): cpu = 00:02:21 ; elapsed = 00:01:13 . Memory (MB): peak = 3928.980 ; gain = 143.777 ; free physical = 965 ; free virtual = 16543

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c673ba4a

Time (s): cpu = 00:02:21 ; elapsed = 00:01:13 . Memory (MB): peak = 3928.980 ; gain = 143.777 ; free physical = 962 ; free virtual = 16540

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23d613483

Time (s): cpu = 00:02:25 ; elapsed = 00:01:15 . Memory (MB): peak = 3960.992 ; gain = 175.789 ; free physical = 966 ; free virtual = 16544

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1a1e8af91

Time (s): cpu = 00:02:30 ; elapsed = 00:01:17 . Memory (MB): peak = 3960.992 ; gain = 175.789 ; free physical = 951 ; free virtual = 16528
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.726  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a1e8af91

Time (s): cpu = 00:02:30 ; elapsed = 00:01:17 . Memory (MB): peak = 3960.992 ; gain = 175.789 ; free physical = 956 ; free virtual = 16533
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:31 ; elapsed = 00:01:18 . Memory (MB): peak = 3960.992 ; gain = 175.789 ; free physical = 1042 ; free virtual = 16620

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:53 ; elapsed = 00:01:24 . Memory (MB): peak = 3960.992 ; gain = 175.789 ; free physical = 1040 ; free virtual = 16618
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3960.992 ; gain = 0.000 ; free physical = 942 ; free virtual = 16595
INFO: [Common 17-1381] The checkpoint '/home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.runs/impl_1/mopshub_board_v3_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3960.992 ; gain = 0.000 ; free physical = 1022 ; free virtual = 16619
INFO: [runtcl-4] Executing : report_drc -file mopshub_board_v3_wrapper_drc_routed.rpt -pb mopshub_board_v3_wrapper_drc_routed.pb -rpx mopshub_board_v3_wrapper_drc_routed.rpx
Command: report_drc -file mopshub_board_v3_wrapper_drc_routed.rpt -pb mopshub_board_v3_wrapper_drc_routed.pb -rpx mopshub_board_v3_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.runs/impl_1/mopshub_board_v3_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 4083.465 ; gain = 122.473 ; free physical = 981 ; free virtual = 16577
INFO: [runtcl-4] Executing : report_methodology -file mopshub_board_v3_wrapper_methodology_drc_routed.rpt -pb mopshub_board_v3_wrapper_methodology_drc_routed.pb -rpx mopshub_board_v3_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mopshub_board_v3_wrapper_methodology_drc_routed.rpt -pb mopshub_board_v3_wrapper_methodology_drc_routed.pb -rpx mopshub_board_v3_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dcs/git/mopshub/vivado/mopshub_v3/mopshub_board_v3/mopshub_board_v3.runs/impl_1/mopshub_board_v3_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 4083.465 ; gain = 0.000 ; free physical = 997 ; free virtual = 16591
INFO: [runtcl-4] Executing : report_power -file mopshub_board_v3_wrapper_power_routed.rpt -pb mopshub_board_v3_wrapper_power_summary_routed.pb -rpx mopshub_board_v3_wrapper_power_routed.rpx
Command: report_power -file mopshub_board_v3_wrapper_power_routed.rpt -pb mopshub_board_v3_wrapper_power_summary_routed.pb -rpx mopshub_board_v3_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for frame_ecc_init0
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
132 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 4089.199 ; gain = 5.734 ; free physical = 939 ; free virtual = 16550
INFO: [runtcl-4] Executing : report_route_status -file mopshub_board_v3_wrapper_route_status.rpt -pb mopshub_board_v3_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mopshub_board_v3_wrapper_timing_summary_routed.rpt -pb mopshub_board_v3_wrapper_timing_summary_routed.pb -rpx mopshub_board_v3_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mopshub_board_v3_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mopshub_board_v3_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mopshub_board_v3_wrapper_bus_skew_routed.rpt -pb mopshub_board_v3_wrapper_bus_skew_routed.pb -rpx mopshub_board_v3_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force mopshub_board_v3_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 27 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, mopshub_board_v3_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], mopshub_board_v3_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 25 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 50372256 bits.
Writing bitstream ./mopshub_board_v3_wrapper.bit...
Creating bitstream...
Writing bitstream ./mopshub_board_v3_wrapper.ebc...
Creating essential bits data...
This design has 5003058 essential bits out of 61104192 total (8.19%).
Creating bitstream...
Writing bitstream ./mopshub_board_v3_wrapper.ebd...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:56 ; elapsed = 00:01:30 . Memory (MB): peak = 4840.918 ; gain = 687.688 ; free physical = 6282 ; free virtual = 21561
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 14:53:52 2024...
