# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../Frequency_Divider_Demo.srcs/sources_1/new/clk_division.v" \
"../../../../../../Frequency_Divider_Demo.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
