#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18830f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1883280 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x187c480 .functor NOT 1, L_0x18b6510, C4<0>, C4<0>, C4<0>;
L_0x18b62a0 .functor XOR 1, L_0x18b6140, L_0x18b6200, C4<0>, C4<0>;
L_0x18b6400 .functor XOR 1, L_0x18b62a0, L_0x18b6360, C4<0>, C4<0>;
v0x18b3030_0 .net *"_ivl_10", 0 0, L_0x18b6360;  1 drivers
v0x18b3130_0 .net *"_ivl_12", 0 0, L_0x18b6400;  1 drivers
v0x18b3210_0 .net *"_ivl_2", 0 0, L_0x18b5d80;  1 drivers
v0x18b32d0_0 .net *"_ivl_4", 0 0, L_0x18b6140;  1 drivers
v0x18b33b0_0 .net *"_ivl_6", 0 0, L_0x18b6200;  1 drivers
v0x18b34e0_0 .net *"_ivl_8", 0 0, L_0x18b62a0;  1 drivers
v0x18b35c0_0 .net "a", 0 0, v0x18b0ea0_0;  1 drivers
v0x18b3660_0 .net "b", 0 0, v0x18b0f40_0;  1 drivers
v0x18b3700_0 .net "c", 0 0, v0x18b0fe0_0;  1 drivers
v0x18b37a0_0 .var "clk", 0 0;
v0x18b3840_0 .net "d", 0 0, v0x18b1150_0;  1 drivers
v0x18b38e0_0 .net "out_dut", 0 0, L_0x18b5f30;  1 drivers
v0x18b3980_0 .net "out_ref", 0 0, L_0x18b4950;  1 drivers
v0x18b3a20_0 .var/2u "stats1", 159 0;
v0x18b3ac0_0 .var/2u "strobe", 0 0;
v0x18b3b60_0 .net "tb_match", 0 0, L_0x18b6510;  1 drivers
v0x18b3c20_0 .net "tb_mismatch", 0 0, L_0x187c480;  1 drivers
v0x18b3df0_0 .net "wavedrom_enable", 0 0, v0x18b1240_0;  1 drivers
v0x18b3e90_0 .net "wavedrom_title", 511 0, v0x18b12e0_0;  1 drivers
L_0x18b5d80 .concat [ 1 0 0 0], L_0x18b4950;
L_0x18b6140 .concat [ 1 0 0 0], L_0x18b4950;
L_0x18b6200 .concat [ 1 0 0 0], L_0x18b5f30;
L_0x18b6360 .concat [ 1 0 0 0], L_0x18b4950;
L_0x18b6510 .cmp/eeq 1, L_0x18b5d80, L_0x18b6400;
S_0x1883410 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1883280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1883b90 .functor NOT 1, v0x18b0fe0_0, C4<0>, C4<0>, C4<0>;
L_0x188d1f0 .functor NOT 1, v0x18b0f40_0, C4<0>, C4<0>, C4<0>;
L_0x18b40a0 .functor AND 1, L_0x1883b90, L_0x188d1f0, C4<1>, C4<1>;
L_0x18b4140 .functor NOT 1, v0x18b1150_0, C4<0>, C4<0>, C4<0>;
L_0x18b4270 .functor NOT 1, v0x18b0ea0_0, C4<0>, C4<0>, C4<0>;
L_0x18b4370 .functor AND 1, L_0x18b4140, L_0x18b4270, C4<1>, C4<1>;
L_0x18b4450 .functor OR 1, L_0x18b40a0, L_0x18b4370, C4<0>, C4<0>;
L_0x18b4510 .functor AND 1, v0x18b0ea0_0, v0x18b0fe0_0, C4<1>, C4<1>;
L_0x18b45d0 .functor AND 1, L_0x18b4510, v0x18b1150_0, C4<1>, C4<1>;
L_0x18b4690 .functor OR 1, L_0x18b4450, L_0x18b45d0, C4<0>, C4<0>;
L_0x18b4800 .functor AND 1, v0x18b0f40_0, v0x18b0fe0_0, C4<1>, C4<1>;
L_0x18b4870 .functor AND 1, L_0x18b4800, v0x18b1150_0, C4<1>, C4<1>;
L_0x18b4950 .functor OR 1, L_0x18b4690, L_0x18b4870, C4<0>, C4<0>;
v0x188cba0_0 .net *"_ivl_0", 0 0, L_0x1883b90;  1 drivers
v0x188cc40_0 .net *"_ivl_10", 0 0, L_0x18b4370;  1 drivers
v0x18af690_0 .net *"_ivl_12", 0 0, L_0x18b4450;  1 drivers
v0x18af750_0 .net *"_ivl_14", 0 0, L_0x18b4510;  1 drivers
v0x18af830_0 .net *"_ivl_16", 0 0, L_0x18b45d0;  1 drivers
v0x18af960_0 .net *"_ivl_18", 0 0, L_0x18b4690;  1 drivers
v0x18afa40_0 .net *"_ivl_2", 0 0, L_0x188d1f0;  1 drivers
v0x18afb20_0 .net *"_ivl_20", 0 0, L_0x18b4800;  1 drivers
v0x18afc00_0 .net *"_ivl_22", 0 0, L_0x18b4870;  1 drivers
v0x18afce0_0 .net *"_ivl_4", 0 0, L_0x18b40a0;  1 drivers
v0x18afdc0_0 .net *"_ivl_6", 0 0, L_0x18b4140;  1 drivers
v0x18afea0_0 .net *"_ivl_8", 0 0, L_0x18b4270;  1 drivers
v0x18aff80_0 .net "a", 0 0, v0x18b0ea0_0;  alias, 1 drivers
v0x18b0040_0 .net "b", 0 0, v0x18b0f40_0;  alias, 1 drivers
v0x18b0100_0 .net "c", 0 0, v0x18b0fe0_0;  alias, 1 drivers
v0x18b01c0_0 .net "d", 0 0, v0x18b1150_0;  alias, 1 drivers
v0x18b0280_0 .net "out", 0 0, L_0x18b4950;  alias, 1 drivers
S_0x18b03e0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1883280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x18b0ea0_0 .var "a", 0 0;
v0x18b0f40_0 .var "b", 0 0;
v0x18b0fe0_0 .var "c", 0 0;
v0x18b10b0_0 .net "clk", 0 0, v0x18b37a0_0;  1 drivers
v0x18b1150_0 .var "d", 0 0;
v0x18b1240_0 .var "wavedrom_enable", 0 0;
v0x18b12e0_0 .var "wavedrom_title", 511 0;
S_0x18b0680 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x18b03e0;
 .timescale -12 -12;
v0x18b08e0_0 .var/2s "count", 31 0;
E_0x187e040/0 .event negedge, v0x18b10b0_0;
E_0x187e040/1 .event posedge, v0x18b10b0_0;
E_0x187e040 .event/or E_0x187e040/0, E_0x187e040/1;
E_0x187e290 .event negedge, v0x18b10b0_0;
E_0x18689f0 .event posedge, v0x18b10b0_0;
S_0x18b09e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x18b03e0;
 .timescale -12 -12;
v0x18b0be0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18b0cc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x18b03e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18b1440 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1883280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x18b4ab0 .functor AND 1, v0x18b0ea0_0, v0x18b0f40_0, C4<1>, C4<1>;
L_0x18b4b20 .functor NOT 1, v0x18b0fe0_0, C4<0>, C4<0>, C4<0>;
L_0x18b4bb0 .functor AND 1, L_0x18b4ab0, L_0x18b4b20, C4<1>, C4<1>;
L_0x18b4cc0 .functor AND 1, L_0x18b4bb0, v0x18b1150_0, C4<1>, C4<1>;
L_0x18b4db0 .functor NOT 1, v0x18b0f40_0, C4<0>, C4<0>, C4<0>;
L_0x18b4e20 .functor AND 1, v0x18b0ea0_0, L_0x18b4db0, C4<1>, C4<1>;
L_0x18b4f20 .functor NOT 1, v0x18b0fe0_0, C4<0>, C4<0>, C4<0>;
L_0x18b50a0 .functor AND 1, L_0x18b4e20, L_0x18b4f20, C4<1>, C4<1>;
L_0x18b5200 .functor AND 1, L_0x18b50a0, v0x18b1150_0, C4<1>, C4<1>;
L_0x18b53d0 .functor OR 1, L_0x18b4cc0, L_0x18b5200, C4<0>, C4<0>;
L_0x18b5540 .functor NOT 1, v0x18b0ea0_0, C4<0>, C4<0>, C4<0>;
L_0x18b56c0 .functor AND 1, L_0x18b5540, v0x18b0f40_0, C4<1>, C4<1>;
L_0x18b58b0 .functor AND 1, L_0x18b56c0, v0x18b0fe0_0, C4<1>, C4<1>;
L_0x18b5970 .functor AND 1, L_0x18b58b0, v0x18b1150_0, C4<1>, C4<1>;
L_0x18b5840 .functor OR 1, L_0x18b53d0, L_0x18b5970, C4<0>, C4<0>;
L_0x18b5b50 .functor AND 1, v0x18b0ea0_0, v0x18b0f40_0, C4<1>, C4<1>;
L_0x18b5c50 .functor AND 1, L_0x18b5b50, v0x18b0fe0_0, C4<1>, C4<1>;
L_0x18b5d10 .functor NOT 1, v0x18b1150_0, C4<0>, C4<0>, C4<0>;
L_0x18b5e20 .functor AND 1, L_0x18b5c50, L_0x18b5d10, C4<1>, C4<1>;
L_0x18b5f30 .functor OR 1, L_0x18b5840, L_0x18b5e20, C4<0>, C4<0>;
v0x18b1730_0 .net *"_ivl_0", 0 0, L_0x18b4ab0;  1 drivers
v0x18b1810_0 .net *"_ivl_10", 0 0, L_0x18b4e20;  1 drivers
v0x18b18f0_0 .net *"_ivl_12", 0 0, L_0x18b4f20;  1 drivers
v0x18b19e0_0 .net *"_ivl_14", 0 0, L_0x18b50a0;  1 drivers
v0x18b1ac0_0 .net *"_ivl_16", 0 0, L_0x18b5200;  1 drivers
v0x18b1bf0_0 .net *"_ivl_18", 0 0, L_0x18b53d0;  1 drivers
v0x18b1cd0_0 .net *"_ivl_2", 0 0, L_0x18b4b20;  1 drivers
v0x18b1db0_0 .net *"_ivl_20", 0 0, L_0x18b5540;  1 drivers
v0x18b1e90_0 .net *"_ivl_22", 0 0, L_0x18b56c0;  1 drivers
v0x18b1f70_0 .net *"_ivl_24", 0 0, L_0x18b58b0;  1 drivers
v0x18b2050_0 .net *"_ivl_26", 0 0, L_0x18b5970;  1 drivers
v0x18b2130_0 .net *"_ivl_28", 0 0, L_0x18b5840;  1 drivers
v0x18b2210_0 .net *"_ivl_30", 0 0, L_0x18b5b50;  1 drivers
v0x18b22f0_0 .net *"_ivl_32", 0 0, L_0x18b5c50;  1 drivers
v0x18b23d0_0 .net *"_ivl_34", 0 0, L_0x18b5d10;  1 drivers
v0x18b24b0_0 .net *"_ivl_36", 0 0, L_0x18b5e20;  1 drivers
v0x18b2590_0 .net *"_ivl_4", 0 0, L_0x18b4bb0;  1 drivers
v0x18b2780_0 .net *"_ivl_6", 0 0, L_0x18b4cc0;  1 drivers
v0x18b2860_0 .net *"_ivl_8", 0 0, L_0x18b4db0;  1 drivers
v0x18b2940_0 .net "a", 0 0, v0x18b0ea0_0;  alias, 1 drivers
v0x18b29e0_0 .net "b", 0 0, v0x18b0f40_0;  alias, 1 drivers
v0x18b2ad0_0 .net "c", 0 0, v0x18b0fe0_0;  alias, 1 drivers
v0x18b2bc0_0 .net "d", 0 0, v0x18b1150_0;  alias, 1 drivers
v0x18b2cb0_0 .net "out", 0 0, L_0x18b5f30;  alias, 1 drivers
S_0x18b2e10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1883280;
 .timescale -12 -12;
E_0x187dde0 .event anyedge, v0x18b3ac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18b3ac0_0;
    %nor/r;
    %assign/vec4 v0x18b3ac0_0, 0;
    %wait E_0x187dde0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18b03e0;
T_3 ;
    %fork t_1, S_0x18b0680;
    %jmp t_0;
    .scope S_0x18b0680;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18b08e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18b1150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0f40_0, 0;
    %assign/vec4 v0x18b0ea0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18689f0;
    %load/vec4 v0x18b08e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x18b08e0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18b1150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0f40_0, 0;
    %assign/vec4 v0x18b0ea0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x187e290;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18b0cc0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x187e040;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x18b0ea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18b0fe0_0, 0;
    %assign/vec4 v0x18b1150_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x18b03e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1883280;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b37a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b3ac0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1883280;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18b37a0_0;
    %inv;
    %store/vec4 v0x18b37a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1883280;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18b10b0_0, v0x18b3c20_0, v0x18b35c0_0, v0x18b3660_0, v0x18b3700_0, v0x18b3840_0, v0x18b3980_0, v0x18b38e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1883280;
T_7 ;
    %load/vec4 v0x18b3a20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18b3a20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18b3a20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18b3a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b3a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18b3a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b3a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1883280;
T_8 ;
    %wait E_0x187e040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b3a20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b3a20_0, 4, 32;
    %load/vec4 v0x18b3b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18b3a20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b3a20_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b3a20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b3a20_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18b3980_0;
    %load/vec4 v0x18b3980_0;
    %load/vec4 v0x18b38e0_0;
    %xor;
    %load/vec4 v0x18b3980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18b3a20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b3a20_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18b3a20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b3a20_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/kmap2/iter0/response2/top_module.sv";
