{
    "name": "XiangShan",
    "folder": "XiangShan",
    "sim_files": [],
    "files": [
        "ChiselAIA/Utility/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "ChiselAIA/Utility/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "ChiselAIA/Utility/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "ChiselAIA/Utility/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "ChiselAIA/Utility/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "ChiselAIA/Utility/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "ChiselAIA/Utility/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "ChiselAIA/Utility/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "ChiselAIA/Utility/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "ChiselAIA/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "ChiselAIA/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "ChiselAIA/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "ChiselAIA/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "ChiselAIA/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "ChiselAIA/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "ChiselAIA/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "ChiselAIA/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "ChiselAIA/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "coupledL2/HuanCun/src/main/resources/ClockMask2.v",
        "coupledL2/HuanCun/src/main/resources/TLLogWriter.v",
        "coupledL2/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "coupledL2/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "coupledL2/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "coupledL2/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "coupledL2/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "coupledL2/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "coupledL2/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "coupledL2/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "coupledL2/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "coupledL2/src/main/resources/TLLogWriter.v",
        "coupledL2/utility/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "coupledL2/utility/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "coupledL2/utility/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "coupledL2/utility/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "coupledL2/utility/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "coupledL2/utility/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "coupledL2/utility/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "coupledL2/utility/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "coupledL2/utility/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "huancun/Utility/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "huancun/Utility/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "huancun/Utility/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "huancun/Utility/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "huancun/Utility/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "huancun/Utility/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "huancun/Utility/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "huancun/Utility/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "huancun/Utility/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "huancun/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "huancun/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "huancun/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "huancun/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "huancun/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "huancun/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "huancun/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "huancun/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "huancun/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "huancun/src/main/resources/ClockMask2.v",
        "huancun/src/main/resources/TLLogWriter.v",
        "openLLC/coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "openLLC/coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "openLLC/coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "openLLC/coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "openLLC/coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "openLLC/coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "openLLC/coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "openLLC/coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "openLLC/coupledL2/HuanCun/Utility/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "openLLC/coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "openLLC/coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "openLLC/coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "openLLC/coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "openLLC/coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "openLLC/coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "openLLC/coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "openLLC/coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "openLLC/coupledL2/HuanCun/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "openLLC/coupledL2/HuanCun/src/main/resources/ClockMask2.v",
        "openLLC/coupledL2/HuanCun/src/main/resources/TLLogWriter.v",
        "openLLC/coupledL2/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "openLLC/coupledL2/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "openLLC/coupledL2/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "openLLC/coupledL2/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "openLLC/coupledL2/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "openLLC/coupledL2/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "openLLC/coupledL2/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "openLLC/coupledL2/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "openLLC/coupledL2/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "openLLC/coupledL2/src/main/resources/TLLogWriter.v",
        "openLLC/coupledL2/utility/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "openLLC/coupledL2/utility/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "openLLC/coupledL2/utility/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "openLLC/coupledL2/utility/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "openLLC/coupledL2/utility/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "openLLC/coupledL2/utility/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "openLLC/coupledL2/utility/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "openLLC/coupledL2/utility/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "openLLC/coupledL2/utility/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "openLLC/openNCB/external/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "openLLC/openNCB/external/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "openLLC/openNCB/external/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "openLLC/openNCB/external/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "openLLC/openNCB/external/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "openLLC/openNCB/external/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "openLLC/openNCB/external/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "openLLC/openNCB/external/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "openLLC/openNCB/external/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "openLLC/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "openLLC/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "openLLC/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "openLLC/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "openLLC/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "openLLC/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "openLLC/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "openLLC/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "openLLC/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "openLLC/utility/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "openLLC/utility/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "openLLC/utility/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "openLLC/utility/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "openLLC/utility/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "openLLC/utility/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "openLLC/utility/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "openLLC/utility/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "openLLC/utility/rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "rocket-chip/src/main/resources/vsrc/plusarg_reader.v",
        "utility/rocket-chip/src/main/resources/vsrc/AsyncResetReg.v",
        "utility/rocket-chip/src/main/resources/vsrc/ClockDivider2.v",
        "utility/rocket-chip/src/main/resources/vsrc/ClockDivider3.v",
        "utility/rocket-chip/src/main/resources/vsrc/EICG_wrapper.v",
        "utility/rocket-chip/src/main/resources/vsrc/RoccBlackBox.v",
        "utility/rocket-chip/src/main/resources/vsrc/SimDTM.v",
        "utility/rocket-chip/src/main/resources/vsrc/SimJTAG.v",
        "utility/rocket-chip/src/main/resources/vsrc/debug_rob.v",
        "utility/rocket-chip/src/main/resources/vsrc/plusarg_reader.v"
    ],
    "include_dirs": [
        "openLLC/utility/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "utility/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "openLLC/coupledL2/HuanCun/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "openLLC/coupledL2/utility/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "openLLC/openNCB/external/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "ChiselAIA/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "openLLC/coupledL2/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "openLLC/coupledL2/HuanCun/Utility/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "openLLC/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "coupledL2/HuanCun/Utility/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "huancun/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "ChiselAIA/Utility/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "huancun/Utility/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "coupledL2/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "coupledL2/utility/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc",
        "coupledL2/HuanCun/rocket-chip/hardfloat/hardfloat/tests/resources/vsrc"
    ],
    "repository": "https://github.com/OpenXiangShan/XiangShan.git",
    "top_module": "",
    "extra_flags": [],
    "language_version": "1800-2012ext+",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": false
}