# vsim -c -coverage custom_async_fifo_tb -voptargs="+acc +cover=bcesfx" -logfile ../docs/M2_tb_transcript 
# Start time: 22:19:41 on May 02,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.intf(fast)
# Loading work.new_proj_pkg(fast)
# Loading work.async_fifo_tb_sv_unit(fast)
# Loading work.custom_async_fifo_tb(fast)
# Loading work.intf(fast)
# Loading work.custom_async_fifo(fast)
# Loading work.custom_sync_r2w(fast)
# Loading work.custom_sync_w2r(fast)
# Loading work.custom_fifomem(fast)
# Loading work.custom_rptr_empty(fast)
# Loading work.custom_wptr_full(fast)
#                   20	reset started
#                   40	reset ended
#                   40	Generator started
#                   40	Generator completed
# Break key hit
# Break in Task new_proj_pkg/async_fifo_scoreboard::get_wr at ./async_fifo/sim/scoreboard.sv line 33
# Stopped at ./async_fifo/sim/scoreboard.sv line 33
# Control-C interrupt
# 
# MACRO ./run.do PAUSED at line 23
# End time: 22:21:08 on May 02,2025, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
