// Seed: 3351340810
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = -1;
  supply0 id_16;
  wire id_17;
  module_0 modCall_1 ();
  assign id_3  = id_13;
  assign id_11 = id_16;
  rtran (
      .id_0(1),
      .id_1(-1'b0),
      .id_2(1),
      .id_3(-1),
      .id_4(),
      .id_5(1),
      .id_6(1'b0 + id_11 << 1'b0 << 1),
      .id_7(),
      .id_8(id_5 <= -1),
      .id_9('b0),
      .id_10(1),
      .id_11(-1),
      .id_12(-1'h0)
  );
  assign id_15 = 1;
endmodule
