
GC9A01_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000367c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08003804  08003804  00004804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c18  08003c18  00005004  2**0
                  CONTENTS
  4 .ARM          00000000  08003c18  08003c18  00005004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003c18  08003c18  00005004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c18  08003c18  00004c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c1c  08003c1c  00004c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08003c20  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005004  2**0
                  CONTENTS
 10 .bss          00000220  20000004  20000004  00005004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000224  20000224  00005004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007b91  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000dc4  00000000  00000000  0000cbc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000330  00000000  00000000  0000d990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000265  00000000  00000000  0000dcc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000e61  00000000  00000000  0000df25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000057d8  00000000  00000000  0000ed86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f370  00000000  00000000  0001455e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a38ce  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000bd8  00000000  00000000  000a3914  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000051  00000000  00000000  000a44ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080037ec 	.word	0x080037ec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080037ec 	.word	0x080037ec

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	@ (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <DMA1_Stream0_IRQHandler>:
DMA_Flags_Typedef DMA2_Stream6_Flag;
DMA_Flags_Typedef DMA2_Stream7_Flag;


void DMA1_Stream0_IRQHandler(void)
{
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF0)
 8000208:	4b29      	ldr	r3, [pc, #164]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	f003 0301 	and.w	r3, r3, #1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d009      	beq.n	8000228 <DMA1_Stream0_IRQHandler+0x24>
	{
		DMA1_Stream0_Flag.Fifo_Error_Flag = true;
 8000214:	4b27      	ldr	r3, [pc, #156]	@ (80002b4 <DMA1_Stream0_IRQHandler+0xb0>)
 8000216:	2201      	movs	r2, #1
 8000218:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF0;
 800021a:	4b25      	ldr	r3, [pc, #148]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800021c:	689b      	ldr	r3, [r3, #8]
 800021e:	4a24      	ldr	r2, [pc, #144]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 8000220:	f043 0301 	orr.w	r3, r3, #1
 8000224:	6093      	str	r3, [r2, #8]
	else if(DMA1 -> LISR & DMA_LISR_TCIF0)
	{
		DMA1_Stream0_Flag.Transfer_Complete_Flag = true;
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF0;
	}
}
 8000226:	e03e      	b.n	80002a6 <DMA1_Stream0_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_DMEIF0)
 8000228:	4b21      	ldr	r3, [pc, #132]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	f003 0304 	and.w	r3, r3, #4
 8000230:	2b00      	cmp	r3, #0
 8000232:	d009      	beq.n	8000248 <DMA1_Stream0_IRQHandler+0x44>
		DMA1_Stream0_Flag.Direct_Mode_Error_Flag = true;
 8000234:	4b1f      	ldr	r3, [pc, #124]	@ (80002b4 <DMA1_Stream0_IRQHandler+0xb0>)
 8000236:	2201      	movs	r2, #1
 8000238:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 800023a:	4b1d      	ldr	r3, [pc, #116]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800023c:	689b      	ldr	r3, [r3, #8]
 800023e:	4a1c      	ldr	r2, [pc, #112]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 8000240:	f043 0304 	orr.w	r3, r3, #4
 8000244:	6093      	str	r3, [r2, #8]
}
 8000246:	e02e      	b.n	80002a6 <DMA1_Stream0_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TEIF0)
 8000248:	4b19      	ldr	r3, [pc, #100]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	f003 0308 	and.w	r3, r3, #8
 8000250:	2b00      	cmp	r3, #0
 8000252:	d009      	beq.n	8000268 <DMA1_Stream0_IRQHandler+0x64>
		DMA1_Stream0_Flag.Transfer_Error_Flag = true;
 8000254:	4b17      	ldr	r3, [pc, #92]	@ (80002b4 <DMA1_Stream0_IRQHandler+0xb0>)
 8000256:	2201      	movs	r2, #1
 8000258:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF0;
 800025a:	4b15      	ldr	r3, [pc, #84]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800025c:	689b      	ldr	r3, [r3, #8]
 800025e:	4a14      	ldr	r2, [pc, #80]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 8000260:	f043 0308 	orr.w	r3, r3, #8
 8000264:	6093      	str	r3, [r2, #8]
}
 8000266:	e01e      	b.n	80002a6 <DMA1_Stream0_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_HTIF0)
 8000268:	4b11      	ldr	r3, [pc, #68]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	f003 0310 	and.w	r3, r3, #16
 8000270:	2b00      	cmp	r3, #0
 8000272:	d009      	beq.n	8000288 <DMA1_Stream0_IRQHandler+0x84>
		DMA1_Stream0_Flag.Half_Transfer_Complete_Flag = true;
 8000274:	4b0f      	ldr	r3, [pc, #60]	@ (80002b4 <DMA1_Stream0_IRQHandler+0xb0>)
 8000276:	2201      	movs	r2, #1
 8000278:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF0;
 800027a:	4b0d      	ldr	r3, [pc, #52]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800027c:	689b      	ldr	r3, [r3, #8]
 800027e:	4a0c      	ldr	r2, [pc, #48]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 8000280:	f043 0310 	orr.w	r3, r3, #16
 8000284:	6093      	str	r3, [r2, #8]
}
 8000286:	e00e      	b.n	80002a6 <DMA1_Stream0_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TCIF0)
 8000288:	4b09      	ldr	r3, [pc, #36]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	f003 0320 	and.w	r3, r3, #32
 8000290:	2b00      	cmp	r3, #0
 8000292:	d008      	beq.n	80002a6 <DMA1_Stream0_IRQHandler+0xa2>
		DMA1_Stream0_Flag.Transfer_Complete_Flag = true;
 8000294:	4b07      	ldr	r3, [pc, #28]	@ (80002b4 <DMA1_Stream0_IRQHandler+0xb0>)
 8000296:	2201      	movs	r2, #1
 8000298:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF0;
 800029a:	4b05      	ldr	r3, [pc, #20]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 800029c:	689b      	ldr	r3, [r3, #8]
 800029e:	4a04      	ldr	r2, [pc, #16]	@ (80002b0 <DMA1_Stream0_IRQHandler+0xac>)
 80002a0:	f043 0320 	orr.w	r3, r3, #32
 80002a4:	6093      	str	r3, [r2, #8]
}
 80002a6:	bf00      	nop
 80002a8:	46bd      	mov	sp, r7
 80002aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ae:	4770      	bx	lr
 80002b0:	40026000 	.word	0x40026000
 80002b4:	20000020 	.word	0x20000020

080002b8 <DMA1_Stream1_IRQHandler>:

void DMA1_Stream1_IRQHandler(void)
{
 80002b8:	b480      	push	{r7}
 80002ba:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF1)
 80002bc:	4b29      	ldr	r3, [pc, #164]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d009      	beq.n	80002dc <DMA1_Stream1_IRQHandler+0x24>
	{
		DMA1_Stream1_Flag.Fifo_Error_Flag = true;
 80002c8:	4b27      	ldr	r3, [pc, #156]	@ (8000368 <DMA1_Stream1_IRQHandler+0xb0>)
 80002ca:	2201      	movs	r2, #1
 80002cc:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF1;
 80002ce:	4b25      	ldr	r3, [pc, #148]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 80002d0:	689b      	ldr	r3, [r3, #8]
 80002d2:	4a24      	ldr	r2, [pc, #144]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 80002d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80002d8:	6093      	str	r3, [r2, #8]
	else if(DMA1 -> LISR & DMA_LISR_TCIF1)
	{
		DMA1_Stream1_Flag.Transfer_Complete_Flag = true;
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF1;
	}
}
 80002da:	e03e      	b.n	800035a <DMA1_Stream1_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_DMEIF1)
 80002dc:	4b21      	ldr	r3, [pc, #132]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d009      	beq.n	80002fc <DMA1_Stream1_IRQHandler+0x44>
		DMA1_Stream1_Flag.Direct_Mode_Error_Flag = true;
 80002e8:	4b1f      	ldr	r3, [pc, #124]	@ (8000368 <DMA1_Stream1_IRQHandler+0xb0>)
 80002ea:	2201      	movs	r2, #1
 80002ec:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 80002ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 80002f0:	689b      	ldr	r3, [r3, #8]
 80002f2:	4a1c      	ldr	r2, [pc, #112]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 80002f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002f8:	6093      	str	r3, [r2, #8]
}
 80002fa:	e02e      	b.n	800035a <DMA1_Stream1_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TEIF1)
 80002fc:	4b19      	ldr	r3, [pc, #100]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000304:	2b00      	cmp	r3, #0
 8000306:	d009      	beq.n	800031c <DMA1_Stream1_IRQHandler+0x64>
		DMA1_Stream1_Flag.Transfer_Error_Flag = true;
 8000308:	4b17      	ldr	r3, [pc, #92]	@ (8000368 <DMA1_Stream1_IRQHandler+0xb0>)
 800030a:	2201      	movs	r2, #1
 800030c:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF1;
 800030e:	4b15      	ldr	r3, [pc, #84]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 8000310:	689b      	ldr	r3, [r3, #8]
 8000312:	4a14      	ldr	r2, [pc, #80]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 8000314:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000318:	6093      	str	r3, [r2, #8]
}
 800031a:	e01e      	b.n	800035a <DMA1_Stream1_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_HTIF1)
 800031c:	4b11      	ldr	r3, [pc, #68]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000324:	2b00      	cmp	r3, #0
 8000326:	d009      	beq.n	800033c <DMA1_Stream1_IRQHandler+0x84>
		DMA1_Stream1_Flag.Half_Transfer_Complete_Flag = true;
 8000328:	4b0f      	ldr	r3, [pc, #60]	@ (8000368 <DMA1_Stream1_IRQHandler+0xb0>)
 800032a:	2201      	movs	r2, #1
 800032c:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF1;
 800032e:	4b0d      	ldr	r3, [pc, #52]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 8000330:	689b      	ldr	r3, [r3, #8]
 8000332:	4a0c      	ldr	r2, [pc, #48]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 8000334:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000338:	6093      	str	r3, [r2, #8]
}
 800033a:	e00e      	b.n	800035a <DMA1_Stream1_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TCIF1)
 800033c:	4b09      	ldr	r3, [pc, #36]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000344:	2b00      	cmp	r3, #0
 8000346:	d008      	beq.n	800035a <DMA1_Stream1_IRQHandler+0xa2>
		DMA1_Stream1_Flag.Transfer_Complete_Flag = true;
 8000348:	4b07      	ldr	r3, [pc, #28]	@ (8000368 <DMA1_Stream1_IRQHandler+0xb0>)
 800034a:	2201      	movs	r2, #1
 800034c:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF1;
 800034e:	4b05      	ldr	r3, [pc, #20]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 8000350:	689b      	ldr	r3, [r3, #8]
 8000352:	4a04      	ldr	r2, [pc, #16]	@ (8000364 <DMA1_Stream1_IRQHandler+0xac>)
 8000354:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000358:	6093      	str	r3, [r2, #8]
}
 800035a:	bf00      	nop
 800035c:	46bd      	mov	sp, r7
 800035e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000362:	4770      	bx	lr
 8000364:	40026000 	.word	0x40026000
 8000368:	20000028 	.word	0x20000028

0800036c <DMA1_Stream2_IRQHandler>:

void DMA1_Stream2_IRQHandler(void)
{
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF2)
 8000370:	4b29      	ldr	r3, [pc, #164]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000378:	2b00      	cmp	r3, #0
 800037a:	d009      	beq.n	8000390 <DMA1_Stream2_IRQHandler+0x24>
	{
		DMA1_Stream2_Flag.Fifo_Error_Flag = true;
 800037c:	4b27      	ldr	r3, [pc, #156]	@ (800041c <DMA1_Stream2_IRQHandler+0xb0>)
 800037e:	2201      	movs	r2, #1
 8000380:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8000382:	4b25      	ldr	r3, [pc, #148]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 8000384:	689b      	ldr	r3, [r3, #8]
 8000386:	4a24      	ldr	r2, [pc, #144]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 8000388:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800038c:	6093      	str	r3, [r2, #8]
	else if(DMA1 -> LISR & DMA_LISR_TCIF2)
	{
		DMA1_Stream2_Flag.Transfer_Complete_Flag = true;
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF2;
	}
}
 800038e:	e03e      	b.n	800040e <DMA1_Stream2_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_DMEIF2)
 8000390:	4b21      	ldr	r3, [pc, #132]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000398:	2b00      	cmp	r3, #0
 800039a:	d009      	beq.n	80003b0 <DMA1_Stream2_IRQHandler+0x44>
		DMA1_Stream2_Flag.Direct_Mode_Error_Flag = true;
 800039c:	4b1f      	ldr	r3, [pc, #124]	@ (800041c <DMA1_Stream2_IRQHandler+0xb0>)
 800039e:	2201      	movs	r2, #1
 80003a0:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 80003a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003a4:	689b      	ldr	r3, [r3, #8]
 80003a6:	4a1c      	ldr	r2, [pc, #112]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80003ac:	6093      	str	r3, [r2, #8]
}
 80003ae:	e02e      	b.n	800040e <DMA1_Stream2_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TEIF2)
 80003b0:	4b19      	ldr	r3, [pc, #100]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d009      	beq.n	80003d0 <DMA1_Stream2_IRQHandler+0x64>
		DMA1_Stream2_Flag.Transfer_Error_Flag = true;
 80003bc:	4b17      	ldr	r3, [pc, #92]	@ (800041c <DMA1_Stream2_IRQHandler+0xb0>)
 80003be:	2201      	movs	r2, #1
 80003c0:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF2;
 80003c2:	4b15      	ldr	r3, [pc, #84]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003c4:	689b      	ldr	r3, [r3, #8]
 80003c6:	4a14      	ldr	r2, [pc, #80]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80003cc:	6093      	str	r3, [r2, #8]
}
 80003ce:	e01e      	b.n	800040e <DMA1_Stream2_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_HTIF2)
 80003d0:	4b11      	ldr	r3, [pc, #68]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d009      	beq.n	80003f0 <DMA1_Stream2_IRQHandler+0x84>
		DMA1_Stream2_Flag.Half_Transfer_Complete_Flag = true;
 80003dc:	4b0f      	ldr	r3, [pc, #60]	@ (800041c <DMA1_Stream2_IRQHandler+0xb0>)
 80003de:	2201      	movs	r2, #1
 80003e0:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF2;
 80003e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003e4:	689b      	ldr	r3, [r3, #8]
 80003e6:	4a0c      	ldr	r2, [pc, #48]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80003ec:	6093      	str	r3, [r2, #8]
}
 80003ee:	e00e      	b.n	800040e <DMA1_Stream2_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TCIF2)
 80003f0:	4b09      	ldr	r3, [pc, #36]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d008      	beq.n	800040e <DMA1_Stream2_IRQHandler+0xa2>
		DMA1_Stream2_Flag.Transfer_Complete_Flag = true;
 80003fc:	4b07      	ldr	r3, [pc, #28]	@ (800041c <DMA1_Stream2_IRQHandler+0xb0>)
 80003fe:	2201      	movs	r2, #1
 8000400:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF2;
 8000402:	4b05      	ldr	r3, [pc, #20]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 8000404:	689b      	ldr	r3, [r3, #8]
 8000406:	4a04      	ldr	r2, [pc, #16]	@ (8000418 <DMA1_Stream2_IRQHandler+0xac>)
 8000408:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800040c:	6093      	str	r3, [r2, #8]
}
 800040e:	bf00      	nop
 8000410:	46bd      	mov	sp, r7
 8000412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000416:	4770      	bx	lr
 8000418:	40026000 	.word	0x40026000
 800041c:	20000030 	.word	0x20000030

08000420 <DMA1_Stream3_IRQHandler>:

void DMA1_Stream3_IRQHandler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
	if(DMA1 -> LISR & DMA_LISR_FEIF3)
 8000424:	4b29      	ldr	r3, [pc, #164]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800042c:	2b00      	cmp	r3, #0
 800042e:	d009      	beq.n	8000444 <DMA1_Stream3_IRQHandler+0x24>
	{
		DMA1_Stream3_Flag.Fifo_Error_Flag = true;
 8000430:	4b27      	ldr	r3, [pc, #156]	@ (80004d0 <DMA1_Stream3_IRQHandler+0xb0>)
 8000432:	2201      	movs	r2, #1
 8000434:	711a      	strb	r2, [r3, #4]
		DMA1 -> LIFCR |= DMA_LIFCR_CFEIF3;
 8000436:	4b25      	ldr	r3, [pc, #148]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000438:	689b      	ldr	r3, [r3, #8]
 800043a:	4a24      	ldr	r2, [pc, #144]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 800043c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000440:	6093      	str	r3, [r2, #8]
	else if(DMA1 -> LISR & DMA_LISR_TCIF3)
	{
		DMA1_Stream3_Flag.Transfer_Complete_Flag = true;
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF3;
	}
}
 8000442:	e03e      	b.n	80004c2 <DMA1_Stream3_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_DMEIF3)
 8000444:	4b21      	ldr	r3, [pc, #132]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800044c:	2b00      	cmp	r3, #0
 800044e:	d009      	beq.n	8000464 <DMA1_Stream3_IRQHandler+0x44>
		DMA1_Stream3_Flag.Direct_Mode_Error_Flag = true;
 8000450:	4b1f      	ldr	r3, [pc, #124]	@ (80004d0 <DMA1_Stream3_IRQHandler+0xb0>)
 8000452:	2201      	movs	r2, #1
 8000454:	70da      	strb	r2, [r3, #3]
		DMA1 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 8000456:	4b1d      	ldr	r3, [pc, #116]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000458:	689b      	ldr	r3, [r3, #8]
 800045a:	4a1c      	ldr	r2, [pc, #112]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 800045c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000460:	6093      	str	r3, [r2, #8]
}
 8000462:	e02e      	b.n	80004c2 <DMA1_Stream3_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TEIF3)
 8000464:	4b19      	ldr	r3, [pc, #100]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800046c:	2b00      	cmp	r3, #0
 800046e:	d009      	beq.n	8000484 <DMA1_Stream3_IRQHandler+0x64>
		DMA1_Stream3_Flag.Transfer_Error_Flag = true;
 8000470:	4b17      	ldr	r3, [pc, #92]	@ (80004d0 <DMA1_Stream3_IRQHandler+0xb0>)
 8000472:	2201      	movs	r2, #1
 8000474:	709a      	strb	r2, [r3, #2]
		DMA1 -> LIFCR |= DMA_LIFCR_CTEIF3;
 8000476:	4b15      	ldr	r3, [pc, #84]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000478:	689b      	ldr	r3, [r3, #8]
 800047a:	4a14      	ldr	r2, [pc, #80]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 800047c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000480:	6093      	str	r3, [r2, #8]
}
 8000482:	e01e      	b.n	80004c2 <DMA1_Stream3_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_HTIF3)
 8000484:	4b11      	ldr	r3, [pc, #68]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800048c:	2b00      	cmp	r3, #0
 800048e:	d009      	beq.n	80004a4 <DMA1_Stream3_IRQHandler+0x84>
		DMA1_Stream3_Flag.Half_Transfer_Complete_Flag = true;
 8000490:	4b0f      	ldr	r3, [pc, #60]	@ (80004d0 <DMA1_Stream3_IRQHandler+0xb0>)
 8000492:	2201      	movs	r2, #1
 8000494:	705a      	strb	r2, [r3, #1]
		DMA1 -> LIFCR |= DMA_LIFCR_CHTIF3;
 8000496:	4b0d      	ldr	r3, [pc, #52]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 8000498:	689b      	ldr	r3, [r3, #8]
 800049a:	4a0c      	ldr	r2, [pc, #48]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 800049c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80004a0:	6093      	str	r3, [r2, #8]
}
 80004a2:	e00e      	b.n	80004c2 <DMA1_Stream3_IRQHandler+0xa2>
	else if(DMA1 -> LISR & DMA_LISR_TCIF3)
 80004a4:	4b09      	ldr	r3, [pc, #36]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d008      	beq.n	80004c2 <DMA1_Stream3_IRQHandler+0xa2>
		DMA1_Stream3_Flag.Transfer_Complete_Flag = true;
 80004b0:	4b07      	ldr	r3, [pc, #28]	@ (80004d0 <DMA1_Stream3_IRQHandler+0xb0>)
 80004b2:	2201      	movs	r2, #1
 80004b4:	701a      	strb	r2, [r3, #0]
		DMA1 -> LIFCR |= DMA_LIFCR_CTCIF3;
 80004b6:	4b05      	ldr	r3, [pc, #20]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 80004b8:	689b      	ldr	r3, [r3, #8]
 80004ba:	4a04      	ldr	r2, [pc, #16]	@ (80004cc <DMA1_Stream3_IRQHandler+0xac>)
 80004bc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80004c0:	6093      	str	r3, [r2, #8]
}
 80004c2:	bf00      	nop
 80004c4:	46bd      	mov	sp, r7
 80004c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ca:	4770      	bx	lr
 80004cc:	40026000 	.word	0x40026000
 80004d0:	20000038 	.word	0x20000038

080004d4 <DMA1_Stream4_IRQHandler>:

void DMA1_Stream4_IRQHandler(void)
{
 80004d4:	b480      	push	{r7}
 80004d6:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF4)
 80004d8:	4b29      	ldr	r3, [pc, #164]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 80004da:	685b      	ldr	r3, [r3, #4]
 80004dc:	f003 0301 	and.w	r3, r3, #1
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d009      	beq.n	80004f8 <DMA1_Stream4_IRQHandler+0x24>
	{
		DMA1_Stream4_Flag.Fifo_Error_Flag = true;
 80004e4:	4b27      	ldr	r3, [pc, #156]	@ (8000584 <DMA1_Stream4_IRQHandler+0xb0>)
 80004e6:	2201      	movs	r2, #1
 80004e8:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF4;
 80004ea:	4b25      	ldr	r3, [pc, #148]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 80004ec:	68db      	ldr	r3, [r3, #12]
 80004ee:	4a24      	ldr	r2, [pc, #144]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 80004f0:	f043 0301 	orr.w	r3, r3, #1
 80004f4:	60d3      	str	r3, [r2, #12]
	else if(DMA1 -> HISR & DMA_HISR_TCIF4)
	{
		DMA1_Stream4_Flag.Transfer_Complete_Flag = true;
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF4;
	}
}
 80004f6:	e03e      	b.n	8000576 <DMA1_Stream4_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_DMEIF4)
 80004f8:	4b21      	ldr	r3, [pc, #132]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 80004fa:	685b      	ldr	r3, [r3, #4]
 80004fc:	f003 0304 	and.w	r3, r3, #4
 8000500:	2b00      	cmp	r3, #0
 8000502:	d009      	beq.n	8000518 <DMA1_Stream4_IRQHandler+0x44>
		DMA1_Stream4_Flag.Direct_Mode_Error_Flag = true;
 8000504:	4b1f      	ldr	r3, [pc, #124]	@ (8000584 <DMA1_Stream4_IRQHandler+0xb0>)
 8000506:	2201      	movs	r2, #1
 8000508:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 800050a:	4b1d      	ldr	r3, [pc, #116]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 800050c:	68db      	ldr	r3, [r3, #12]
 800050e:	4a1c      	ldr	r2, [pc, #112]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 8000510:	f043 0304 	orr.w	r3, r3, #4
 8000514:	60d3      	str	r3, [r2, #12]
}
 8000516:	e02e      	b.n	8000576 <DMA1_Stream4_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TEIF4)
 8000518:	4b19      	ldr	r3, [pc, #100]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 800051a:	685b      	ldr	r3, [r3, #4]
 800051c:	f003 0308 	and.w	r3, r3, #8
 8000520:	2b00      	cmp	r3, #0
 8000522:	d009      	beq.n	8000538 <DMA1_Stream4_IRQHandler+0x64>
		DMA1_Stream4_Flag.Transfer_Error_Flag = true;
 8000524:	4b17      	ldr	r3, [pc, #92]	@ (8000584 <DMA1_Stream4_IRQHandler+0xb0>)
 8000526:	2201      	movs	r2, #1
 8000528:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF4;
 800052a:	4b15      	ldr	r3, [pc, #84]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 800052c:	68db      	ldr	r3, [r3, #12]
 800052e:	4a14      	ldr	r2, [pc, #80]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 8000530:	f043 0308 	orr.w	r3, r3, #8
 8000534:	60d3      	str	r3, [r2, #12]
}
 8000536:	e01e      	b.n	8000576 <DMA1_Stream4_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_HTIF4)
 8000538:	4b11      	ldr	r3, [pc, #68]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 800053a:	685b      	ldr	r3, [r3, #4]
 800053c:	f003 0310 	and.w	r3, r3, #16
 8000540:	2b00      	cmp	r3, #0
 8000542:	d009      	beq.n	8000558 <DMA1_Stream4_IRQHandler+0x84>
		DMA1_Stream4_Flag.Half_Transfer_Complete_Flag = true;
 8000544:	4b0f      	ldr	r3, [pc, #60]	@ (8000584 <DMA1_Stream4_IRQHandler+0xb0>)
 8000546:	2201      	movs	r2, #1
 8000548:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF4;
 800054a:	4b0d      	ldr	r3, [pc, #52]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 800054c:	68db      	ldr	r3, [r3, #12]
 800054e:	4a0c      	ldr	r2, [pc, #48]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 8000550:	f043 0310 	orr.w	r3, r3, #16
 8000554:	60d3      	str	r3, [r2, #12]
}
 8000556:	e00e      	b.n	8000576 <DMA1_Stream4_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TCIF4)
 8000558:	4b09      	ldr	r3, [pc, #36]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 800055a:	685b      	ldr	r3, [r3, #4]
 800055c:	f003 0320 	and.w	r3, r3, #32
 8000560:	2b00      	cmp	r3, #0
 8000562:	d008      	beq.n	8000576 <DMA1_Stream4_IRQHandler+0xa2>
		DMA1_Stream4_Flag.Transfer_Complete_Flag = true;
 8000564:	4b07      	ldr	r3, [pc, #28]	@ (8000584 <DMA1_Stream4_IRQHandler+0xb0>)
 8000566:	2201      	movs	r2, #1
 8000568:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF4;
 800056a:	4b05      	ldr	r3, [pc, #20]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 800056c:	68db      	ldr	r3, [r3, #12]
 800056e:	4a04      	ldr	r2, [pc, #16]	@ (8000580 <DMA1_Stream4_IRQHandler+0xac>)
 8000570:	f043 0320 	orr.w	r3, r3, #32
 8000574:	60d3      	str	r3, [r2, #12]
}
 8000576:	bf00      	nop
 8000578:	46bd      	mov	sp, r7
 800057a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057e:	4770      	bx	lr
 8000580:	40026000 	.word	0x40026000
 8000584:	20000040 	.word	0x20000040

08000588 <DMA1_Stream5_IRQHandler>:

void DMA1_Stream5_IRQHandler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF5)
 800058c:	4b29      	ldr	r3, [pc, #164]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 800058e:	685b      	ldr	r3, [r3, #4]
 8000590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000594:	2b00      	cmp	r3, #0
 8000596:	d009      	beq.n	80005ac <DMA1_Stream5_IRQHandler+0x24>
	{
		DMA1_Stream5_Flag.Fifo_Error_Flag = true;
 8000598:	4b27      	ldr	r3, [pc, #156]	@ (8000638 <DMA1_Stream5_IRQHandler+0xb0>)
 800059a:	2201      	movs	r2, #1
 800059c:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF5;
 800059e:	4b25      	ldr	r3, [pc, #148]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005a0:	68db      	ldr	r3, [r3, #12]
 80005a2:	4a24      	ldr	r2, [pc, #144]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80005a8:	60d3      	str	r3, [r2, #12]
	else if(DMA1 -> HISR & DMA_HISR_TCIF5)
	{
		DMA1_Stream5_Flag.Transfer_Complete_Flag = true;
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF5;
	}
}
 80005aa:	e03e      	b.n	800062a <DMA1_Stream5_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_DMEIF5)
 80005ac:	4b21      	ldr	r3, [pc, #132]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d009      	beq.n	80005cc <DMA1_Stream5_IRQHandler+0x44>
		DMA1_Stream5_Flag.Direct_Mode_Error_Flag = true;
 80005b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000638 <DMA1_Stream5_IRQHandler+0xb0>)
 80005ba:	2201      	movs	r2, #1
 80005bc:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 80005be:	4b1d      	ldr	r3, [pc, #116]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005c0:	68db      	ldr	r3, [r3, #12]
 80005c2:	4a1c      	ldr	r2, [pc, #112]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80005c8:	60d3      	str	r3, [r2, #12]
}
 80005ca:	e02e      	b.n	800062a <DMA1_Stream5_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TEIF5)
 80005cc:	4b19      	ldr	r3, [pc, #100]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005ce:	685b      	ldr	r3, [r3, #4]
 80005d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d009      	beq.n	80005ec <DMA1_Stream5_IRQHandler+0x64>
		DMA1_Stream5_Flag.Transfer_Error_Flag = true;
 80005d8:	4b17      	ldr	r3, [pc, #92]	@ (8000638 <DMA1_Stream5_IRQHandler+0xb0>)
 80005da:	2201      	movs	r2, #1
 80005dc:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF5;
 80005de:	4b15      	ldr	r3, [pc, #84]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005e0:	68db      	ldr	r3, [r3, #12]
 80005e2:	4a14      	ldr	r2, [pc, #80]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005e4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80005e8:	60d3      	str	r3, [r2, #12]
}
 80005ea:	e01e      	b.n	800062a <DMA1_Stream5_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_HTIF5)
 80005ec:	4b11      	ldr	r3, [pc, #68]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 80005ee:	685b      	ldr	r3, [r3, #4]
 80005f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d009      	beq.n	800060c <DMA1_Stream5_IRQHandler+0x84>
		DMA1_Stream5_Flag.Half_Transfer_Complete_Flag = true;
 80005f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000638 <DMA1_Stream5_IRQHandler+0xb0>)
 80005fa:	2201      	movs	r2, #1
 80005fc:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF5;
 80005fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 8000600:	68db      	ldr	r3, [r3, #12]
 8000602:	4a0c      	ldr	r2, [pc, #48]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 8000604:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000608:	60d3      	str	r3, [r2, #12]
}
 800060a:	e00e      	b.n	800062a <DMA1_Stream5_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TCIF5)
 800060c:	4b09      	ldr	r3, [pc, #36]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 800060e:	685b      	ldr	r3, [r3, #4]
 8000610:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000614:	2b00      	cmp	r3, #0
 8000616:	d008      	beq.n	800062a <DMA1_Stream5_IRQHandler+0xa2>
		DMA1_Stream5_Flag.Transfer_Complete_Flag = true;
 8000618:	4b07      	ldr	r3, [pc, #28]	@ (8000638 <DMA1_Stream5_IRQHandler+0xb0>)
 800061a:	2201      	movs	r2, #1
 800061c:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF5;
 800061e:	4b05      	ldr	r3, [pc, #20]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 8000620:	68db      	ldr	r3, [r3, #12]
 8000622:	4a04      	ldr	r2, [pc, #16]	@ (8000634 <DMA1_Stream5_IRQHandler+0xac>)
 8000624:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000628:	60d3      	str	r3, [r2, #12]
}
 800062a:	bf00      	nop
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	40026000 	.word	0x40026000
 8000638:	20000048 	.word	0x20000048

0800063c <DMA1_Stream6_IRQHandler>:

void DMA1_Stream6_IRQHandler(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF6)
 8000640:	4b29      	ldr	r3, [pc, #164]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000642:	685b      	ldr	r3, [r3, #4]
 8000644:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000648:	2b00      	cmp	r3, #0
 800064a:	d009      	beq.n	8000660 <DMA1_Stream6_IRQHandler+0x24>
	{
		DMA1_Stream6_Flag.Fifo_Error_Flag = true;
 800064c:	4b27      	ldr	r3, [pc, #156]	@ (80006ec <DMA1_Stream6_IRQHandler+0xb0>)
 800064e:	2201      	movs	r2, #1
 8000650:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF6;
 8000652:	4b25      	ldr	r3, [pc, #148]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000654:	68db      	ldr	r3, [r3, #12]
 8000656:	4a24      	ldr	r2, [pc, #144]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000658:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800065c:	60d3      	str	r3, [r2, #12]
	else if(DMA1 -> HISR & DMA_HISR_TCIF6)
	{
		DMA1_Stream6_Flag.Transfer_Complete_Flag = true;
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF6;
	}
}
 800065e:	e03e      	b.n	80006de <DMA1_Stream6_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_DMEIF6)
 8000660:	4b21      	ldr	r3, [pc, #132]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000662:	685b      	ldr	r3, [r3, #4]
 8000664:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000668:	2b00      	cmp	r3, #0
 800066a:	d009      	beq.n	8000680 <DMA1_Stream6_IRQHandler+0x44>
		DMA1_Stream6_Flag.Direct_Mode_Error_Flag = true;
 800066c:	4b1f      	ldr	r3, [pc, #124]	@ (80006ec <DMA1_Stream6_IRQHandler+0xb0>)
 800066e:	2201      	movs	r2, #1
 8000670:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 8000672:	4b1d      	ldr	r3, [pc, #116]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000674:	68db      	ldr	r3, [r3, #12]
 8000676:	4a1c      	ldr	r2, [pc, #112]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000678:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800067c:	60d3      	str	r3, [r2, #12]
}
 800067e:	e02e      	b.n	80006de <DMA1_Stream6_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TEIF6)
 8000680:	4b19      	ldr	r3, [pc, #100]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000682:	685b      	ldr	r3, [r3, #4]
 8000684:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000688:	2b00      	cmp	r3, #0
 800068a:	d009      	beq.n	80006a0 <DMA1_Stream6_IRQHandler+0x64>
		DMA1_Stream6_Flag.Transfer_Error_Flag = true;
 800068c:	4b17      	ldr	r3, [pc, #92]	@ (80006ec <DMA1_Stream6_IRQHandler+0xb0>)
 800068e:	2201      	movs	r2, #1
 8000690:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF6;
 8000692:	4b15      	ldr	r3, [pc, #84]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000694:	68db      	ldr	r3, [r3, #12]
 8000696:	4a14      	ldr	r2, [pc, #80]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 8000698:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800069c:	60d3      	str	r3, [r2, #12]
}
 800069e:	e01e      	b.n	80006de <DMA1_Stream6_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_HTIF6)
 80006a0:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 80006a2:	685b      	ldr	r3, [r3, #4]
 80006a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d009      	beq.n	80006c0 <DMA1_Stream6_IRQHandler+0x84>
		DMA1_Stream6_Flag.Half_Transfer_Complete_Flag = true;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	@ (80006ec <DMA1_Stream6_IRQHandler+0xb0>)
 80006ae:	2201      	movs	r2, #1
 80006b0:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF6;
 80006b2:	4b0d      	ldr	r3, [pc, #52]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 80006b4:	68db      	ldr	r3, [r3, #12]
 80006b6:	4a0c      	ldr	r2, [pc, #48]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 80006b8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006bc:	60d3      	str	r3, [r2, #12]
}
 80006be:	e00e      	b.n	80006de <DMA1_Stream6_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TCIF6)
 80006c0:	4b09      	ldr	r3, [pc, #36]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 80006c2:	685b      	ldr	r3, [r3, #4]
 80006c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d008      	beq.n	80006de <DMA1_Stream6_IRQHandler+0xa2>
		DMA1_Stream6_Flag.Transfer_Complete_Flag = true;
 80006cc:	4b07      	ldr	r3, [pc, #28]	@ (80006ec <DMA1_Stream6_IRQHandler+0xb0>)
 80006ce:	2201      	movs	r2, #1
 80006d0:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF6;
 80006d2:	4b05      	ldr	r3, [pc, #20]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 80006d4:	68db      	ldr	r3, [r3, #12]
 80006d6:	4a04      	ldr	r2, [pc, #16]	@ (80006e8 <DMA1_Stream6_IRQHandler+0xac>)
 80006d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80006dc:	60d3      	str	r3, [r2, #12]
}
 80006de:	bf00      	nop
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr
 80006e8:	40026000 	.word	0x40026000
 80006ec:	20000050 	.word	0x20000050

080006f0 <DMA1_Stream7_IRQHandler>:

void DMA1_Stream7_IRQHandler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
	if(DMA1 -> HISR & DMA_HISR_FEIF7)
 80006f4:	4b29      	ldr	r3, [pc, #164]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d009      	beq.n	8000714 <DMA1_Stream7_IRQHandler+0x24>
	{
		DMA1_Stream7_Flag.Fifo_Error_Flag = true;
 8000700:	4b27      	ldr	r3, [pc, #156]	@ (80007a0 <DMA1_Stream7_IRQHandler+0xb0>)
 8000702:	2201      	movs	r2, #1
 8000704:	711a      	strb	r2, [r3, #4]
		DMA1 -> HIFCR |= DMA_HIFCR_CFEIF7;
 8000706:	4b25      	ldr	r3, [pc, #148]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000708:	68db      	ldr	r3, [r3, #12]
 800070a:	4a24      	ldr	r2, [pc, #144]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 800070c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000710:	60d3      	str	r3, [r2, #12]
	else if(DMA1 -> HISR & DMA_HISR_TCIF7)
	{
		DMA1_Stream7_Flag.Transfer_Complete_Flag = true;
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF7;
	}
}
 8000712:	e03e      	b.n	8000792 <DMA1_Stream7_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_DMEIF7)
 8000714:	4b21      	ldr	r3, [pc, #132]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000716:	685b      	ldr	r3, [r3, #4]
 8000718:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800071c:	2b00      	cmp	r3, #0
 800071e:	d009      	beq.n	8000734 <DMA1_Stream7_IRQHandler+0x44>
		DMA1_Stream7_Flag.Direct_Mode_Error_Flag = true;
 8000720:	4b1f      	ldr	r3, [pc, #124]	@ (80007a0 <DMA1_Stream7_IRQHandler+0xb0>)
 8000722:	2201      	movs	r2, #1
 8000724:	70da      	strb	r2, [r3, #3]
		DMA1 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 8000726:	4b1d      	ldr	r3, [pc, #116]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000728:	68db      	ldr	r3, [r3, #12]
 800072a:	4a1c      	ldr	r2, [pc, #112]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 800072c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000730:	60d3      	str	r3, [r2, #12]
}
 8000732:	e02e      	b.n	8000792 <DMA1_Stream7_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TEIF7)
 8000734:	4b19      	ldr	r3, [pc, #100]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000736:	685b      	ldr	r3, [r3, #4]
 8000738:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800073c:	2b00      	cmp	r3, #0
 800073e:	d009      	beq.n	8000754 <DMA1_Stream7_IRQHandler+0x64>
		DMA1_Stream7_Flag.Transfer_Error_Flag = true;
 8000740:	4b17      	ldr	r3, [pc, #92]	@ (80007a0 <DMA1_Stream7_IRQHandler+0xb0>)
 8000742:	2201      	movs	r2, #1
 8000744:	709a      	strb	r2, [r3, #2]
		DMA1 -> HIFCR |= DMA_HIFCR_CTEIF7;
 8000746:	4b15      	ldr	r3, [pc, #84]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000748:	68db      	ldr	r3, [r3, #12]
 800074a:	4a14      	ldr	r2, [pc, #80]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 800074c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000750:	60d3      	str	r3, [r2, #12]
}
 8000752:	e01e      	b.n	8000792 <DMA1_Stream7_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_HTIF7)
 8000754:	4b11      	ldr	r3, [pc, #68]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000756:	685b      	ldr	r3, [r3, #4]
 8000758:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800075c:	2b00      	cmp	r3, #0
 800075e:	d009      	beq.n	8000774 <DMA1_Stream7_IRQHandler+0x84>
		DMA1_Stream7_Flag.Half_Transfer_Complete_Flag = true;
 8000760:	4b0f      	ldr	r3, [pc, #60]	@ (80007a0 <DMA1_Stream7_IRQHandler+0xb0>)
 8000762:	2201      	movs	r2, #1
 8000764:	705a      	strb	r2, [r3, #1]
		DMA1 -> HIFCR |= DMA_HIFCR_CHTIF7;
 8000766:	4b0d      	ldr	r3, [pc, #52]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000768:	68db      	ldr	r3, [r3, #12]
 800076a:	4a0c      	ldr	r2, [pc, #48]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 800076c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000770:	60d3      	str	r3, [r2, #12]
}
 8000772:	e00e      	b.n	8000792 <DMA1_Stream7_IRQHandler+0xa2>
	else if(DMA1 -> HISR & DMA_HISR_TCIF7)
 8000774:	4b09      	ldr	r3, [pc, #36]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800077c:	2b00      	cmp	r3, #0
 800077e:	d008      	beq.n	8000792 <DMA1_Stream7_IRQHandler+0xa2>
		DMA1_Stream7_Flag.Transfer_Complete_Flag = true;
 8000780:	4b07      	ldr	r3, [pc, #28]	@ (80007a0 <DMA1_Stream7_IRQHandler+0xb0>)
 8000782:	2201      	movs	r2, #1
 8000784:	701a      	strb	r2, [r3, #0]
		DMA1 -> HIFCR |= DMA_HIFCR_CTCIF7;
 8000786:	4b05      	ldr	r3, [pc, #20]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 8000788:	68db      	ldr	r3, [r3, #12]
 800078a:	4a04      	ldr	r2, [pc, #16]	@ (800079c <DMA1_Stream7_IRQHandler+0xac>)
 800078c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000790:	60d3      	str	r3, [r2, #12]
}
 8000792:	bf00      	nop
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr
 800079c:	40026000 	.word	0x40026000
 80007a0:	20000058 	.word	0x20000058

080007a4 <DMA2_Stream0_IRQHandler>:


void DMA2_Stream0_IRQHandler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF0)
 80007a8:	4b29      	ldr	r3, [pc, #164]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	f003 0301 	and.w	r3, r3, #1
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d009      	beq.n	80007c8 <DMA2_Stream0_IRQHandler+0x24>
	{
		DMA2_Stream0_Flag.Fifo_Error_Flag = true;
 80007b4:	4b27      	ldr	r3, [pc, #156]	@ (8000854 <DMA2_Stream0_IRQHandler+0xb0>)
 80007b6:	2201      	movs	r2, #1
 80007b8:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF0;
 80007ba:	4b25      	ldr	r3, [pc, #148]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007bc:	689b      	ldr	r3, [r3, #8]
 80007be:	4a24      	ldr	r2, [pc, #144]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007c0:	f043 0301 	orr.w	r3, r3, #1
 80007c4:	6093      	str	r3, [r2, #8]
	else if(DMA2 -> LISR & DMA_LISR_TCIF0)
	{
		DMA2_Stream0_Flag.Transfer_Complete_Flag = true;
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF0;
	}
}
 80007c6:	e03e      	b.n	8000846 <DMA2_Stream0_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_DMEIF0)
 80007c8:	4b21      	ldr	r3, [pc, #132]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	f003 0304 	and.w	r3, r3, #4
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d009      	beq.n	80007e8 <DMA2_Stream0_IRQHandler+0x44>
		DMA2_Stream0_Flag.Direct_Mode_Error_Flag = true;
 80007d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000854 <DMA2_Stream0_IRQHandler+0xb0>)
 80007d6:	2201      	movs	r2, #1
 80007d8:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF0;
 80007da:	4b1d      	ldr	r3, [pc, #116]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007dc:	689b      	ldr	r3, [r3, #8]
 80007de:	4a1c      	ldr	r2, [pc, #112]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007e0:	f043 0304 	orr.w	r3, r3, #4
 80007e4:	6093      	str	r3, [r2, #8]
}
 80007e6:	e02e      	b.n	8000846 <DMA2_Stream0_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TEIF0)
 80007e8:	4b19      	ldr	r3, [pc, #100]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	f003 0308 	and.w	r3, r3, #8
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d009      	beq.n	8000808 <DMA2_Stream0_IRQHandler+0x64>
		DMA2_Stream0_Flag.Transfer_Error_Flag = true;
 80007f4:	4b17      	ldr	r3, [pc, #92]	@ (8000854 <DMA2_Stream0_IRQHandler+0xb0>)
 80007f6:	2201      	movs	r2, #1
 80007f8:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF0;
 80007fa:	4b15      	ldr	r3, [pc, #84]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 80007fc:	689b      	ldr	r3, [r3, #8]
 80007fe:	4a14      	ldr	r2, [pc, #80]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 8000800:	f043 0308 	orr.w	r3, r3, #8
 8000804:	6093      	str	r3, [r2, #8]
}
 8000806:	e01e      	b.n	8000846 <DMA2_Stream0_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_HTIF0)
 8000808:	4b11      	ldr	r3, [pc, #68]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	f003 0310 	and.w	r3, r3, #16
 8000810:	2b00      	cmp	r3, #0
 8000812:	d009      	beq.n	8000828 <DMA2_Stream0_IRQHandler+0x84>
		DMA2_Stream0_Flag.Half_Transfer_Complete_Flag = true;
 8000814:	4b0f      	ldr	r3, [pc, #60]	@ (8000854 <DMA2_Stream0_IRQHandler+0xb0>)
 8000816:	2201      	movs	r2, #1
 8000818:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF0;
 800081a:	4b0d      	ldr	r3, [pc, #52]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 800081c:	689b      	ldr	r3, [r3, #8]
 800081e:	4a0c      	ldr	r2, [pc, #48]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 8000820:	f043 0310 	orr.w	r3, r3, #16
 8000824:	6093      	str	r3, [r2, #8]
}
 8000826:	e00e      	b.n	8000846 <DMA2_Stream0_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TCIF0)
 8000828:	4b09      	ldr	r3, [pc, #36]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	f003 0320 	and.w	r3, r3, #32
 8000830:	2b00      	cmp	r3, #0
 8000832:	d008      	beq.n	8000846 <DMA2_Stream0_IRQHandler+0xa2>
		DMA2_Stream0_Flag.Transfer_Complete_Flag = true;
 8000834:	4b07      	ldr	r3, [pc, #28]	@ (8000854 <DMA2_Stream0_IRQHandler+0xb0>)
 8000836:	2201      	movs	r2, #1
 8000838:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF0;
 800083a:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 800083c:	689b      	ldr	r3, [r3, #8]
 800083e:	4a04      	ldr	r2, [pc, #16]	@ (8000850 <DMA2_Stream0_IRQHandler+0xac>)
 8000840:	f043 0320 	orr.w	r3, r3, #32
 8000844:	6093      	str	r3, [r2, #8]
}
 8000846:	bf00      	nop
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	40026400 	.word	0x40026400
 8000854:	20000060 	.word	0x20000060

08000858 <DMA2_Stream1_IRQHandler>:

void DMA2_Stream1_IRQHandler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF1)
 800085c:	4b29      	ldr	r3, [pc, #164]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000864:	2b00      	cmp	r3, #0
 8000866:	d009      	beq.n	800087c <DMA2_Stream1_IRQHandler+0x24>
	{
		DMA2_Stream1_Flag.Fifo_Error_Flag = true;
 8000868:	4b27      	ldr	r3, [pc, #156]	@ (8000908 <DMA2_Stream1_IRQHandler+0xb0>)
 800086a:	2201      	movs	r2, #1
 800086c:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF1;
 800086e:	4b25      	ldr	r3, [pc, #148]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 8000870:	689b      	ldr	r3, [r3, #8]
 8000872:	4a24      	ldr	r2, [pc, #144]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 8000874:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000878:	6093      	str	r3, [r2, #8]
	else if(DMA2 -> LISR & DMA_LISR_TCIF1)
	{
		DMA2_Stream1_Flag.Transfer_Complete_Flag = true;
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF1;
	}
}
 800087a:	e03e      	b.n	80008fa <DMA2_Stream1_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_DMEIF1)
 800087c:	4b21      	ldr	r3, [pc, #132]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000884:	2b00      	cmp	r3, #0
 8000886:	d009      	beq.n	800089c <DMA2_Stream1_IRQHandler+0x44>
		DMA2_Stream1_Flag.Direct_Mode_Error_Flag = true;
 8000888:	4b1f      	ldr	r3, [pc, #124]	@ (8000908 <DMA2_Stream1_IRQHandler+0xb0>)
 800088a:	2201      	movs	r2, #1
 800088c:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF1;
 800088e:	4b1d      	ldr	r3, [pc, #116]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 8000890:	689b      	ldr	r3, [r3, #8]
 8000892:	4a1c      	ldr	r2, [pc, #112]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 8000894:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000898:	6093      	str	r3, [r2, #8]
}
 800089a:	e02e      	b.n	80008fa <DMA2_Stream1_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TEIF1)
 800089c:	4b19      	ldr	r3, [pc, #100]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d009      	beq.n	80008bc <DMA2_Stream1_IRQHandler+0x64>
		DMA2_Stream1_Flag.Transfer_Error_Flag = true;
 80008a8:	4b17      	ldr	r3, [pc, #92]	@ (8000908 <DMA2_Stream1_IRQHandler+0xb0>)
 80008aa:	2201      	movs	r2, #1
 80008ac:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF1;
 80008ae:	4b15      	ldr	r3, [pc, #84]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008b0:	689b      	ldr	r3, [r3, #8]
 80008b2:	4a14      	ldr	r2, [pc, #80]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008b4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80008b8:	6093      	str	r3, [r2, #8]
}
 80008ba:	e01e      	b.n	80008fa <DMA2_Stream1_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_HTIF1)
 80008bc:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d009      	beq.n	80008dc <DMA2_Stream1_IRQHandler+0x84>
		DMA2_Stream1_Flag.Half_Transfer_Complete_Flag = true;
 80008c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000908 <DMA2_Stream1_IRQHandler+0xb0>)
 80008ca:	2201      	movs	r2, #1
 80008cc:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF1;
 80008ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008d0:	689b      	ldr	r3, [r3, #8]
 80008d2:	4a0c      	ldr	r2, [pc, #48]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80008d8:	6093      	str	r3, [r2, #8]
}
 80008da:	e00e      	b.n	80008fa <DMA2_Stream1_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TCIF1)
 80008dc:	4b09      	ldr	r3, [pc, #36]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d008      	beq.n	80008fa <DMA2_Stream1_IRQHandler+0xa2>
		DMA2_Stream1_Flag.Transfer_Complete_Flag = true;
 80008e8:	4b07      	ldr	r3, [pc, #28]	@ (8000908 <DMA2_Stream1_IRQHandler+0xb0>)
 80008ea:	2201      	movs	r2, #1
 80008ec:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF1;
 80008ee:	4b05      	ldr	r3, [pc, #20]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008f0:	689b      	ldr	r3, [r3, #8]
 80008f2:	4a04      	ldr	r2, [pc, #16]	@ (8000904 <DMA2_Stream1_IRQHandler+0xac>)
 80008f4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80008f8:	6093      	str	r3, [r2, #8]
}
 80008fa:	bf00      	nop
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr
 8000904:	40026400 	.word	0x40026400
 8000908:	20000068 	.word	0x20000068

0800090c <DMA2_Stream2_IRQHandler>:

void DMA2_Stream2_IRQHandler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF2)
 8000910:	4b29      	ldr	r3, [pc, #164]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000918:	2b00      	cmp	r3, #0
 800091a:	d009      	beq.n	8000930 <DMA2_Stream2_IRQHandler+0x24>
	{
		DMA2_Stream2_Flag.Fifo_Error_Flag = true;
 800091c:	4b27      	ldr	r3, [pc, #156]	@ (80009bc <DMA2_Stream2_IRQHandler+0xb0>)
 800091e:	2201      	movs	r2, #1
 8000920:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF2;
 8000922:	4b25      	ldr	r3, [pc, #148]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000924:	689b      	ldr	r3, [r3, #8]
 8000926:	4a24      	ldr	r2, [pc, #144]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800092c:	6093      	str	r3, [r2, #8]
	else if(DMA2 -> LISR & DMA_LISR_TCIF2)
	{
		DMA2_Stream2_Flag.Transfer_Complete_Flag = true;
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF2;
	}
}
 800092e:	e03e      	b.n	80009ae <DMA2_Stream2_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_DMEIF2)
 8000930:	4b21      	ldr	r3, [pc, #132]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000938:	2b00      	cmp	r3, #0
 800093a:	d009      	beq.n	8000950 <DMA2_Stream2_IRQHandler+0x44>
		DMA2_Stream2_Flag.Direct_Mode_Error_Flag = true;
 800093c:	4b1f      	ldr	r3, [pc, #124]	@ (80009bc <DMA2_Stream2_IRQHandler+0xb0>)
 800093e:	2201      	movs	r2, #1
 8000940:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF2;
 8000942:	4b1d      	ldr	r3, [pc, #116]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000944:	689b      	ldr	r3, [r3, #8]
 8000946:	4a1c      	ldr	r2, [pc, #112]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000948:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800094c:	6093      	str	r3, [r2, #8]
}
 800094e:	e02e      	b.n	80009ae <DMA2_Stream2_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TEIF2)
 8000950:	4b19      	ldr	r3, [pc, #100]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000958:	2b00      	cmp	r3, #0
 800095a:	d009      	beq.n	8000970 <DMA2_Stream2_IRQHandler+0x64>
		DMA2_Stream2_Flag.Transfer_Error_Flag = true;
 800095c:	4b17      	ldr	r3, [pc, #92]	@ (80009bc <DMA2_Stream2_IRQHandler+0xb0>)
 800095e:	2201      	movs	r2, #1
 8000960:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF2;
 8000962:	4b15      	ldr	r3, [pc, #84]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000964:	689b      	ldr	r3, [r3, #8]
 8000966:	4a14      	ldr	r2, [pc, #80]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000968:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800096c:	6093      	str	r3, [r2, #8]
}
 800096e:	e01e      	b.n	80009ae <DMA2_Stream2_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_HTIF2)
 8000970:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000978:	2b00      	cmp	r3, #0
 800097a:	d009      	beq.n	8000990 <DMA2_Stream2_IRQHandler+0x84>
		DMA2_Stream2_Flag.Half_Transfer_Complete_Flag = true;
 800097c:	4b0f      	ldr	r3, [pc, #60]	@ (80009bc <DMA2_Stream2_IRQHandler+0xb0>)
 800097e:	2201      	movs	r2, #1
 8000980:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF2;
 8000982:	4b0d      	ldr	r3, [pc, #52]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000984:	689b      	ldr	r3, [r3, #8]
 8000986:	4a0c      	ldr	r2, [pc, #48]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000988:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800098c:	6093      	str	r3, [r2, #8]
}
 800098e:	e00e      	b.n	80009ae <DMA2_Stream2_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TCIF2)
 8000990:	4b09      	ldr	r3, [pc, #36]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000998:	2b00      	cmp	r3, #0
 800099a:	d008      	beq.n	80009ae <DMA2_Stream2_IRQHandler+0xa2>
		DMA2_Stream2_Flag.Transfer_Complete_Flag = true;
 800099c:	4b07      	ldr	r3, [pc, #28]	@ (80009bc <DMA2_Stream2_IRQHandler+0xb0>)
 800099e:	2201      	movs	r2, #1
 80009a0:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF2;
 80009a2:	4b05      	ldr	r3, [pc, #20]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 80009a4:	689b      	ldr	r3, [r3, #8]
 80009a6:	4a04      	ldr	r2, [pc, #16]	@ (80009b8 <DMA2_Stream2_IRQHandler+0xac>)
 80009a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009ac:	6093      	str	r3, [r2, #8]
}
 80009ae:	bf00      	nop
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr
 80009b8:	40026400 	.word	0x40026400
 80009bc:	20000070 	.word	0x20000070

080009c0 <DMA2_Stream3_IRQHandler>:

void DMA2_Stream3_IRQHandler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
	if(DMA2 -> LISR & DMA_LISR_FEIF3)
 80009c4:	4b29      	ldr	r3, [pc, #164]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d009      	beq.n	80009e4 <DMA2_Stream3_IRQHandler+0x24>
	{
		DMA2_Stream3_Flag.Fifo_Error_Flag = true;
 80009d0:	4b27      	ldr	r3, [pc, #156]	@ (8000a70 <DMA2_Stream3_IRQHandler+0xb0>)
 80009d2:	2201      	movs	r2, #1
 80009d4:	711a      	strb	r2, [r3, #4]
		DMA2 -> LIFCR |= DMA_LIFCR_CFEIF3;
 80009d6:	4b25      	ldr	r3, [pc, #148]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 80009d8:	689b      	ldr	r3, [r3, #8]
 80009da:	4a24      	ldr	r2, [pc, #144]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 80009dc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80009e0:	6093      	str	r3, [r2, #8]
	else if(DMA2 -> LISR & DMA_LISR_TCIF3)
	{
		DMA2_Stream3_Flag.Transfer_Complete_Flag = true;
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF3;
	}
}
 80009e2:	e03e      	b.n	8000a62 <DMA2_Stream3_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_DMEIF3)
 80009e4:	4b21      	ldr	r3, [pc, #132]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d009      	beq.n	8000a04 <DMA2_Stream3_IRQHandler+0x44>
		DMA2_Stream3_Flag.Direct_Mode_Error_Flag = true;
 80009f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000a70 <DMA2_Stream3_IRQHandler+0xb0>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	70da      	strb	r2, [r3, #3]
		DMA2 -> LIFCR |= DMA_LIFCR_CDMEIF3;
 80009f6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 80009f8:	689b      	ldr	r3, [r3, #8]
 80009fa:	4a1c      	ldr	r2, [pc, #112]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 80009fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000a00:	6093      	str	r3, [r2, #8]
}
 8000a02:	e02e      	b.n	8000a62 <DMA2_Stream3_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TEIF3)
 8000a04:	4b19      	ldr	r3, [pc, #100]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d009      	beq.n	8000a24 <DMA2_Stream3_IRQHandler+0x64>
		DMA2_Stream3_Flag.Transfer_Error_Flag = true;
 8000a10:	4b17      	ldr	r3, [pc, #92]	@ (8000a70 <DMA2_Stream3_IRQHandler+0xb0>)
 8000a12:	2201      	movs	r2, #1
 8000a14:	709a      	strb	r2, [r3, #2]
		DMA2 -> LIFCR |= DMA_LIFCR_CTEIF3;
 8000a16:	4b15      	ldr	r3, [pc, #84]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a18:	689b      	ldr	r3, [r3, #8]
 8000a1a:	4a14      	ldr	r2, [pc, #80]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a1c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a20:	6093      	str	r3, [r2, #8]
}
 8000a22:	e01e      	b.n	8000a62 <DMA2_Stream3_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_HTIF3)
 8000a24:	4b11      	ldr	r3, [pc, #68]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d009      	beq.n	8000a44 <DMA2_Stream3_IRQHandler+0x84>
		DMA2_Stream3_Flag.Half_Transfer_Complete_Flag = true;
 8000a30:	4b0f      	ldr	r3, [pc, #60]	@ (8000a70 <DMA2_Stream3_IRQHandler+0xb0>)
 8000a32:	2201      	movs	r2, #1
 8000a34:	705a      	strb	r2, [r3, #1]
		DMA2 -> LIFCR |= DMA_LIFCR_CHTIF3;
 8000a36:	4b0d      	ldr	r3, [pc, #52]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a38:	689b      	ldr	r3, [r3, #8]
 8000a3a:	4a0c      	ldr	r2, [pc, #48]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a3c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000a40:	6093      	str	r3, [r2, #8]
}
 8000a42:	e00e      	b.n	8000a62 <DMA2_Stream3_IRQHandler+0xa2>
	else if(DMA2 -> LISR & DMA_LISR_TCIF3)
 8000a44:	4b09      	ldr	r3, [pc, #36]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d008      	beq.n	8000a62 <DMA2_Stream3_IRQHandler+0xa2>
		DMA2_Stream3_Flag.Transfer_Complete_Flag = true;
 8000a50:	4b07      	ldr	r3, [pc, #28]	@ (8000a70 <DMA2_Stream3_IRQHandler+0xb0>)
 8000a52:	2201      	movs	r2, #1
 8000a54:	701a      	strb	r2, [r3, #0]
		DMA2 -> LIFCR |= DMA_LIFCR_CTCIF3;
 8000a56:	4b05      	ldr	r3, [pc, #20]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a58:	689b      	ldr	r3, [r3, #8]
 8000a5a:	4a04      	ldr	r2, [pc, #16]	@ (8000a6c <DMA2_Stream3_IRQHandler+0xac>)
 8000a5c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000a60:	6093      	str	r3, [r2, #8]
}
 8000a62:	bf00      	nop
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr
 8000a6c:	40026400 	.word	0x40026400
 8000a70:	20000078 	.word	0x20000078

08000a74 <DMA2_Stream4_IRQHandler>:

void DMA2_Stream4_IRQHandler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF4)
 8000a78:	4b29      	ldr	r3, [pc, #164]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f003 0301 	and.w	r3, r3, #1
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d009      	beq.n	8000a98 <DMA2_Stream4_IRQHandler+0x24>
	{
		DMA2_Stream4_Flag.Fifo_Error_Flag = true;
 8000a84:	4b27      	ldr	r3, [pc, #156]	@ (8000b24 <DMA2_Stream4_IRQHandler+0xb0>)
 8000a86:	2201      	movs	r2, #1
 8000a88:	711a      	strb	r2, [r3, #4]
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF4;
 8000a8a:	4b25      	ldr	r3, [pc, #148]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000a8c:	68db      	ldr	r3, [r3, #12]
 8000a8e:	4a24      	ldr	r2, [pc, #144]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000a90:	f043 0301 	orr.w	r3, r3, #1
 8000a94:	60d3      	str	r3, [r2, #12]
	else if(DMA2 -> HISR & DMA_HISR_TCIF4)
	{
		DMA2_Stream4_Flag.Transfer_Complete_Flag = true;
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF4;
	}
}
 8000a96:	e03e      	b.n	8000b16 <DMA2_Stream4_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_DMEIF4)
 8000a98:	4b21      	ldr	r3, [pc, #132]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f003 0304 	and.w	r3, r3, #4
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d009      	beq.n	8000ab8 <DMA2_Stream4_IRQHandler+0x44>
		DMA2_Stream4_Flag.Direct_Mode_Error_Flag = true;
 8000aa4:	4b1f      	ldr	r3, [pc, #124]	@ (8000b24 <DMA2_Stream4_IRQHandler+0xb0>)
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	70da      	strb	r2, [r3, #3]
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF4;
 8000aaa:	4b1d      	ldr	r3, [pc, #116]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000aac:	68db      	ldr	r3, [r3, #12]
 8000aae:	4a1c      	ldr	r2, [pc, #112]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000ab0:	f043 0304 	orr.w	r3, r3, #4
 8000ab4:	60d3      	str	r3, [r2, #12]
}
 8000ab6:	e02e      	b.n	8000b16 <DMA2_Stream4_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TEIF4)
 8000ab8:	4b19      	ldr	r3, [pc, #100]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f003 0308 	and.w	r3, r3, #8
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d009      	beq.n	8000ad8 <DMA2_Stream4_IRQHandler+0x64>
		DMA2_Stream4_Flag.Transfer_Error_Flag = true;
 8000ac4:	4b17      	ldr	r3, [pc, #92]	@ (8000b24 <DMA2_Stream4_IRQHandler+0xb0>)
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	709a      	strb	r2, [r3, #2]
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF4;
 8000aca:	4b15      	ldr	r3, [pc, #84]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000acc:	68db      	ldr	r3, [r3, #12]
 8000ace:	4a14      	ldr	r2, [pc, #80]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000ad0:	f043 0308 	orr.w	r3, r3, #8
 8000ad4:	60d3      	str	r3, [r2, #12]
}
 8000ad6:	e01e      	b.n	8000b16 <DMA2_Stream4_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_HTIF4)
 8000ad8:	4b11      	ldr	r3, [pc, #68]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	f003 0310 	and.w	r3, r3, #16
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d009      	beq.n	8000af8 <DMA2_Stream4_IRQHandler+0x84>
		DMA2_Stream4_Flag.Half_Transfer_Complete_Flag = true;
 8000ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b24 <DMA2_Stream4_IRQHandler+0xb0>)
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	705a      	strb	r2, [r3, #1]
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF4;
 8000aea:	4b0d      	ldr	r3, [pc, #52]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000aec:	68db      	ldr	r3, [r3, #12]
 8000aee:	4a0c      	ldr	r2, [pc, #48]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000af0:	f043 0310 	orr.w	r3, r3, #16
 8000af4:	60d3      	str	r3, [r2, #12]
}
 8000af6:	e00e      	b.n	8000b16 <DMA2_Stream4_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TCIF4)
 8000af8:	4b09      	ldr	r3, [pc, #36]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	f003 0320 	and.w	r3, r3, #32
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d008      	beq.n	8000b16 <DMA2_Stream4_IRQHandler+0xa2>
		DMA2_Stream4_Flag.Transfer_Complete_Flag = true;
 8000b04:	4b07      	ldr	r3, [pc, #28]	@ (8000b24 <DMA2_Stream4_IRQHandler+0xb0>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	701a      	strb	r2, [r3, #0]
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF4;
 8000b0a:	4b05      	ldr	r3, [pc, #20]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000b0c:	68db      	ldr	r3, [r3, #12]
 8000b0e:	4a04      	ldr	r2, [pc, #16]	@ (8000b20 <DMA2_Stream4_IRQHandler+0xac>)
 8000b10:	f043 0320 	orr.w	r3, r3, #32
 8000b14:	60d3      	str	r3, [r2, #12]
}
 8000b16:	bf00      	nop
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr
 8000b20:	40026400 	.word	0x40026400
 8000b24:	20000080 	.word	0x20000080

08000b28 <DMA2_Stream5_IRQHandler>:

void DMA2_Stream5_IRQHandler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF5)
 8000b2c:	4b29      	ldr	r3, [pc, #164]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d009      	beq.n	8000b4c <DMA2_Stream5_IRQHandler+0x24>
	{
		DMA2_Stream5_Flag.Fifo_Error_Flag = true;
 8000b38:	4b27      	ldr	r3, [pc, #156]	@ (8000bd8 <DMA2_Stream5_IRQHandler+0xb0>)
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	711a      	strb	r2, [r3, #4]
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF5;
 8000b3e:	4b25      	ldr	r3, [pc, #148]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b40:	68db      	ldr	r3, [r3, #12]
 8000b42:	4a24      	ldr	r2, [pc, #144]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b48:	60d3      	str	r3, [r2, #12]
	else if(DMA2 -> HISR & DMA_HISR_TCIF5)
	{
		DMA2_Stream5_Flag.Transfer_Complete_Flag = true;
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF5;
	}
}
 8000b4a:	e03e      	b.n	8000bca <DMA2_Stream5_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_DMEIF5)
 8000b4c:	4b21      	ldr	r3, [pc, #132]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d009      	beq.n	8000b6c <DMA2_Stream5_IRQHandler+0x44>
		DMA2_Stream5_Flag.Direct_Mode_Error_Flag = true;
 8000b58:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd8 <DMA2_Stream5_IRQHandler+0xb0>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	70da      	strb	r2, [r3, #3]
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF5;
 8000b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b60:	68db      	ldr	r3, [r3, #12]
 8000b62:	4a1c      	ldr	r2, [pc, #112]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b68:	60d3      	str	r3, [r2, #12]
}
 8000b6a:	e02e      	b.n	8000bca <DMA2_Stream5_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TEIF5)
 8000b6c:	4b19      	ldr	r3, [pc, #100]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d009      	beq.n	8000b8c <DMA2_Stream5_IRQHandler+0x64>
		DMA2_Stream5_Flag.Transfer_Error_Flag = true;
 8000b78:	4b17      	ldr	r3, [pc, #92]	@ (8000bd8 <DMA2_Stream5_IRQHandler+0xb0>)
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	709a      	strb	r2, [r3, #2]
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF5;
 8000b7e:	4b15      	ldr	r3, [pc, #84]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b80:	68db      	ldr	r3, [r3, #12]
 8000b82:	4a14      	ldr	r2, [pc, #80]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b84:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b88:	60d3      	str	r3, [r2, #12]
}
 8000b8a:	e01e      	b.n	8000bca <DMA2_Stream5_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_HTIF5)
 8000b8c:	4b11      	ldr	r3, [pc, #68]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d009      	beq.n	8000bac <DMA2_Stream5_IRQHandler+0x84>
		DMA2_Stream5_Flag.Half_Transfer_Complete_Flag = true;
 8000b98:	4b0f      	ldr	r3, [pc, #60]	@ (8000bd8 <DMA2_Stream5_IRQHandler+0xb0>)
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	705a      	strb	r2, [r3, #1]
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF5;
 8000b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000ba0:	68db      	ldr	r3, [r3, #12]
 8000ba2:	4a0c      	ldr	r2, [pc, #48]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000ba4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ba8:	60d3      	str	r3, [r2, #12]
}
 8000baa:	e00e      	b.n	8000bca <DMA2_Stream5_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TCIF5)
 8000bac:	4b09      	ldr	r3, [pc, #36]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d008      	beq.n	8000bca <DMA2_Stream5_IRQHandler+0xa2>
		DMA2_Stream5_Flag.Transfer_Complete_Flag = true;
 8000bb8:	4b07      	ldr	r3, [pc, #28]	@ (8000bd8 <DMA2_Stream5_IRQHandler+0xb0>)
 8000bba:	2201      	movs	r2, #1
 8000bbc:	701a      	strb	r2, [r3, #0]
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF5;
 8000bbe:	4b05      	ldr	r3, [pc, #20]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000bc0:	68db      	ldr	r3, [r3, #12]
 8000bc2:	4a04      	ldr	r2, [pc, #16]	@ (8000bd4 <DMA2_Stream5_IRQHandler+0xac>)
 8000bc4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000bc8:	60d3      	str	r3, [r2, #12]
}
 8000bca:	bf00      	nop
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	40026400 	.word	0x40026400
 8000bd8:	20000088 	.word	0x20000088

08000bdc <DMA2_Stream6_IRQHandler>:

void DMA2_Stream6_IRQHandler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF6)
 8000be0:	4b29      	ldr	r3, [pc, #164]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d009      	beq.n	8000c00 <DMA2_Stream6_IRQHandler+0x24>
	{
		DMA2_Stream6_Flag.Fifo_Error_Flag = true;
 8000bec:	4b27      	ldr	r3, [pc, #156]	@ (8000c8c <DMA2_Stream6_IRQHandler+0xb0>)
 8000bee:	2201      	movs	r2, #1
 8000bf0:	711a      	strb	r2, [r3, #4]
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF6;
 8000bf2:	4b25      	ldr	r3, [pc, #148]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000bf4:	68db      	ldr	r3, [r3, #12]
 8000bf6:	4a24      	ldr	r2, [pc, #144]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000bf8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000bfc:	60d3      	str	r3, [r2, #12]
	else if(DMA2 -> HISR & DMA_HISR_TCIF6)
	{
		DMA2_Stream6_Flag.Transfer_Complete_Flag = true;
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF6;
	}
}
 8000bfe:	e03e      	b.n	8000c7e <DMA2_Stream6_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_DMEIF6)
 8000c00:	4b21      	ldr	r3, [pc, #132]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d009      	beq.n	8000c20 <DMA2_Stream6_IRQHandler+0x44>
		DMA2_Stream6_Flag.Direct_Mode_Error_Flag = true;
 8000c0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000c8c <DMA2_Stream6_IRQHandler+0xb0>)
 8000c0e:	2201      	movs	r2, #1
 8000c10:	70da      	strb	r2, [r3, #3]
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF6;
 8000c12:	4b1d      	ldr	r3, [pc, #116]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c14:	68db      	ldr	r3, [r3, #12]
 8000c16:	4a1c      	ldr	r2, [pc, #112]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c1c:	60d3      	str	r3, [r2, #12]
}
 8000c1e:	e02e      	b.n	8000c7e <DMA2_Stream6_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TEIF6)
 8000c20:	4b19      	ldr	r3, [pc, #100]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d009      	beq.n	8000c40 <DMA2_Stream6_IRQHandler+0x64>
		DMA2_Stream6_Flag.Transfer_Error_Flag = true;
 8000c2c:	4b17      	ldr	r3, [pc, #92]	@ (8000c8c <DMA2_Stream6_IRQHandler+0xb0>)
 8000c2e:	2201      	movs	r2, #1
 8000c30:	709a      	strb	r2, [r3, #2]
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF6;
 8000c32:	4b15      	ldr	r3, [pc, #84]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c34:	68db      	ldr	r3, [r3, #12]
 8000c36:	4a14      	ldr	r2, [pc, #80]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c38:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000c3c:	60d3      	str	r3, [r2, #12]
}
 8000c3e:	e01e      	b.n	8000c7e <DMA2_Stream6_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_HTIF6)
 8000c40:	4b11      	ldr	r3, [pc, #68]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d009      	beq.n	8000c60 <DMA2_Stream6_IRQHandler+0x84>
		DMA2_Stream6_Flag.Half_Transfer_Complete_Flag = true;
 8000c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c8c <DMA2_Stream6_IRQHandler+0xb0>)
 8000c4e:	2201      	movs	r2, #1
 8000c50:	705a      	strb	r2, [r3, #1]
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF6;
 8000c52:	4b0d      	ldr	r3, [pc, #52]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c54:	68db      	ldr	r3, [r3, #12]
 8000c56:	4a0c      	ldr	r2, [pc, #48]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c58:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000c5c:	60d3      	str	r3, [r2, #12]
}
 8000c5e:	e00e      	b.n	8000c7e <DMA2_Stream6_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TCIF6)
 8000c60:	4b09      	ldr	r3, [pc, #36]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d008      	beq.n	8000c7e <DMA2_Stream6_IRQHandler+0xa2>
		DMA2_Stream6_Flag.Transfer_Complete_Flag = true;
 8000c6c:	4b07      	ldr	r3, [pc, #28]	@ (8000c8c <DMA2_Stream6_IRQHandler+0xb0>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	701a      	strb	r2, [r3, #0]
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF6;
 8000c72:	4b05      	ldr	r3, [pc, #20]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c74:	68db      	ldr	r3, [r3, #12]
 8000c76:	4a04      	ldr	r2, [pc, #16]	@ (8000c88 <DMA2_Stream6_IRQHandler+0xac>)
 8000c78:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c7c:	60d3      	str	r3, [r2, #12]
}
 8000c7e:	bf00      	nop
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	40026400 	.word	0x40026400
 8000c8c:	20000090 	.word	0x20000090

08000c90 <DMA2_Stream7_IRQHandler>:

void DMA2_Stream7_IRQHandler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
	if(DMA2 -> HISR & DMA_HISR_FEIF7)
 8000c94:	4b29      	ldr	r3, [pc, #164]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d009      	beq.n	8000cb4 <DMA2_Stream7_IRQHandler+0x24>
	{
		DMA2_Stream7_Flag.Fifo_Error_Flag = true;
 8000ca0:	4b27      	ldr	r3, [pc, #156]	@ (8000d40 <DMA2_Stream7_IRQHandler+0xb0>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	711a      	strb	r2, [r3, #4]
		DMA2 -> HIFCR |= DMA_HIFCR_CFEIF7;
 8000ca6:	4b25      	ldr	r3, [pc, #148]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000ca8:	68db      	ldr	r3, [r3, #12]
 8000caa:	4a24      	ldr	r2, [pc, #144]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000cac:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000cb0:	60d3      	str	r3, [r2, #12]
	else if(DMA2 -> HISR & DMA_HISR_TCIF7)
	{
		DMA2_Stream7_Flag.Transfer_Complete_Flag = true;
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF7;
	}
}
 8000cb2:	e03e      	b.n	8000d32 <DMA2_Stream7_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_DMEIF7)
 8000cb4:	4b21      	ldr	r3, [pc, #132]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
 8000cb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d009      	beq.n	8000cd4 <DMA2_Stream7_IRQHandler+0x44>
		DMA2_Stream7_Flag.Direct_Mode_Error_Flag = true;
 8000cc0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d40 <DMA2_Stream7_IRQHandler+0xb0>)
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	70da      	strb	r2, [r3, #3]
		DMA2 -> HIFCR |= DMA_HIFCR_CDMEIF7;
 8000cc6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000cc8:	68db      	ldr	r3, [r3, #12]
 8000cca:	4a1c      	ldr	r2, [pc, #112]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000ccc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000cd0:	60d3      	str	r3, [r2, #12]
}
 8000cd2:	e02e      	b.n	8000d32 <DMA2_Stream7_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TEIF7)
 8000cd4:	4b19      	ldr	r3, [pc, #100]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d009      	beq.n	8000cf4 <DMA2_Stream7_IRQHandler+0x64>
		DMA2_Stream7_Flag.Transfer_Error_Flag = true;
 8000ce0:	4b17      	ldr	r3, [pc, #92]	@ (8000d40 <DMA2_Stream7_IRQHandler+0xb0>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	709a      	strb	r2, [r3, #2]
		DMA2 -> HIFCR |= DMA_HIFCR_CTEIF7;
 8000ce6:	4b15      	ldr	r3, [pc, #84]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000ce8:	68db      	ldr	r3, [r3, #12]
 8000cea:	4a14      	ldr	r2, [pc, #80]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000cec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000cf0:	60d3      	str	r3, [r2, #12]
}
 8000cf2:	e01e      	b.n	8000d32 <DMA2_Stream7_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_HTIF7)
 8000cf4:	4b11      	ldr	r3, [pc, #68]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d009      	beq.n	8000d14 <DMA2_Stream7_IRQHandler+0x84>
		DMA2_Stream7_Flag.Half_Transfer_Complete_Flag = true;
 8000d00:	4b0f      	ldr	r3, [pc, #60]	@ (8000d40 <DMA2_Stream7_IRQHandler+0xb0>)
 8000d02:	2201      	movs	r2, #1
 8000d04:	705a      	strb	r2, [r3, #1]
		DMA2 -> HIFCR |= DMA_HIFCR_CHTIF7;
 8000d06:	4b0d      	ldr	r3, [pc, #52]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000d08:	68db      	ldr	r3, [r3, #12]
 8000d0a:	4a0c      	ldr	r2, [pc, #48]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000d0c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000d10:	60d3      	str	r3, [r2, #12]
}
 8000d12:	e00e      	b.n	8000d32 <DMA2_Stream7_IRQHandler+0xa2>
	else if(DMA2 -> HISR & DMA_HISR_TCIF7)
 8000d14:	4b09      	ldr	r3, [pc, #36]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d008      	beq.n	8000d32 <DMA2_Stream7_IRQHandler+0xa2>
		DMA2_Stream7_Flag.Transfer_Complete_Flag = true;
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <DMA2_Stream7_IRQHandler+0xb0>)
 8000d22:	2201      	movs	r2, #1
 8000d24:	701a      	strb	r2, [r3, #0]
		DMA2 -> HIFCR |= DMA_HIFCR_CTCIF7;
 8000d26:	4b05      	ldr	r3, [pc, #20]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000d28:	68db      	ldr	r3, [r3, #12]
 8000d2a:	4a04      	ldr	r2, [pc, #16]	@ (8000d3c <DMA2_Stream7_IRQHandler+0xac>)
 8000d2c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000d30:	60d3      	str	r3, [r2, #12]
}
 8000d32:	bf00      	nop
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr
 8000d3c:	40026400 	.word	0x40026400
 8000d40:	20000098 	.word	0x20000098

08000d44 <DMA_Clock_Enable>:
	flag.Transfer_Error_Flag = false;
}


void DMA_Clock_Enable(DMA_Config *config)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
	if(config -> Request.Controller == DMA1) RCC -> AHB1ENR |= RCC_AHB1ENR_DMA1EN;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a0c      	ldr	r2, [pc, #48]	@ (8000d84 <DMA_Clock_Enable+0x40>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d105      	bne.n	8000d62 <DMA_Clock_Enable+0x1e>
 8000d56:	4b0c      	ldr	r3, [pc, #48]	@ (8000d88 <DMA_Clock_Enable+0x44>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5a:	4a0b      	ldr	r2, [pc, #44]	@ (8000d88 <DMA_Clock_Enable+0x44>)
 8000d5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d60:	6313      	str	r3, [r2, #48]	@ 0x30
	if(config -> Request.Controller == DMA2) RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a09      	ldr	r2, [pc, #36]	@ (8000d8c <DMA_Clock_Enable+0x48>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d105      	bne.n	8000d78 <DMA_Clock_Enable+0x34>
 8000d6c:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <DMA_Clock_Enable+0x44>)
 8000d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d70:	4a05      	ldr	r2, [pc, #20]	@ (8000d88 <DMA_Clock_Enable+0x44>)
 8000d72:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d76:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000d78:	bf00      	nop
 8000d7a:	370c      	adds	r7, #12
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	40026000 	.word	0x40026000
 8000d88:	40023800 	.word	0x40023800
 8000d8c:	40026400 	.word	0x40026400

08000d90 <DMA_Init>:
	if(config -> Request.Controller == DMA1) RCC -> AHB1RSTR |= RCC_AHB1RSTR_DMA1RST;
	if(config -> Request.Controller == DMA2) RCC -> AHB1RSTR |= RCC_AHB1RSTR_DMA2RST;
}

void DMA_Init(DMA_Config *config)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
	DMA_Clock_Enable(config);
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff ffd3 	bl	8000d44 <DMA_Clock_Enable>
	config -> Request.Stream -> CR |= config -> Request.channel << DMA_SxCR_CHSEL_Pos;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	685b      	ldr	r3, [r3, #4]
 8000da2:	6819      	ldr	r1, [r3, #0]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	7a1b      	ldrb	r3, [r3, #8]
 8000da8:	065a      	lsls	r2, r3, #25
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	430a      	orrs	r2, r1
 8000db0:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> circular_mode;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	6819      	ldr	r1, [r3, #0]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	699a      	ldr	r2, [r3, #24]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	430a      	orrs	r2, r1
 8000dc2:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> flow_control;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	6819      	ldr	r1, [r3, #0]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	68da      	ldr	r2, [r3, #12]
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	430a      	orrs	r2, r1
 8000dd4:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> priority_level;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	685b      	ldr	r3, [r3, #4]
 8000dda:	6819      	ldr	r1, [r3, #0]
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	695a      	ldr	r2, [r3, #20]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	430a      	orrs	r2, r1
 8000de6:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> memory_data_size;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	6819      	ldr	r1, [r3, #0]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	685b      	ldr	r3, [r3, #4]
 8000df6:	430a      	orrs	r2, r1
 8000df8:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> peripheral_data_size;
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	6819      	ldr	r1, [r3, #0]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> transfer_direction;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	6819      	ldr	r1, [r3, #0]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	691a      	ldr	r2, [r3, #16]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	430a      	orrs	r2, r1
 8000e1c:	601a      	str	r2, [r3, #0]

	if( (config->interrupts == DMA_Configuration.DMA_Interrupts.Transfer_Complete) ||
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	2210      	movs	r2, #16
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d014      	beq.n	8000e52 <DMA_Init+0xc2>
		(config->interrupts == DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete) ||
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	69db      	ldr	r3, [r3, #28]
 8000e2c:	2208      	movs	r2, #8
	if( (config->interrupts == DMA_Configuration.DMA_Interrupts.Transfer_Complete) ||
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d00f      	beq.n	8000e52 <DMA_Init+0xc2>
		(config->interrupts == DMA_Configuration.DMA_Interrupts.Transfer_Error) ||
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	69db      	ldr	r3, [r3, #28]
 8000e36:	2204      	movs	r2, #4
		(config->interrupts == DMA_Configuration.DMA_Interrupts.Half_Transfer_Complete) ||
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d00a      	beq.n	8000e52 <DMA_Init+0xc2>
		(config->interrupts == DMA_Configuration.DMA_Interrupts.Direct_Mode_Error) ||
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	69db      	ldr	r3, [r3, #28]
 8000e40:	2202      	movs	r2, #2
		(config->interrupts == DMA_Configuration.DMA_Interrupts.Transfer_Error) ||
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d005      	beq.n	8000e52 <DMA_Init+0xc2>
		(config->interrupts == DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	69db      	ldr	r3, [r3, #28]
 8000e4a:	2280      	movs	r2, #128	@ 0x80
		(config->interrupts == DMA_Configuration.DMA_Interrupts.Direct_Mode_Error) ||
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	f040 80b0 	bne.w	8000fb2 <DMA_Init+0x222>
	  )
	{
		if(config->interrupts == DMA_Configuration.DMA_Interrupts.Fifo_Error)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	69db      	ldr	r3, [r3, #28]
 8000e56:	2280      	movs	r2, #128	@ 0x80
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d108      	bne.n	8000e6e <DMA_Init+0xde>
		{
			config -> Request.Stream -> FCR |= config -> interrupts;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	6959      	ldr	r1, [r3, #20]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	69da      	ldr	r2, [r3, #28]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	430a      	orrs	r2, r1
 8000e6c:	615a      	str	r2, [r3, #20]
		}

		config -> Request.Stream -> CR |= config -> interrupts;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	6819      	ldr	r1, [r3, #0]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	69da      	ldr	r2, [r3, #28]
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	430a      	orrs	r2, r1
 8000e7e:	601a      	str	r2, [r3, #0]

		if(config->Request.Controller == DMA1)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a57      	ldr	r2, [pc, #348]	@ (8000fe4 <DMA_Init+0x254>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d147      	bne.n	8000f1a <DMA_Init+0x18a>
		{
			if(config->Request.Stream == DMA1_Stream0) 	        NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	4a56      	ldr	r2, [pc, #344]	@ (8000fe8 <DMA_Init+0x258>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d103      	bne.n	8000e9c <DMA_Init+0x10c>
 8000e94:	200b      	movs	r0, #11
 8000e96:	f7ff f997 	bl	80001c8 <__NVIC_EnableIRQ>
 8000e9a:	e08a      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA1_Stream1) 	NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	4a52      	ldr	r2, [pc, #328]	@ (8000fec <DMA_Init+0x25c>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d103      	bne.n	8000eae <DMA_Init+0x11e>
 8000ea6:	200c      	movs	r0, #12
 8000ea8:	f7ff f98e 	bl	80001c8 <__NVIC_EnableIRQ>
 8000eac:	e081      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA1_Stream2) 	NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	4a4f      	ldr	r2, [pc, #316]	@ (8000ff0 <DMA_Init+0x260>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d103      	bne.n	8000ec0 <DMA_Init+0x130>
 8000eb8:	200d      	movs	r0, #13
 8000eba:	f7ff f985 	bl	80001c8 <__NVIC_EnableIRQ>
 8000ebe:	e078      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA1_Stream3) 	NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	4a4b      	ldr	r2, [pc, #300]	@ (8000ff4 <DMA_Init+0x264>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d103      	bne.n	8000ed2 <DMA_Init+0x142>
 8000eca:	200e      	movs	r0, #14
 8000ecc:	f7ff f97c 	bl	80001c8 <__NVIC_EnableIRQ>
 8000ed0:	e06f      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA1_Stream4) 	NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	685b      	ldr	r3, [r3, #4]
 8000ed6:	4a48      	ldr	r2, [pc, #288]	@ (8000ff8 <DMA_Init+0x268>)
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	d103      	bne.n	8000ee4 <DMA_Init+0x154>
 8000edc:	200f      	movs	r0, #15
 8000ede:	f7ff f973 	bl	80001c8 <__NVIC_EnableIRQ>
 8000ee2:	e066      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA1_Stream5) 	NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	4a44      	ldr	r2, [pc, #272]	@ (8000ffc <DMA_Init+0x26c>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d103      	bne.n	8000ef6 <DMA_Init+0x166>
 8000eee:	2010      	movs	r0, #16
 8000ef0:	f7ff f96a 	bl	80001c8 <__NVIC_EnableIRQ>
 8000ef4:	e05d      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA1_Stream6) 	NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	4a41      	ldr	r2, [pc, #260]	@ (8001000 <DMA_Init+0x270>)
 8000efc:	4293      	cmp	r3, r2
 8000efe:	d103      	bne.n	8000f08 <DMA_Init+0x178>
 8000f00:	2011      	movs	r0, #17
 8000f02:	f7ff f961 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f06:	e054      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA1_Stream7) 	NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	4a3d      	ldr	r2, [pc, #244]	@ (8001004 <DMA_Init+0x274>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d14f      	bne.n	8000fb2 <DMA_Init+0x222>
 8000f12:	202f      	movs	r0, #47	@ 0x2f
 8000f14:	f7ff f958 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f18:	e04b      	b.n	8000fb2 <DMA_Init+0x222>
		}
		else if(config->Request.Controller == DMA2)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a3a      	ldr	r2, [pc, #232]	@ (8001008 <DMA_Init+0x278>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d146      	bne.n	8000fb2 <DMA_Init+0x222>
		{
			if(config->Request.Stream == DMA2_Stream0) 	        NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	4a38      	ldr	r2, [pc, #224]	@ (800100c <DMA_Init+0x27c>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d103      	bne.n	8000f36 <DMA_Init+0x1a6>
 8000f2e:	2038      	movs	r0, #56	@ 0x38
 8000f30:	f7ff f94a 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f34:	e03d      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA2_Stream1) 	NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	4a35      	ldr	r2, [pc, #212]	@ (8001010 <DMA_Init+0x280>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d103      	bne.n	8000f48 <DMA_Init+0x1b8>
 8000f40:	2039      	movs	r0, #57	@ 0x39
 8000f42:	f7ff f941 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f46:	e034      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA2_Stream2) 	NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	4a31      	ldr	r2, [pc, #196]	@ (8001014 <DMA_Init+0x284>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d103      	bne.n	8000f5a <DMA_Init+0x1ca>
 8000f52:	203a      	movs	r0, #58	@ 0x3a
 8000f54:	f7ff f938 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f58:	e02b      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA2_Stream3) 	NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	4a2e      	ldr	r2, [pc, #184]	@ (8001018 <DMA_Init+0x288>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d103      	bne.n	8000f6c <DMA_Init+0x1dc>
 8000f64:	203b      	movs	r0, #59	@ 0x3b
 8000f66:	f7ff f92f 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f6a:	e022      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA2_Stream4) 	NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	4a2a      	ldr	r2, [pc, #168]	@ (800101c <DMA_Init+0x28c>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d103      	bne.n	8000f7e <DMA_Init+0x1ee>
 8000f76:	203c      	movs	r0, #60	@ 0x3c
 8000f78:	f7ff f926 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f7c:	e019      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA2_Stream5) 	NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	4a27      	ldr	r2, [pc, #156]	@ (8001020 <DMA_Init+0x290>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d103      	bne.n	8000f90 <DMA_Init+0x200>
 8000f88:	2044      	movs	r0, #68	@ 0x44
 8000f8a:	f7ff f91d 	bl	80001c8 <__NVIC_EnableIRQ>
 8000f8e:	e010      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA2_Stream6) 	NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	4a23      	ldr	r2, [pc, #140]	@ (8001024 <DMA_Init+0x294>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d103      	bne.n	8000fa2 <DMA_Init+0x212>
 8000f9a:	2045      	movs	r0, #69	@ 0x45
 8000f9c:	f7ff f914 	bl	80001c8 <__NVIC_EnableIRQ>
 8000fa0:	e007      	b.n	8000fb2 <DMA_Init+0x222>
			else if(config->Request.Stream == DMA2_Stream7) 	NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	4a20      	ldr	r2, [pc, #128]	@ (8001028 <DMA_Init+0x298>)
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d102      	bne.n	8000fb2 <DMA_Init+0x222>
 8000fac:	2046      	movs	r0, #70	@ 0x46
 8000fae:	f7ff f90b 	bl	80001c8 <__NVIC_EnableIRQ>
		}
	}

	config -> Request.Stream -> CR |= config -> memory_pointer_increment;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	8c1b      	ldrh	r3, [r3, #32]
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> peripheral_pointer_increment;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	681a      	ldr	r2, [r3, #0]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	430a      	orrs	r2, r1
 8000fd8:	601a      	str	r2, [r3, #0]
}
 8000fda:	bf00      	nop
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40026000 	.word	0x40026000
 8000fe8:	40026010 	.word	0x40026010
 8000fec:	40026028 	.word	0x40026028
 8000ff0:	40026040 	.word	0x40026040
 8000ff4:	40026058 	.word	0x40026058
 8000ff8:	40026070 	.word	0x40026070
 8000ffc:	40026088 	.word	0x40026088
 8001000:	400260a0 	.word	0x400260a0
 8001004:	400260b8 	.word	0x400260b8
 8001008:	40026400 	.word	0x40026400
 800100c:	40026410 	.word	0x40026410
 8001010:	40026428 	.word	0x40026428
 8001014:	40026440 	.word	0x40026440
 8001018:	40026458 	.word	0x40026458
 800101c:	40026470 	.word	0x40026470
 8001020:	40026488 	.word	0x40026488
 8001024:	400264a0 	.word	0x400264a0
 8001028:	400264b8 	.word	0x400264b8

0800102c <DMA_Set_Target>:

void DMA_Set_Target(DMA_Config *config)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
	config -> Request.Stream -> CR &= ~(DMA_SxCR_MSIZE | DMA_SxCR_PSIZE);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f422 42f0 	bic.w	r2, r2, #30720	@ 0x7800
 8001042:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> peripheral_data_size;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	6819      	ldr	r1, [r3, #0]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	430a      	orrs	r2, r1
 8001054:	601a      	str	r2, [r3, #0]
	config -> Request.Stream -> CR |= config -> memory_data_size;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	6819      	ldr	r1, [r3, #0]
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	430a      	orrs	r2, r1
 8001066:	601a      	str	r2, [r3, #0]
	config -> Request.Stream ->NDTR = config -> buffer_length;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	605a      	str	r2, [r3, #4]
	config -> Request.Stream ->M0AR = (uint32_t)config->memory_address;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	687a      	ldr	r2, [r7, #4]
 8001078:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800107a:	60da      	str	r2, [r3, #12]
	config -> Request.Stream ->PAR = (uint32_t)config->peripheral_address;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	687a      	ldr	r2, [r7, #4]
 8001082:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001084:	609a      	str	r2, [r3, #8]
}
 8001086:	bf00      	nop
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
	...

08001094 <DMA_Set_Trigger>:


void DMA_Set_Trigger(DMA_Config *config)
{
 8001094:	b480      	push	{r7}
 8001096:	b087      	sub	sp, #28
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
    // Bit shift values for streams 0 to 7
    static const uint8_t LIFCR_Shifts[4] = {0, 6, 16, 22};
    static const uint8_t HIFCR_Shifts[4] = {0, 6, 16, 22};

    DMA_TypeDef *controller = config->Request.Controller;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	617b      	str	r3, [r7, #20]
    DMA_Stream_TypeDef *stream = config->Request.Stream;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	613b      	str	r3, [r7, #16]
    uint32_t shift;

    if (controller == DMA1 || controller == DMA2)   {
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	4a43      	ldr	r2, [pc, #268]	@ (80011b8 <DMA_Set_Trigger+0x124>)
 80010ac:	4293      	cmp	r3, r2
 80010ae:	d003      	beq.n	80010b8 <DMA_Set_Trigger+0x24>
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	4a42      	ldr	r2, [pc, #264]	@ (80011bc <DMA_Set_Trigger+0x128>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d178      	bne.n	80011aa <DMA_Set_Trigger+0x116>
        if (stream >= DMA1_Stream0 && stream <= DMA1_Stream3)
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	4a41      	ldr	r2, [pc, #260]	@ (80011c0 <DMA_Set_Trigger+0x12c>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d918      	bls.n	80010f2 <DMA_Set_Trigger+0x5e>
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	4a40      	ldr	r2, [pc, #256]	@ (80011c4 <DMA_Set_Trigger+0x130>)
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d814      	bhi.n	80010f2 <DMA_Set_Trigger+0x5e>
        {
            shift = LIFCR_Shifts[stream - DMA1_Stream0];
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	4b3f      	ldr	r3, [pc, #252]	@ (80011c8 <DMA_Set_Trigger+0x134>)
 80010cc:	4413      	add	r3, r2
 80010ce:	10db      	asrs	r3, r3, #3
 80010d0:	4a3e      	ldr	r2, [pc, #248]	@ (80011cc <DMA_Set_Trigger+0x138>)
 80010d2:	fb02 f303 	mul.w	r3, r2, r3
 80010d6:	461a      	mov	r2, r3
 80010d8:	4b3d      	ldr	r3, [pc, #244]	@ (80011d0 <DMA_Set_Trigger+0x13c>)
 80010da:	5c9b      	ldrb	r3, [r3, r2]
 80010dc:	60fb      	str	r3, [r7, #12]
            controller->LIFCR |= 0x3F << shift;
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	213f      	movs	r1, #63	@ 0x3f
 80010e4:	68fa      	ldr	r2, [r7, #12]
 80010e6:	fa01 f202 	lsl.w	r2, r1, r2
 80010ea:	431a      	orrs	r2, r3
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	e055      	b.n	800119e <DMA_Set_Trigger+0x10a>
        }
        else if (stream >= DMA1_Stream4 && stream <= DMA1_Stream7)
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	4a37      	ldr	r2, [pc, #220]	@ (80011d4 <DMA_Set_Trigger+0x140>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d918      	bls.n	800112c <DMA_Set_Trigger+0x98>
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	4a36      	ldr	r2, [pc, #216]	@ (80011d8 <DMA_Set_Trigger+0x144>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d814      	bhi.n	800112c <DMA_Set_Trigger+0x98>
        {
            shift = HIFCR_Shifts[stream - DMA1_Stream4];
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	4b35      	ldr	r3, [pc, #212]	@ (80011dc <DMA_Set_Trigger+0x148>)
 8001106:	4413      	add	r3, r2
 8001108:	10db      	asrs	r3, r3, #3
 800110a:	4a30      	ldr	r2, [pc, #192]	@ (80011cc <DMA_Set_Trigger+0x138>)
 800110c:	fb02 f303 	mul.w	r3, r2, r3
 8001110:	461a      	mov	r2, r3
 8001112:	4b33      	ldr	r3, [pc, #204]	@ (80011e0 <DMA_Set_Trigger+0x14c>)
 8001114:	5c9b      	ldrb	r3, [r3, r2]
 8001116:	60fb      	str	r3, [r7, #12]
            controller->HIFCR |= 0x3F << shift;
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	68db      	ldr	r3, [r3, #12]
 800111c:	213f      	movs	r1, #63	@ 0x3f
 800111e:	68fa      	ldr	r2, [r7, #12]
 8001120:	fa01 f202 	lsl.w	r2, r1, r2
 8001124:	431a      	orrs	r2, r3
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	60da      	str	r2, [r3, #12]
 800112a:	e038      	b.n	800119e <DMA_Set_Trigger+0x10a>
        }
        else if (stream >= DMA2_Stream0 && stream <= DMA2_Stream3)
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	4a2d      	ldr	r2, [pc, #180]	@ (80011e4 <DMA_Set_Trigger+0x150>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d918      	bls.n	8001166 <DMA_Set_Trigger+0xd2>
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	4a2c      	ldr	r2, [pc, #176]	@ (80011e8 <DMA_Set_Trigger+0x154>)
 8001138:	4293      	cmp	r3, r2
 800113a:	d814      	bhi.n	8001166 <DMA_Set_Trigger+0xd2>
        {
            shift = LIFCR_Shifts[stream - DMA2_Stream0];
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	4b2b      	ldr	r3, [pc, #172]	@ (80011ec <DMA_Set_Trigger+0x158>)
 8001140:	4413      	add	r3, r2
 8001142:	10db      	asrs	r3, r3, #3
 8001144:	4a21      	ldr	r2, [pc, #132]	@ (80011cc <DMA_Set_Trigger+0x138>)
 8001146:	fb02 f303 	mul.w	r3, r2, r3
 800114a:	461a      	mov	r2, r3
 800114c:	4b20      	ldr	r3, [pc, #128]	@ (80011d0 <DMA_Set_Trigger+0x13c>)
 800114e:	5c9b      	ldrb	r3, [r3, r2]
 8001150:	60fb      	str	r3, [r7, #12]
            controller->LIFCR |= 0x3F << shift;
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	689b      	ldr	r3, [r3, #8]
 8001156:	213f      	movs	r1, #63	@ 0x3f
 8001158:	68fa      	ldr	r2, [r7, #12]
 800115a:	fa01 f202 	lsl.w	r2, r1, r2
 800115e:	431a      	orrs	r2, r3
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	e01b      	b.n	800119e <DMA_Set_Trigger+0x10a>
        }
        else if (stream >= DMA2_Stream4 && stream <= DMA2_Stream7)
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	4a21      	ldr	r2, [pc, #132]	@ (80011f0 <DMA_Set_Trigger+0x15c>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d917      	bls.n	800119e <DMA_Set_Trigger+0x10a>
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	4a20      	ldr	r2, [pc, #128]	@ (80011f4 <DMA_Set_Trigger+0x160>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d813      	bhi.n	800119e <DMA_Set_Trigger+0x10a>
        {
            shift = HIFCR_Shifts[stream - DMA2_Stream4];
 8001176:	693a      	ldr	r2, [r7, #16]
 8001178:	4b1f      	ldr	r3, [pc, #124]	@ (80011f8 <DMA_Set_Trigger+0x164>)
 800117a:	4413      	add	r3, r2
 800117c:	10db      	asrs	r3, r3, #3
 800117e:	4a13      	ldr	r2, [pc, #76]	@ (80011cc <DMA_Set_Trigger+0x138>)
 8001180:	fb02 f303 	mul.w	r3, r2, r3
 8001184:	461a      	mov	r2, r3
 8001186:	4b16      	ldr	r3, [pc, #88]	@ (80011e0 <DMA_Set_Trigger+0x14c>)
 8001188:	5c9b      	ldrb	r3, [r3, r2]
 800118a:	60fb      	str	r3, [r7, #12]
            controller->HIFCR |= 0x3F << shift;
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	213f      	movs	r1, #63	@ 0x3f
 8001192:	68fa      	ldr	r2, [r7, #12]
 8001194:	fa01 f202 	lsl.w	r2, r1, r2
 8001198:	431a      	orrs	r2, r3
 800119a:	697b      	ldr	r3, [r7, #20]
 800119c:	60da      	str	r2, [r3, #12]
        }

        stream->CR |= DMA_SxCR_EN;
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f043 0201 	orr.w	r2, r3, #1
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	601a      	str	r2, [r3, #0]
    }
}
 80011aa:	bf00      	nop
 80011ac:	371c      	adds	r7, #28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	40026000 	.word	0x40026000
 80011bc:	40026400 	.word	0x40026400
 80011c0:	4002600f 	.word	0x4002600f
 80011c4:	40026058 	.word	0x40026058
 80011c8:	bffd9ff0 	.word	0xbffd9ff0
 80011cc:	aaaaaaab 	.word	0xaaaaaaab
 80011d0:	08003804 	.word	0x08003804
 80011d4:	4002606f 	.word	0x4002606f
 80011d8:	400260b8 	.word	0x400260b8
 80011dc:	bffd9f90 	.word	0xbffd9f90
 80011e0:	08003808 	.word	0x08003808
 80011e4:	4002640f 	.word	0x4002640f
 80011e8:	40026458 	.word	0x40026458
 80011ec:	bffd9bf0 	.word	0xbffd9bf0
 80011f0:	4002646f 	.word	0x4002646f
 80011f4:	400264b8 	.word	0x400264b8
 80011f8:	bffd9b90 	.word	0xbffd9b90

080011fc <DMA_Memory_To_Memory_Transfer>:

void DMA_Memory_To_Memory_Transfer(uint32_t *source,
						  uint8_t source_data_size, uint8_t dest_data_size,
		                  uint32_t *destination, bool source_increment,
						  bool destination_increment, uint16_t length)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	607b      	str	r3, [r7, #4]
 8001206:	460b      	mov	r3, r1
 8001208:	72fb      	strb	r3, [r7, #11]
 800120a:	4613      	mov	r3, r2
 800120c:	72bb      	strb	r3, [r7, #10]

	RCC -> AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 800120e:	4b51      	ldr	r3, [pc, #324]	@ (8001354 <DMA_Memory_To_Memory_Transfer+0x158>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001212:	4a50      	ldr	r2, [pc, #320]	@ (8001354 <DMA_Memory_To_Memory_Transfer+0x158>)
 8001214:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001218:	6313      	str	r3, [r2, #48]	@ 0x30
	DMA2_Stream0->CR &= (DMA_SxCR_CHSEL);
 800121a:	4b4f      	ldr	r3, [pc, #316]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4a4e      	ldr	r2, [pc, #312]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8001220:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
 8001224:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= DMA_Configuration.Transfer_Direction.Memory_to_memory;
 8001226:	4b4c      	ldr	r3, [pc, #304]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	2180      	movs	r1, #128	@ 0x80
 800122c:	4a4a      	ldr	r2, [pc, #296]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 800122e:	430b      	orrs	r3, r1
 8001230:	6013      	str	r3, [r2, #0]
	DMA2_Stream0->CR |= (DMA_SxCR_TCIE | DMA_SxCR_PL);
 8001232:	4b49      	ldr	r3, [pc, #292]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a48      	ldr	r2, [pc, #288]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8001238:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 800123c:	f043 0310 	orr.w	r3, r3, #16
 8001240:	6013      	str	r3, [r2, #0]

	if(source_data_size == 32)
 8001242:	7afb      	ldrb	r3, [r7, #11]
 8001244:	2b20      	cmp	r3, #32
 8001246:	d106      	bne.n	8001256 <DMA_Memory_To_Memory_Transfer+0x5a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PSIZE;
 8001248:	4b43      	ldr	r3, [pc, #268]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a42      	ldr	r2, [pc, #264]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 800124e:	f443 53c0 	orr.w	r3, r3, #6144	@ 0x1800
 8001252:	6013      	str	r3, [r2, #0]
 8001254:	e015      	b.n	8001282 <DMA_Memory_To_Memory_Transfer+0x86>
	}else if(source_data_size == 16)
 8001256:	7afb      	ldrb	r3, [r7, #11]
 8001258:	2b10      	cmp	r3, #16
 800125a:	d10c      	bne.n	8001276 <DMA_Memory_To_Memory_Transfer+0x7a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PSIZE_0;
 800125c:	4b3e      	ldr	r3, [pc, #248]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a3d      	ldr	r2, [pc, #244]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8001262:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001266:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR &= ~DMA_SxCR_PSIZE_1;
 8001268:	4b3b      	ldr	r3, [pc, #236]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a3a      	ldr	r2, [pc, #232]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 800126e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001272:	6013      	str	r3, [r2, #0]
 8001274:	e005      	b.n	8001282 <DMA_Memory_To_Memory_Transfer+0x86>
	}else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_PSIZE;
 8001276:	4b38      	ldr	r3, [pc, #224]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a37      	ldr	r2, [pc, #220]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 800127c:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8001280:	6013      	str	r3, [r2, #0]
	}

	if(dest_data_size == 32)
 8001282:	7abb      	ldrb	r3, [r7, #10]
 8001284:	2b20      	cmp	r3, #32
 8001286:	d106      	bne.n	8001296 <DMA_Memory_To_Memory_Transfer+0x9a>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MSIZE;
 8001288:	4b33      	ldr	r3, [pc, #204]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a32      	ldr	r2, [pc, #200]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 800128e:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001292:	6013      	str	r3, [r2, #0]
 8001294:	e015      	b.n	80012c2 <DMA_Memory_To_Memory_Transfer+0xc6>
	}else if(dest_data_size == 16)
 8001296:	7abb      	ldrb	r3, [r7, #10]
 8001298:	2b10      	cmp	r3, #16
 800129a:	d10c      	bne.n	80012b6 <DMA_Memory_To_Memory_Transfer+0xba>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MSIZE_0;
 800129c:	4b2e      	ldr	r3, [pc, #184]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a2d      	ldr	r2, [pc, #180]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 80012a2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80012a6:	6013      	str	r3, [r2, #0]
		DMA2_Stream0->CR &= ~DMA_SxCR_MSIZE_1;
 80012a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a2a      	ldr	r2, [pc, #168]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 80012ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80012b2:	6013      	str	r3, [r2, #0]
 80012b4:	e005      	b.n	80012c2 <DMA_Memory_To_Memory_Transfer+0xc6>
	}else
	{
		DMA2_Stream0->CR &= ~DMA_SxCR_MSIZE;
 80012b6:	4b28      	ldr	r3, [pc, #160]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a27      	ldr	r2, [pc, #156]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 80012bc:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80012c0:	6013      	str	r3, [r2, #0]
	}

	if(source_increment == 1)
 80012c2:	7e3b      	ldrb	r3, [r7, #24]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d006      	beq.n	80012d6 <DMA_Memory_To_Memory_Transfer+0xda>
	{
		DMA2_Stream0->CR |= DMA_SxCR_PINC;
 80012c8:	4b23      	ldr	r3, [pc, #140]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a22      	ldr	r2, [pc, #136]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 80012ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012d2:	6013      	str	r3, [r2, #0]
 80012d4:	e005      	b.n	80012e2 <DMA_Memory_To_Memory_Transfer+0xe6>
	}
	else{
		DMA2_Stream0->CR &= ~DMA_SxCR_PINC;
 80012d6:	4b20      	ldr	r3, [pc, #128]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a1f      	ldr	r2, [pc, #124]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 80012dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80012e0:	6013      	str	r3, [r2, #0]
	}

	if(destination_increment == 1)
 80012e2:	7f3b      	ldrb	r3, [r7, #28]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d006      	beq.n	80012f6 <DMA_Memory_To_Memory_Transfer+0xfa>
	{
		DMA2_Stream0->CR |= DMA_SxCR_MINC;
 80012e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a1a      	ldr	r2, [pc, #104]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 80012ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012f2:	6013      	str	r3, [r2, #0]
 80012f4:	e005      	b.n	8001302 <DMA_Memory_To_Memory_Transfer+0x106>
	}
	else{
		DMA2_Stream0->CR &= ~DMA_SxCR_MINC;
 80012f6:	4b18      	ldr	r3, [pc, #96]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a17      	ldr	r2, [pc, #92]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 80012fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001300:	6013      	str	r3, [r2, #0]
	}

	DMA2_Stream0 -> PAR = (uint32_t)(source);
 8001302:	4a15      	ldr	r2, [pc, #84]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	6093      	str	r3, [r2, #8]
	DMA2_Stream0 -> M0AR = (uint32_t)(destination);
 8001308:	4a13      	ldr	r2, [pc, #76]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	60d3      	str	r3, [r2, #12]
	DMA2_Stream0 -> NDTR = (uint16_t)length;
 800130e:	4a12      	ldr	r2, [pc, #72]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8001310:	8c3b      	ldrh	r3, [r7, #32]
 8001312:	6053      	str	r3, [r2, #4]
	DMA2_Stream0 -> CR |= DMA_SxCR_EN;
 8001314:	4b10      	ldr	r3, [pc, #64]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a0f      	ldr	r2, [pc, #60]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 800131a:	f043 0301 	orr.w	r3, r3, #1
 800131e:	6013      	str	r3, [r2, #0]

	while((DMA2 -> LISR & (DMA_LISR_TCIF0_Msk)) == 0){}
 8001320:	bf00      	nop
 8001322:	4b0e      	ldr	r3, [pc, #56]	@ (800135c <DMA_Memory_To_Memory_Transfer+0x160>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 0320 	and.w	r3, r3, #32
 800132a:	2b00      	cmp	r3, #0
 800132c:	d0f9      	beq.n	8001322 <DMA_Memory_To_Memory_Transfer+0x126>
	DMA2 -> LIFCR |= DMA_LIFCR_CTCIF0;
 800132e:	4b0b      	ldr	r3, [pc, #44]	@ (800135c <DMA_Memory_To_Memory_Transfer+0x160>)
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	4a0a      	ldr	r2, [pc, #40]	@ (800135c <DMA_Memory_To_Memory_Transfer+0x160>)
 8001334:	f043 0320 	orr.w	r3, r3, #32
 8001338:	6093      	str	r3, [r2, #8]

	DMA2_Stream0 -> CR &= ~DMA_SxCR_EN;
 800133a:	4b07      	ldr	r3, [pc, #28]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a06      	ldr	r2, [pc, #24]	@ (8001358 <DMA_Memory_To_Memory_Transfer+0x15c>)
 8001340:	f023 0301 	bic.w	r3, r3, #1
 8001344:	6013      	str	r3, [r2, #0]
}
 8001346:	bf00      	nop
 8001348:	3714      	adds	r7, #20
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	40023800 	.word	0x40023800
 8001358:	40026410 	.word	0x40026410
 800135c:	40026400 	.word	0x40026400

08001360 <Delay_ms>:
	while((SysTick->CTRL & 0x00010000) == 0);
	return (0UL);                                                     /* Function successful */
}

__STATIC_INLINE uint32_t Delay_ms(float ms)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	ed87 0a01 	vstr	s0, [r7, #4]
	unsigned long x =0x29040 * (ms);
 800136a:	edd7 7a01 	vldr	s15, [r7, #4]
 800136e:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80013b4 <Delay_ms+0x54>
 8001372:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001376:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800137a:	ee17 3a90 	vmov	r3, s15
 800137e:	60fb      	str	r3, [r7, #12]
	SysTick->LOAD =  x ;
 8001380:	4a0d      	ldr	r2, [pc, #52]	@ (80013b8 <Delay_ms+0x58>)
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	6053      	str	r3, [r2, #4]
	SysTick->VAL = 0;
 8001386:	4b0c      	ldr	r3, [pc, #48]	@ (80013b8 <Delay_ms+0x58>)
 8001388:	2200      	movs	r2, #0
 800138a:	609a      	str	r2, [r3, #8]
	SysTick->CTRL |= 1;
 800138c:	4b0a      	ldr	r3, [pc, #40]	@ (80013b8 <Delay_ms+0x58>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a09      	ldr	r2, [pc, #36]	@ (80013b8 <Delay_ms+0x58>)
 8001392:	f043 0301 	orr.w	r3, r3, #1
 8001396:	6013      	str	r3, [r2, #0]
	while((SysTick->CTRL & 0x00010000) == 0);
 8001398:	bf00      	nop
 800139a:	4b07      	ldr	r3, [pc, #28]	@ (80013b8 <Delay_ms+0x58>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d0f9      	beq.n	800139a <Delay_ms+0x3a>
	return (0UL);                                                     /* Function successful */
 80013a6:	2300      	movs	r3, #0
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3714      	adds	r7, #20
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr
 80013b4:	48241000 	.word	0x48241000
 80013b8:	e000e010 	.word	0xe000e010

080013bc <GPIO_Pin_Low>:
 * @brief  Sets a specific pin low.
 * @param  Port: Pointer to GPIO port base address.
 * @param  pin: Pin number to set low (0-15).
 */
__STATIC_INLINE  void GPIO_Pin_Low(GPIO_TypeDef *Port, int pin)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
	Port -> ODR &= ~(1 << pin);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	695b      	ldr	r3, [r3, #20]
 80013ca:	2101      	movs	r1, #1
 80013cc:	683a      	ldr	r2, [r7, #0]
 80013ce:	fa01 f202 	lsl.w	r2, r1, r2
 80013d2:	43d2      	mvns	r2, r2
 80013d4:	401a      	ands	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	615a      	str	r2, [r3, #20]
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr

080013e6 <GPIO_Pin_High>:
 * @brief  Sets a specific pin high.
 * @param  Port: Pointer to GPIO port base address.
 * @param  pin: Pin number to set high (0-15).
 */
__STATIC_INLINE  void GPIO_Pin_High(GPIO_TypeDef *Port, int pin)
{
 80013e6:	b480      	push	{r7}
 80013e8:	b083      	sub	sp, #12
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
 80013ee:	6039      	str	r1, [r7, #0]
	Port -> ODR = 1 << pin;
 80013f0:	2201      	movs	r2, #1
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	461a      	mov	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	615a      	str	r2, [r3, #20]
}
 80013fe:	bf00      	nop
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr

0800140a <command_line_high>:




static void command_line_high(GC9A01_Typedef *config)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b082      	sub	sp, #8
 800140e:	af00      	add	r7, sp, #0
 8001410:	6078      	str	r0, [r7, #4]
	GPIO_Pin_High(config->DC_Port, config->DC_Pin);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	f993 3028 	ldrsb.w	r3, [r3, #40]	@ 0x28
 800141c:	4619      	mov	r1, r3
 800141e:	4610      	mov	r0, r2
 8001420:	f7ff ffe1 	bl	80013e6 <GPIO_Pin_High>
}
 8001424:	bf00      	nop
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <command_line_low>:

static void command_line_low(GC9A01_Typedef *config)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
	GPIO_Pin_Low(config->DC_Port, config->DC_Pin);
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	f993 3028 	ldrsb.w	r3, [r3, #40]	@ 0x28
 800143e:	4619      	mov	r1, r3
 8001440:	4610      	mov	r0, r2
 8001442:	f7ff ffbb 	bl	80013bc <GPIO_Pin_Low>
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}

0800144e <reset_line_high>:

static void reset_line_high(GC9A01_Typedef *config)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	b082      	sub	sp, #8
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
	GPIO_Pin_High(config->Reset_Port, config->Reset_Pin);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 8001460:	4619      	mov	r1, r3
 8001462:	4610      	mov	r0, r2
 8001464:	f7ff ffbf 	bl	80013e6 <GPIO_Pin_High>
}
 8001468:	bf00      	nop
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <reset_line_low>:

static void reset_line_low(GC9A01_Typedef *config)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
	GPIO_Pin_Low(config->Reset_Port, config->Reset_Pin);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 8001482:	4619      	mov	r1, r3
 8001484:	4610      	mov	r0, r2
 8001486:	f7ff ff99 	bl	80013bc <GPIO_Pin_Low>

}
 800148a:	bf00      	nop
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <Write_Command>:
	config->Reset_Pin = -1;
	config->Reset_Port = NULL;
}

static void Write_Command(GC9A01_Typedef *config,uint8_t command, bool data_command, uint8_t *data, uint8_t len)
{
 8001492:	b580      	push	{r7, lr}
 8001494:	b086      	sub	sp, #24
 8001496:	af00      	add	r7, sp, #0
 8001498:	60f8      	str	r0, [r7, #12]
 800149a:	607b      	str	r3, [r7, #4]
 800149c:	460b      	mov	r3, r1
 800149e:	72fb      	strb	r3, [r7, #11]
 80014a0:	4613      	mov	r3, r2
 80014a2:	72bb      	strb	r3, [r7, #10]
	config->SPI_Driver.data_format = SPI_Configurations.Data_Format.Bit8;
 80014a4:	230b      	movs	r3, #11
 80014a6:	461a      	mov	r2, r3
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	825a      	strh	r2, [r3, #18]
	SPI_Data_Format_Update(&(config->SPI_Driver));
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f001 fede 	bl	8003270 <SPI_Data_Format_Update>
	SPI_NSS_Low(&(config->SPI_Driver));
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	4618      	mov	r0, r3
 80014b8:	f001 ff03 	bl	80032c2 <SPI_NSS_Low>
	command_line_low(config);
 80014bc:	68f8      	ldr	r0, [r7, #12]
 80014be:	f7ff ffb5 	bl	800142c <command_line_low>
	SPI_TRX_Byte(&(config->SPI_Driver), command);
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	7afa      	ldrb	r2, [r7, #11]
 80014c6:	b292      	uxth	r2, r2
 80014c8:	4611      	mov	r1, r2
 80014ca:	4618      	mov	r0, r3
 80014cc:	f001 fce6 	bl	8002e9c <SPI_TRX_Byte>
	if(data_command)
 80014d0:	7abb      	ldrb	r3, [r7, #10]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d015      	beq.n	8001502 <Write_Command+0x70>
	{
		command_line_high(config);
 80014d6:	68f8      	ldr	r0, [r7, #12]
 80014d8:	f7ff ff97 	bl	800140a <command_line_high>
		for(int i = 0; i < len; i++)
 80014dc:	2300      	movs	r3, #0
 80014de:	617b      	str	r3, [r7, #20]
 80014e0:	e00a      	b.n	80014f8 <Write_Command+0x66>
		{
			SPI_TRX_Byte(&(config->SPI_Driver), data[i]);
 80014e2:	68f8      	ldr	r0, [r7, #12]
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	4413      	add	r3, r2
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	4619      	mov	r1, r3
 80014ee:	f001 fcd5 	bl	8002e9c <SPI_TRX_Byte>
		for(int i = 0; i < len; i++)
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	3301      	adds	r3, #1
 80014f6:	617b      	str	r3, [r7, #20]
 80014f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80014fc:	697a      	ldr	r2, [r7, #20]
 80014fe:	429a      	cmp	r2, r3
 8001500:	dbef      	blt.n	80014e2 <Write_Command+0x50>
		}
	}
	SPI_NSS_High(&(config->SPI_Driver));
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	4618      	mov	r0, r3
 8001506:	f001 fea3 	bl	8003250 <SPI_NSS_High>
}
 800150a:	bf00      	nop
 800150c:	3718      	adds	r7, #24
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
	...

08001514 <GC9A01_Init>:


void GC9A01_Init(GC9A01_Typedef *config)
{
 8001514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001516:	b08b      	sub	sp, #44	@ 0x2c
 8001518:	af04      	add	r7, sp, #16
 800151a:	6078      	str	r0, [r7, #4]

	SPI_Init(&(config->SPI_Driver));
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4618      	mov	r0, r3
 8001520:	f001 fa46 	bl	80029b0 <SPI_Init>
	SPI_Enable(&(config->SPI_Driver));
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	4618      	mov	r0, r3
 8001528:	f001 fc94 	bl	8002e54 <SPI_Enable>

	GPIO_Pin_Init(config->DC_Port, config->DC_Pin, GPIO_Configuration.Mode.General_Purpose_Output, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.None);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	f993 3028 	ldrsb.w	r3, [r3, #40]	@ 0x28
 8001536:	b2d9      	uxtb	r1, r3
 8001538:	2501      	movs	r5, #1
 800153a:	2600      	movs	r6, #0
 800153c:	2303      	movs	r3, #3
 800153e:	2200      	movs	r2, #0
 8001540:	2400      	movs	r4, #0
 8001542:	9402      	str	r4, [sp, #8]
 8001544:	9201      	str	r2, [sp, #4]
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	4633      	mov	r3, r6
 800154a:	462a      	mov	r2, r5
 800154c:	f000 fc20 	bl	8001d90 <GPIO_Pin_Init>

	GPIO_Pin_Init(config->Reset_Port, config->Reset_Pin, GPIO_Configuration.Mode.General_Purpose_Output, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.None);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 800155a:	b2d9      	uxtb	r1, r3
 800155c:	2501      	movs	r5, #1
 800155e:	2600      	movs	r6, #0
 8001560:	2303      	movs	r3, #3
 8001562:	2200      	movs	r2, #0
 8001564:	2400      	movs	r4, #0
 8001566:	9402      	str	r4, [sp, #8]
 8001568:	9201      	str	r2, [sp, #4]
 800156a:	9300      	str	r3, [sp, #0]
 800156c:	4633      	mov	r3, r6
 800156e:	462a      	mov	r2, r5
 8001570:	f000 fc0e 	bl	8001d90 <GPIO_Pin_Init>


	SPI_NSS_Low(&(config->SPI_Driver));
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	4618      	mov	r0, r3
 8001578:	f001 fea3 	bl	80032c2 <SPI_NSS_Low>
	reset_line_high(config);
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f7ff ff66 	bl	800144e <reset_line_high>
	Delay_ms(50);
 8001582:	ed9f 0adc 	vldr	s0, [pc, #880]	@ 80018f4 <GC9A01_Init+0x3e0>
 8001586:	f7ff feeb 	bl	8001360 <Delay_ms>
	reset_line_low(config);
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	f7ff ff70 	bl	8001470 <reset_line_low>
	Delay_ms(50);
 8001590:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 80018f4 <GC9A01_Init+0x3e0>
 8001594:	f7ff fee4 	bl	8001360 <Delay_ms>
	reset_line_high(config);
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	f7ff ff58 	bl	800144e <reset_line_high>
	Delay_ms(150);
 800159e:	ed9f 0ad6 	vldr	s0, [pc, #856]	@ 80018f8 <GC9A01_Init+0x3e4>
 80015a2:	f7ff fedd 	bl	8001360 <Delay_ms>
	SPI_NSS_High(&(config->SPI_Driver));
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f001 fe51 	bl	8003250 <SPI_NSS_High>
	Delay_ms(100);
 80015ae:	ed9f 0ad3 	vldr	s0, [pc, #844]	@ 80018fc <GC9A01_Init+0x3e8>
 80015b2:	f7ff fed5 	bl	8001360 <Delay_ms>

	uint8_t data[15];

	Write_Command(config, 0xEF, 0, NULL, 0);
 80015b6:	2300      	movs	r3, #0
 80015b8:	9300      	str	r3, [sp, #0]
 80015ba:	2300      	movs	r3, #0
 80015bc:	2200      	movs	r2, #0
 80015be:	21ef      	movs	r1, #239	@ 0xef
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f7ff ff66 	bl	8001492 <Write_Command>

	data[0] = 0x14;
 80015c6:	2314      	movs	r3, #20
 80015c8:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0xEB, 1, data, 1);
 80015ca:	f107 0308 	add.w	r3, r7, #8
 80015ce:	2201      	movs	r2, #1
 80015d0:	9200      	str	r2, [sp, #0]
 80015d2:	2201      	movs	r2, #1
 80015d4:	21eb      	movs	r1, #235	@ 0xeb
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7ff ff5b 	bl	8001492 <Write_Command>

	Write_Command(config, 0xFE, 0, NULL, 0);
 80015dc:	2300      	movs	r3, #0
 80015de:	9300      	str	r3, [sp, #0]
 80015e0:	2300      	movs	r3, #0
 80015e2:	2200      	movs	r2, #0
 80015e4:	21fe      	movs	r1, #254	@ 0xfe
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f7ff ff53 	bl	8001492 <Write_Command>
	Write_Command(config, 0xEF, 0, NULL, 0);
 80015ec:	2300      	movs	r3, #0
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	2300      	movs	r3, #0
 80015f2:	2200      	movs	r2, #0
 80015f4:	21ef      	movs	r1, #239	@ 0xef
 80015f6:	6878      	ldr	r0, [r7, #4]
 80015f8:	f7ff ff4b 	bl	8001492 <Write_Command>

	data[0] = 0x14;
 80015fc:	2314      	movs	r3, #20
 80015fe:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0xEB, 1, data, 1);
 8001600:	f107 0308 	add.w	r3, r7, #8
 8001604:	2201      	movs	r2, #1
 8001606:	9200      	str	r2, [sp, #0]
 8001608:	2201      	movs	r2, #1
 800160a:	21eb      	movs	r1, #235	@ 0xeb
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f7ff ff40 	bl	8001492 <Write_Command>

	data[0] = 0x40;
 8001612:	2340      	movs	r3, #64	@ 0x40
 8001614:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0x84, 1, data, 1);
 8001616:	f107 0308 	add.w	r3, r7, #8
 800161a:	2201      	movs	r2, #1
 800161c:	9200      	str	r2, [sp, #0]
 800161e:	2201      	movs	r2, #1
 8001620:	2184      	movs	r1, #132	@ 0x84
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	f7ff ff35 	bl	8001492 <Write_Command>

	data[0] = 0xFF;
 8001628:	23ff      	movs	r3, #255	@ 0xff
 800162a:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0x85, 1, data, 1);
 800162c:	f107 0308 	add.w	r3, r7, #8
 8001630:	2201      	movs	r2, #1
 8001632:	9200      	str	r2, [sp, #0]
 8001634:	2201      	movs	r2, #1
 8001636:	2185      	movs	r1, #133	@ 0x85
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7ff ff2a 	bl	8001492 <Write_Command>

	data[0] = 0xFF;
 800163e:	23ff      	movs	r3, #255	@ 0xff
 8001640:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0x86, 1, data, 1);
 8001642:	f107 0308 	add.w	r3, r7, #8
 8001646:	2201      	movs	r2, #1
 8001648:	9200      	str	r2, [sp, #0]
 800164a:	2201      	movs	r2, #1
 800164c:	2186      	movs	r1, #134	@ 0x86
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7ff ff1f 	bl	8001492 <Write_Command>

	data[0] = 0xFF;
 8001654:	23ff      	movs	r3, #255	@ 0xff
 8001656:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0x87, 1, data, 1);
 8001658:	f107 0308 	add.w	r3, r7, #8
 800165c:	2201      	movs	r2, #1
 800165e:	9200      	str	r2, [sp, #0]
 8001660:	2201      	movs	r2, #1
 8001662:	2187      	movs	r1, #135	@ 0x87
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f7ff ff14 	bl	8001492 <Write_Command>

	data[0] = 0x0A;
 800166a:	230a      	movs	r3, #10
 800166c:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0x88, 1, data, 1);
 800166e:	f107 0308 	add.w	r3, r7, #8
 8001672:	2201      	movs	r2, #1
 8001674:	9200      	str	r2, [sp, #0]
 8001676:	2201      	movs	r2, #1
 8001678:	2188      	movs	r1, #136	@ 0x88
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f7ff ff09 	bl	8001492 <Write_Command>

	data[0] = 0x21;
 8001680:	2321      	movs	r3, #33	@ 0x21
 8001682:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0x89, 1, data, 1);
 8001684:	f107 0308 	add.w	r3, r7, #8
 8001688:	2201      	movs	r2, #1
 800168a:	9200      	str	r2, [sp, #0]
 800168c:	2201      	movs	r2, #1
 800168e:	2189      	movs	r1, #137	@ 0x89
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7ff fefe 	bl	8001492 <Write_Command>

	data[0] = 0x00;
 8001696:	2300      	movs	r3, #0
 8001698:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0x8A, 1, data, 1);
 800169a:	f107 0308 	add.w	r3, r7, #8
 800169e:	2201      	movs	r2, #1
 80016a0:	9200      	str	r2, [sp, #0]
 80016a2:	2201      	movs	r2, #1
 80016a4:	218a      	movs	r1, #138	@ 0x8a
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f7ff fef3 	bl	8001492 <Write_Command>

	data[0] = 0x80;
 80016ac:	2380      	movs	r3, #128	@ 0x80
 80016ae:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0x8B, 1, data, 1);
 80016b0:	f107 0308 	add.w	r3, r7, #8
 80016b4:	2201      	movs	r2, #1
 80016b6:	9200      	str	r2, [sp, #0]
 80016b8:	2201      	movs	r2, #1
 80016ba:	218b      	movs	r1, #139	@ 0x8b
 80016bc:	6878      	ldr	r0, [r7, #4]
 80016be:	f7ff fee8 	bl	8001492 <Write_Command>

	data[0] = 0x01;
 80016c2:	2301      	movs	r3, #1
 80016c4:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0x8C, 1, data, 1);
 80016c6:	f107 0308 	add.w	r3, r7, #8
 80016ca:	2201      	movs	r2, #1
 80016cc:	9200      	str	r2, [sp, #0]
 80016ce:	2201      	movs	r2, #1
 80016d0:	218c      	movs	r1, #140	@ 0x8c
 80016d2:	6878      	ldr	r0, [r7, #4]
 80016d4:	f7ff fedd 	bl	8001492 <Write_Command>

	data[0] = 0x01;
 80016d8:	2301      	movs	r3, #1
 80016da:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0x8D, 1, data, 1);
 80016dc:	f107 0308 	add.w	r3, r7, #8
 80016e0:	2201      	movs	r2, #1
 80016e2:	9200      	str	r2, [sp, #0]
 80016e4:	2201      	movs	r2, #1
 80016e6:	218d      	movs	r1, #141	@ 0x8d
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff fed2 	bl	8001492 <Write_Command>

	data[0] = 0xFF;
 80016ee:	23ff      	movs	r3, #255	@ 0xff
 80016f0:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0x8E, 1, data, 1);
 80016f2:	f107 0308 	add.w	r3, r7, #8
 80016f6:	2201      	movs	r2, #1
 80016f8:	9200      	str	r2, [sp, #0]
 80016fa:	2201      	movs	r2, #1
 80016fc:	218e      	movs	r1, #142	@ 0x8e
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7ff fec7 	bl	8001492 <Write_Command>

	data[0] = 0xFF;
 8001704:	23ff      	movs	r3, #255	@ 0xff
 8001706:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0x8F, 1, data, 1);
 8001708:	f107 0308 	add.w	r3, r7, #8
 800170c:	2201      	movs	r2, #1
 800170e:	9200      	str	r2, [sp, #0]
 8001710:	2201      	movs	r2, #1
 8001712:	218f      	movs	r1, #143	@ 0x8f
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f7ff febc 	bl	8001492 <Write_Command>

	data[0] = 0x00;
 800171a:	2300      	movs	r3, #0
 800171c:	723b      	strb	r3, [r7, #8]
	data[1] = 0x00; //0x00
 800171e:	2300      	movs	r3, #0
 8001720:	727b      	strb	r3, [r7, #9]
	Write_Command(config, 0xb6, 1, data, 2);
 8001722:	f107 0308 	add.w	r3, r7, #8
 8001726:	2202      	movs	r2, #2
 8001728:	9200      	str	r2, [sp, #0]
 800172a:	2201      	movs	r2, #1
 800172c:	21b6      	movs	r1, #182	@ 0xb6
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f7ff feaf 	bl	8001492 <Write_Command>

	data[0] = 0x48;
 8001734:	2348      	movs	r3, #72	@ 0x48
 8001736:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0x36, 1, data, 1);
 8001738:	f107 0308 	add.w	r3, r7, #8
 800173c:	2201      	movs	r2, #1
 800173e:	9200      	str	r2, [sp, #0]
 8001740:	2201      	movs	r2, #1
 8001742:	2136      	movs	r1, #54	@ 0x36
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f7ff fea4 	bl	8001492 <Write_Command>

	data[0] = COLOR_MODE__16_BIT;
 800174a:	2305      	movs	r3, #5
 800174c:	723b      	strb	r3, [r7, #8]
	Write_Command(config, COLOR_MODE, 1, data, 1);
 800174e:	f107 0308 	add.w	r3, r7, #8
 8001752:	2201      	movs	r2, #1
 8001754:	9200      	str	r2, [sp, #0]
 8001756:	2201      	movs	r2, #1
 8001758:	213a      	movs	r1, #58	@ 0x3a
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff fe99 	bl	8001492 <Write_Command>

	data[0] = 0x08;
 8001760:	2308      	movs	r3, #8
 8001762:	723b      	strb	r3, [r7, #8]
	data[1] = 0x08;
 8001764:	2308      	movs	r3, #8
 8001766:	727b      	strb	r3, [r7, #9]
	data[2] = 0x08;
 8001768:	2308      	movs	r3, #8
 800176a:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x08;
 800176c:	2308      	movs	r3, #8
 800176e:	72fb      	strb	r3, [r7, #11]
	Write_Command(config, 0x90, 1, data, 4);
 8001770:	f107 0308 	add.w	r3, r7, #8
 8001774:	2204      	movs	r2, #4
 8001776:	9200      	str	r2, [sp, #0]
 8001778:	2201      	movs	r2, #1
 800177a:	2190      	movs	r1, #144	@ 0x90
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f7ff fe88 	bl	8001492 <Write_Command>


	data[0] = 0x06;
 8001782:	2306      	movs	r3, #6
 8001784:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0xBD, 1, data, 1);
 8001786:	f107 0308 	add.w	r3, r7, #8
 800178a:	2201      	movs	r2, #1
 800178c:	9200      	str	r2, [sp, #0]
 800178e:	2201      	movs	r2, #1
 8001790:	21bd      	movs	r1, #189	@ 0xbd
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f7ff fe7d 	bl	8001492 <Write_Command>

	data[0] = 0x00;
 8001798:	2300      	movs	r3, #0
 800179a:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0xBC, 1, data, 1);
 800179c:	f107 0308 	add.w	r3, r7, #8
 80017a0:	2201      	movs	r2, #1
 80017a2:	9200      	str	r2, [sp, #0]
 80017a4:	2201      	movs	r2, #1
 80017a6:	21bc      	movs	r1, #188	@ 0xbc
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f7ff fe72 	bl	8001492 <Write_Command>


	data[0] = 0x60;
 80017ae:	2360      	movs	r3, #96	@ 0x60
 80017b0:	723b      	strb	r3, [r7, #8]
	data[1] = 0x01;
 80017b2:	2301      	movs	r3, #1
 80017b4:	727b      	strb	r3, [r7, #9]
	data[2] = 0x04;
 80017b6:	2304      	movs	r3, #4
 80017b8:	72bb      	strb	r3, [r7, #10]
	Write_Command(config, 0xFF, 1, data, 3);
 80017ba:	f107 0308 	add.w	r3, r7, #8
 80017be:	2203      	movs	r2, #3
 80017c0:	9200      	str	r2, [sp, #0]
 80017c2:	2201      	movs	r2, #1
 80017c4:	21ff      	movs	r1, #255	@ 0xff
 80017c6:	6878      	ldr	r0, [r7, #4]
 80017c8:	f7ff fe63 	bl	8001492 <Write_Command>


	data[0] = 0x13;
 80017cc:	2313      	movs	r3, #19
 80017ce:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0xC3, 1, data, 1);
 80017d0:	f107 0308 	add.w	r3, r7, #8
 80017d4:	2201      	movs	r2, #1
 80017d6:	9200      	str	r2, [sp, #0]
 80017d8:	2201      	movs	r2, #1
 80017da:	21c3      	movs	r1, #195	@ 0xc3
 80017dc:	6878      	ldr	r0, [r7, #4]
 80017de:	f7ff fe58 	bl	8001492 <Write_Command>

	data[0] = 0x13;
 80017e2:	2313      	movs	r3, #19
 80017e4:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0xC4, 1, data, 1);
 80017e6:	f107 0308 	add.w	r3, r7, #8
 80017ea:	2201      	movs	r2, #1
 80017ec:	9200      	str	r2, [sp, #0]
 80017ee:	2201      	movs	r2, #1
 80017f0:	21c4      	movs	r1, #196	@ 0xc4
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f7ff fe4d 	bl	8001492 <Write_Command>

	data[0] = 0x22;
 80017f8:	2322      	movs	r3, #34	@ 0x22
 80017fa:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0xC9, 1, data, 1);
 80017fc:	f107 0308 	add.w	r3, r7, #8
 8001800:	2201      	movs	r2, #1
 8001802:	9200      	str	r2, [sp, #0]
 8001804:	2201      	movs	r2, #1
 8001806:	21c9      	movs	r1, #201	@ 0xc9
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f7ff fe42 	bl	8001492 <Write_Command>


	data[0] = 0x11;
 800180e:	2311      	movs	r3, #17
 8001810:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0xBE, 1, data, 1);
 8001812:	f107 0308 	add.w	r3, r7, #8
 8001816:	2201      	movs	r2, #1
 8001818:	9200      	str	r2, [sp, #0]
 800181a:	2201      	movs	r2, #1
 800181c:	21be      	movs	r1, #190	@ 0xbe
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7ff fe37 	bl	8001492 <Write_Command>

	data[0] = 0x10;
 8001824:	2310      	movs	r3, #16
 8001826:	723b      	strb	r3, [r7, #8]
	data[1] = 0x0E;
 8001828:	230e      	movs	r3, #14
 800182a:	727b      	strb	r3, [r7, #9]
	Write_Command(config, 0xE1, 1, data, 2);
 800182c:	f107 0308 	add.w	r3, r7, #8
 8001830:	2202      	movs	r2, #2
 8001832:	9200      	str	r2, [sp, #0]
 8001834:	2201      	movs	r2, #1
 8001836:	21e1      	movs	r1, #225	@ 0xe1
 8001838:	6878      	ldr	r0, [r7, #4]
 800183a:	f7ff fe2a 	bl	8001492 <Write_Command>

	data[0] = 0x21;
 800183e:	2321      	movs	r3, #33	@ 0x21
 8001840:	723b      	strb	r3, [r7, #8]
	data[1] = 0x0c;
 8001842:	230c      	movs	r3, #12
 8001844:	727b      	strb	r3, [r7, #9]
	data[2] = 0x02;
 8001846:	2302      	movs	r3, #2
 8001848:	72bb      	strb	r3, [r7, #10]
	Write_Command(config, 0xDF, 1, data, 3);
 800184a:	f107 0308 	add.w	r3, r7, #8
 800184e:	2203      	movs	r2, #3
 8001850:	9200      	str	r2, [sp, #0]
 8001852:	2201      	movs	r2, #1
 8001854:	21df      	movs	r1, #223	@ 0xdf
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7ff fe1b 	bl	8001492 <Write_Command>


	data[0] = 0x45;
 800185c:	2345      	movs	r3, #69	@ 0x45
 800185e:	723b      	strb	r3, [r7, #8]
	data[1] = 0x09;
 8001860:	2309      	movs	r3, #9
 8001862:	727b      	strb	r3, [r7, #9]
	data[2] = 0x08;
 8001864:	2308      	movs	r3, #8
 8001866:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x08;
 8001868:	2308      	movs	r3, #8
 800186a:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x26;
 800186c:	2326      	movs	r3, #38	@ 0x26
 800186e:	733b      	strb	r3, [r7, #12]
	data[5] = 0x2A;
 8001870:	232a      	movs	r3, #42	@ 0x2a
 8001872:	737b      	strb	r3, [r7, #13]
	Write_Command(config, 0xF0, 1, data, 6);
 8001874:	f107 0308 	add.w	r3, r7, #8
 8001878:	2206      	movs	r2, #6
 800187a:	9200      	str	r2, [sp, #0]
 800187c:	2201      	movs	r2, #1
 800187e:	21f0      	movs	r1, #240	@ 0xf0
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f7ff fe06 	bl	8001492 <Write_Command>

	data[0] = 0x43;
 8001886:	2343      	movs	r3, #67	@ 0x43
 8001888:	723b      	strb	r3, [r7, #8]
	data[1] = 0x70;
 800188a:	2370      	movs	r3, #112	@ 0x70
 800188c:	727b      	strb	r3, [r7, #9]
	data[2] = 0x72;
 800188e:	2372      	movs	r3, #114	@ 0x72
 8001890:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x36;
 8001892:	2336      	movs	r3, #54	@ 0x36
 8001894:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x37;
 8001896:	2337      	movs	r3, #55	@ 0x37
 8001898:	733b      	strb	r3, [r7, #12]
	data[5] = 0x6f;
 800189a:	236f      	movs	r3, #111	@ 0x6f
 800189c:	737b      	strb	r3, [r7, #13]
	Write_Command(config, 0xF1, 1, data, 6);
 800189e:	f107 0308 	add.w	r3, r7, #8
 80018a2:	2206      	movs	r2, #6
 80018a4:	9200      	str	r2, [sp, #0]
 80018a6:	2201      	movs	r2, #1
 80018a8:	21f1      	movs	r1, #241	@ 0xf1
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f7ff fdf1 	bl	8001492 <Write_Command>


	data[0] = 0x45;
 80018b0:	2345      	movs	r3, #69	@ 0x45
 80018b2:	723b      	strb	r3, [r7, #8]
	data[1] = 0x09;
 80018b4:	2309      	movs	r3, #9
 80018b6:	727b      	strb	r3, [r7, #9]
	data[2] = 0x08;
 80018b8:	2308      	movs	r3, #8
 80018ba:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x08;
 80018bc:	2308      	movs	r3, #8
 80018be:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x26;
 80018c0:	2326      	movs	r3, #38	@ 0x26
 80018c2:	733b      	strb	r3, [r7, #12]
	data[5] = 0x2A;
 80018c4:	232a      	movs	r3, #42	@ 0x2a
 80018c6:	737b      	strb	r3, [r7, #13]
	Write_Command(config, 0xF2, 1, data, 6);
 80018c8:	f107 0308 	add.w	r3, r7, #8
 80018cc:	2206      	movs	r2, #6
 80018ce:	9200      	str	r2, [sp, #0]
 80018d0:	2201      	movs	r2, #1
 80018d2:	21f2      	movs	r1, #242	@ 0xf2
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7ff fddc 	bl	8001492 <Write_Command>

	data[0] = 0x43;
 80018da:	2343      	movs	r3, #67	@ 0x43
 80018dc:	723b      	strb	r3, [r7, #8]
	data[1] = 0x70;
 80018de:	2370      	movs	r3, #112	@ 0x70
 80018e0:	727b      	strb	r3, [r7, #9]
	data[2] = 0x72;
 80018e2:	2372      	movs	r3, #114	@ 0x72
 80018e4:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x36;
 80018e6:	2336      	movs	r3, #54	@ 0x36
 80018e8:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x37;
 80018ea:	2337      	movs	r3, #55	@ 0x37
 80018ec:	733b      	strb	r3, [r7, #12]
	data[5] = 0x6F;
 80018ee:	236f      	movs	r3, #111	@ 0x6f
 80018f0:	e008      	b.n	8001904 <GC9A01_Init+0x3f0>
 80018f2:	bf00      	nop
 80018f4:	42480000 	.word	0x42480000
 80018f8:	43160000 	.word	0x43160000
 80018fc:	42c80000 	.word	0x42c80000
 8001900:	42f00000 	.word	0x42f00000
 8001904:	737b      	strb	r3, [r7, #13]
	Write_Command(config, 0xF3, 1, data, 6);
 8001906:	f107 0308 	add.w	r3, r7, #8
 800190a:	2206      	movs	r2, #6
 800190c:	9200      	str	r2, [sp, #0]
 800190e:	2201      	movs	r2, #1
 8001910:	21f3      	movs	r1, #243	@ 0xf3
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f7ff fdbd 	bl	8001492 <Write_Command>

	data[0] = 0x1B;
 8001918:	231b      	movs	r3, #27
 800191a:	723b      	strb	r3, [r7, #8]
	data[1] = 0x0B;
 800191c:	230b      	movs	r3, #11
 800191e:	727b      	strb	r3, [r7, #9]
	Write_Command(config, 0xED, 1, data, 2);
 8001920:	f107 0308 	add.w	r3, r7, #8
 8001924:	2202      	movs	r2, #2
 8001926:	9200      	str	r2, [sp, #0]
 8001928:	2201      	movs	r2, #1
 800192a:	21ed      	movs	r1, #237	@ 0xed
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff fdb0 	bl	8001492 <Write_Command>


	data[0] = 0x77;
 8001932:	2377      	movs	r3, #119	@ 0x77
 8001934:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0xAe, 1, data, 1);
 8001936:	f107 0308 	add.w	r3, r7, #8
 800193a:	2201      	movs	r2, #1
 800193c:	9200      	str	r2, [sp, #0]
 800193e:	2201      	movs	r2, #1
 8001940:	21ae      	movs	r1, #174	@ 0xae
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f7ff fda5 	bl	8001492 <Write_Command>

	data[0] = 0x63;
 8001948:	2363      	movs	r3, #99	@ 0x63
 800194a:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0xCD, 1, data, 1);
 800194c:	f107 0308 	add.w	r3, r7, #8
 8001950:	2201      	movs	r2, #1
 8001952:	9200      	str	r2, [sp, #0]
 8001954:	2201      	movs	r2, #1
 8001956:	21cd      	movs	r1, #205	@ 0xcd
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f7ff fd9a 	bl	8001492 <Write_Command>
//	    data[7] = 0x08;
//	    data[8] = 0x03;
//		Write_Command(config, 0x70, 1, data, 9);


	data[0] = 0x34;
 800195e:	2334      	movs	r3, #52	@ 0x34
 8001960:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0xE8, 1, data, 1);
 8001962:	f107 0308 	add.w	r3, r7, #8
 8001966:	2201      	movs	r2, #1
 8001968:	9200      	str	r2, [sp, #0]
 800196a:	2201      	movs	r2, #1
 800196c:	21e8      	movs	r1, #232	@ 0xe8
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f7ff fd8f 	bl	8001492 <Write_Command>

	data[0] = 0x18;
 8001974:	2318      	movs	r3, #24
 8001976:	723b      	strb	r3, [r7, #8]
	data[1] = 0x0D;
 8001978:	230d      	movs	r3, #13
 800197a:	727b      	strb	r3, [r7, #9]
	data[2] = 0x71;
 800197c:	2371      	movs	r3, #113	@ 0x71
 800197e:	72bb      	strb	r3, [r7, #10]
	data[3] = 0xED;
 8001980:	23ed      	movs	r3, #237	@ 0xed
 8001982:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x70;
 8001984:	2370      	movs	r3, #112	@ 0x70
 8001986:	733b      	strb	r3, [r7, #12]
	data[5] = 0x70;
 8001988:	2370      	movs	r3, #112	@ 0x70
 800198a:	737b      	strb	r3, [r7, #13]
	data[6] = 0x18;
 800198c:	2318      	movs	r3, #24
 800198e:	73bb      	strb	r3, [r7, #14]
	data[7] = 0x0F;
 8001990:	230f      	movs	r3, #15
 8001992:	73fb      	strb	r3, [r7, #15]
	data[8] = 0x71;
 8001994:	2371      	movs	r3, #113	@ 0x71
 8001996:	743b      	strb	r3, [r7, #16]
	data[9] = 0xEF;
 8001998:	23ef      	movs	r3, #239	@ 0xef
 800199a:	747b      	strb	r3, [r7, #17]
	data[10] = 0x70;
 800199c:	2370      	movs	r3, #112	@ 0x70
 800199e:	74bb      	strb	r3, [r7, #18]
	data[11] = 0x70;
 80019a0:	2370      	movs	r3, #112	@ 0x70
 80019a2:	74fb      	strb	r3, [r7, #19]
	Write_Command(config, 0x62, 1, data, 12);
 80019a4:	f107 0308 	add.w	r3, r7, #8
 80019a8:	220c      	movs	r2, #12
 80019aa:	9200      	str	r2, [sp, #0]
 80019ac:	2201      	movs	r2, #1
 80019ae:	2162      	movs	r1, #98	@ 0x62
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f7ff fd6e 	bl	8001492 <Write_Command>


	//
	data[0] = 0x18;
 80019b6:	2318      	movs	r3, #24
 80019b8:	723b      	strb	r3, [r7, #8]
	data[1] = 0x11;
 80019ba:	2311      	movs	r3, #17
 80019bc:	727b      	strb	r3, [r7, #9]
	data[2] = 0x71;
 80019be:	2371      	movs	r3, #113	@ 0x71
 80019c0:	72bb      	strb	r3, [r7, #10]
	data[3] = 0xf1;
 80019c2:	23f1      	movs	r3, #241	@ 0xf1
 80019c4:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x70;
 80019c6:	2370      	movs	r3, #112	@ 0x70
 80019c8:	733b      	strb	r3, [r7, #12]
	data[5] = 0x70;
 80019ca:	2370      	movs	r3, #112	@ 0x70
 80019cc:	737b      	strb	r3, [r7, #13]
	data[6] = 0x18;
 80019ce:	2318      	movs	r3, #24
 80019d0:	73bb      	strb	r3, [r7, #14]
	data[7] = 0x13;
 80019d2:	2313      	movs	r3, #19
 80019d4:	73fb      	strb	r3, [r7, #15]
	data[8] = 0x71;
 80019d6:	2371      	movs	r3, #113	@ 0x71
 80019d8:	743b      	strb	r3, [r7, #16]
	data[9] = 0xf3;
 80019da:	23f3      	movs	r3, #243	@ 0xf3
 80019dc:	747b      	strb	r3, [r7, #17]
	data[10] = 0x70;
 80019de:	2370      	movs	r3, #112	@ 0x70
 80019e0:	74bb      	strb	r3, [r7, #18]
	data[11] = 0x70;
 80019e2:	2370      	movs	r3, #112	@ 0x70
 80019e4:	74fb      	strb	r3, [r7, #19]
	Write_Command(config, 0x63, 1, data, 12);
 80019e6:	f107 0308 	add.w	r3, r7, #8
 80019ea:	220c      	movs	r2, #12
 80019ec:	9200      	str	r2, [sp, #0]
 80019ee:	2201      	movs	r2, #1
 80019f0:	2163      	movs	r1, #99	@ 0x63
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f7ff fd4d 	bl	8001492 <Write_Command>


	//
	data[0] = 0x28;
 80019f8:	2328      	movs	r3, #40	@ 0x28
 80019fa:	723b      	strb	r3, [r7, #8]
	data[1] = 0x29;
 80019fc:	2329      	movs	r3, #41	@ 0x29
 80019fe:	727b      	strb	r3, [r7, #9]
	data[2] = 0xf1;
 8001a00:	23f1      	movs	r3, #241	@ 0xf1
 8001a02:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x01;
 8001a04:	2301      	movs	r3, #1
 8001a06:	72fb      	strb	r3, [r7, #11]
	data[4] = 0xf1;
 8001a08:	23f1      	movs	r3, #241	@ 0xf1
 8001a0a:	733b      	strb	r3, [r7, #12]
	data[5] = 0x00;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	737b      	strb	r3, [r7, #13]
	data[6] = 0x07;
 8001a10:	2307      	movs	r3, #7
 8001a12:	73bb      	strb	r3, [r7, #14]
	Write_Command(config, 0x64, 1, data, 7);
 8001a14:	f107 0308 	add.w	r3, r7, #8
 8001a18:	2207      	movs	r2, #7
 8001a1a:	9200      	str	r2, [sp, #0]
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	2164      	movs	r1, #100	@ 0x64
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f7ff fd36 	bl	8001492 <Write_Command>
//	    Data(config,0x10);
//	    Data(config,0x00);
//	    Data(config,0x00);
//	    Data(config,0x00);
	    //
	data[0] = 0x3c;
 8001a26:	233c      	movs	r3, #60	@ 0x3c
 8001a28:	723b      	strb	r3, [r7, #8]
	data[1] = 0x00;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	727b      	strb	r3, [r7, #9]
	data[2] = 0xcd;
 8001a2e:	23cd      	movs	r3, #205	@ 0xcd
 8001a30:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x67;
 8001a32:	2367      	movs	r3, #103	@ 0x67
 8001a34:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x45;
 8001a36:	2345      	movs	r3, #69	@ 0x45
 8001a38:	733b      	strb	r3, [r7, #12]
	data[5] = 0x45;
 8001a3a:	2345      	movs	r3, #69	@ 0x45
 8001a3c:	737b      	strb	r3, [r7, #13]
	data[6] = 0x10;
 8001a3e:	2310      	movs	r3, #16
 8001a40:	73bb      	strb	r3, [r7, #14]
	data[7] = 0x00;
 8001a42:	2300      	movs	r3, #0
 8001a44:	73fb      	strb	r3, [r7, #15]
	data[8] = 0x00;
 8001a46:	2300      	movs	r3, #0
 8001a48:	743b      	strb	r3, [r7, #16]
	data[9] = 0x00;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	747b      	strb	r3, [r7, #17]
	Write_Command(config, 0x66, 1, data, 10);
 8001a4e:	f107 0308 	add.w	r3, r7, #8
 8001a52:	220a      	movs	r2, #10
 8001a54:	9200      	str	r2, [sp, #0]
 8001a56:	2201      	movs	r2, #1
 8001a58:	2166      	movs	r1, #102	@ 0x66
 8001a5a:	6878      	ldr	r0, [r7, #4]
 8001a5c:	f7ff fd19 	bl	8001492 <Write_Command>
//	    Data(config,0x54);
//	    Data(config,0x10);
//	    Data(config,0x32);
//	    Data(config,0x98);
	    //
	data[0] = 0x00;
 8001a60:	2300      	movs	r3, #0
 8001a62:	723b      	strb	r3, [r7, #8]
	data[1] = 0x3c;
 8001a64:	233c      	movs	r3, #60	@ 0x3c
 8001a66:	727b      	strb	r3, [r7, #9]
	data[2] = 0x00;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x00;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x00;
 8001a70:	2300      	movs	r3, #0
 8001a72:	733b      	strb	r3, [r7, #12]
	data[5] = 0x01;
 8001a74:	2301      	movs	r3, #1
 8001a76:	737b      	strb	r3, [r7, #13]
	data[6] = 0x54;
 8001a78:	2354      	movs	r3, #84	@ 0x54
 8001a7a:	73bb      	strb	r3, [r7, #14]
	data[7] = 0x10;
 8001a7c:	2310      	movs	r3, #16
 8001a7e:	73fb      	strb	r3, [r7, #15]
	data[8] = 0x32;
 8001a80:	2332      	movs	r3, #50	@ 0x32
 8001a82:	743b      	strb	r3, [r7, #16]
	data[9] = 0x98;
 8001a84:	2398      	movs	r3, #152	@ 0x98
 8001a86:	747b      	strb	r3, [r7, #17]
	Write_Command(config, 0x67, 1, data, 10);
 8001a88:	f107 0308 	add.w	r3, r7, #8
 8001a8c:	220a      	movs	r2, #10
 8001a8e:	9200      	str	r2, [sp, #0]
 8001a90:	2201      	movs	r2, #1
 8001a92:	2167      	movs	r1, #103	@ 0x67
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f7ff fcfc 	bl	8001492 <Write_Command>
//	    Data(config,0x00);
//	    Data(config,0x00);
//	    Data(config,0x4E);
//	    Data(config,0x00);
	    //
	data[0] = 0x10;
 8001a9a:	2310      	movs	r3, #16
 8001a9c:	723b      	strb	r3, [r7, #8]
	data[1] = 0x85;
 8001a9e:	2385      	movs	r3, #133	@ 0x85
 8001aa0:	727b      	strb	r3, [r7, #9]
	data[2] = 0x80;
 8001aa2:	2380      	movs	r3, #128	@ 0x80
 8001aa4:	72bb      	strb	r3, [r7, #10]
	data[3] = 0x00;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	72fb      	strb	r3, [r7, #11]
	data[4] = 0x00;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	733b      	strb	r3, [r7, #12]
	data[5] = 0x4e;
 8001aae:	234e      	movs	r3, #78	@ 0x4e
 8001ab0:	737b      	strb	r3, [r7, #13]
	data[6] = 0x00;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	73bb      	strb	r3, [r7, #14]
	Write_Command(config, 0x74, 1, data, 7);
 8001ab6:	f107 0308 	add.w	r3, r7, #8
 8001aba:	2207      	movs	r2, #7
 8001abc:	9200      	str	r2, [sp, #0]
 8001abe:	2201      	movs	r2, #1
 8001ac0:	2174      	movs	r1, #116	@ 0x74
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f7ff fce5 	bl	8001492 <Write_Command>

	//
	data[0] = 0x3e;
 8001ac8:	233e      	movs	r3, #62	@ 0x3e
 8001aca:	723b      	strb	r3, [r7, #8]
	data[1] = 0x07;
 8001acc:	2307      	movs	r3, #7
 8001ace:	727b      	strb	r3, [r7, #9]
	Write_Command(config, 0x98, 1, data, 2);
 8001ad0:	f107 0308 	add.w	r3, r7, #8
 8001ad4:	2202      	movs	r2, #2
 8001ad6:	9200      	str	r2, [sp, #0]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	2198      	movs	r1, #152	@ 0x98
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f7ff fcd8 	bl	8001492 <Write_Command>

//	    Command(config,0x35);
	Write_Command(config, 0x35, 0, NULL, 0);
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	9300      	str	r3, [sp, #0]
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	2200      	movs	r2, #0
 8001aea:	2135      	movs	r1, #53	@ 0x35
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f7ff fcd0 	bl	8001492 <Write_Command>

//	    Command(config,0x21);
	Write_Command(config, 0x21, 0, NULL, 0);
 8001af2:	2300      	movs	r3, #0
 8001af4:	9300      	str	r3, [sp, #0]
 8001af6:	2300      	movs	r3, #0
 8001af8:	2200      	movs	r2, #0
 8001afa:	2121      	movs	r1, #33	@ 0x21
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f7ff fcc8 	bl	8001492 <Write_Command>


	data[0] = 0x80;
 8001b02:	2380      	movs	r3, #128	@ 0x80
 8001b04:	723b      	strb	r3, [r7, #8]
	Write_Command(config, 0x11, 1, data, 1);
 8001b06:	f107 0308 	add.w	r3, r7, #8
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	9200      	str	r2, [sp, #0]
 8001b0e:	2201      	movs	r2, #1
 8001b10:	2111      	movs	r1, #17
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f7ff fcbd 	bl	8001492 <Write_Command>
	Delay_ms(120);
 8001b18:	ed1f 0a87 	vldr	s0, [pc, #-540]	@ 8001900 <GC9A01_Init+0x3ec>
 8001b1c:	f7ff fc20 	bl	8001360 <Delay_ms>

	data[0] = 0x80;
 8001b20:	2380      	movs	r3, #128	@ 0x80
 8001b22:	723b      	strb	r3, [r7, #8]
	data[1] = 0x00;
 8001b24:	2300      	movs	r3, #0
 8001b26:	727b      	strb	r3, [r7, #9]
	Write_Command(config, 0x29, 1, data, 2);
 8001b28:	f107 0308 	add.w	r3, r7, #8
 8001b2c:	2202      	movs	r2, #2
 8001b2e:	9200      	str	r2, [sp, #0]
 8001b30:	2201      	movs	r2, #1
 8001b32:	2129      	movs	r1, #41	@ 0x29
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f7ff fcac 	bl	8001492 <Write_Command>
	Delay_ms(20);
 8001b3a:	eeb3 0a04 	vmov.f32	s0, #52	@ 0x41a00000  20.0
 8001b3e:	f7ff fc0f 	bl	8001360 <Delay_ms>
}
 8001b42:	bf00      	nop
 8001b44:	371c      	adds	r7, #28
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b4a:	bf00      	nop

08001b4c <GC9A01_Set_Frame>:
	GC9A01_Set_Window(config, x, y, 1, 1);
	GC9A01_Write_Continue(config, temp, sizeof(temp));
}

void GC9A01_Set_Frame(GC9A01_Typedef *config,struct GC9A01_frame frame)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b088      	sub	sp, #32
 8001b50:	af02      	add	r7, sp, #8
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	e883 0006 	stmia.w	r3, {r1, r2}
	uint8_t datax[4], datay[4];

    datax[0] = (frame.start.X >> 8) & 0xFF;
 8001b5a:	88bb      	ldrh	r3, [r7, #4]
 8001b5c:	0a1b      	lsrs	r3, r3, #8
 8001b5e:	b29b      	uxth	r3, r3
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	753b      	strb	r3, [r7, #20]
    datax[1] = frame.start.X & 0xFF;
 8001b64:	88bb      	ldrh	r3, [r7, #4]
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	757b      	strb	r3, [r7, #21]
    datax[2] = (frame.end.X >> 8) & 0xFF;
 8001b6a:	893b      	ldrh	r3, [r7, #8]
 8001b6c:	0a1b      	lsrs	r3, r3, #8
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	75bb      	strb	r3, [r7, #22]
    datax[3] = frame.end.X & 0xFF;
 8001b74:	893b      	ldrh	r3, [r7, #8]
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	75fb      	strb	r3, [r7, #23]

    Write_Command(config, COL_ADDR_SET, 1, datax, 4);
 8001b7a:	f107 0314 	add.w	r3, r7, #20
 8001b7e:	2204      	movs	r2, #4
 8001b80:	9200      	str	r2, [sp, #0]
 8001b82:	2201      	movs	r2, #1
 8001b84:	212a      	movs	r1, #42	@ 0x2a
 8001b86:	68f8      	ldr	r0, [r7, #12]
 8001b88:	f7ff fc83 	bl	8001492 <Write_Command>

    datay[0] = (frame.start.Y >> 8) & 0xFF;
 8001b8c:	88fb      	ldrh	r3, [r7, #6]
 8001b8e:	0a1b      	lsrs	r3, r3, #8
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	743b      	strb	r3, [r7, #16]
    datay[1] = frame.start.Y & 0xFF;
 8001b96:	88fb      	ldrh	r3, [r7, #6]
 8001b98:	b2db      	uxtb	r3, r3
 8001b9a:	747b      	strb	r3, [r7, #17]
    datay[2] = (frame.end.Y >> 8) & 0xFF;
 8001b9c:	897b      	ldrh	r3, [r7, #10]
 8001b9e:	0a1b      	lsrs	r3, r3, #8
 8001ba0:	b29b      	uxth	r3, r3
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	74bb      	strb	r3, [r7, #18]
    datay[3] = frame.end.Y & 0xFF;
 8001ba6:	897b      	ldrh	r3, [r7, #10]
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	74fb      	strb	r3, [r7, #19]

    Write_Command(config, ROW_ADDR_SET, 1, datay, 4);
 8001bac:	f107 0310 	add.w	r3, r7, #16
 8001bb0:	2204      	movs	r2, #4
 8001bb2:	9200      	str	r2, [sp, #0]
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	212b      	movs	r1, #43	@ 0x2b
 8001bb8:	68f8      	ldr	r0, [r7, #12]
 8001bba:	f7ff fc6a 	bl	8001492 <Write_Command>
    Write_Command(config, 0x2C, 0, NULL, 0);
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	9300      	str	r3, [sp, #0]
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	212c      	movs	r1, #44	@ 0x2c
 8001bc8:	68f8      	ldr	r0, [r7, #12]
 8001bca:	f7ff fc62 	bl	8001492 <Write_Command>

}
 8001bce:	bf00      	nop
 8001bd0:	3718      	adds	r7, #24
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}

08001bd6 <GC9A01_Splash_Screen>:
//	SPI_TRX_Byte(&(config->SPI_Driver), temp[i]);
//	SPI_NSS_High(&(config->SPI_Driver));
}

void GC9A01_Splash_Screen(GC9A01_Typedef *config, uint16_t color)
{
 8001bd6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001bda:	b08d      	sub	sp, #52	@ 0x34
 8001bdc:	af04      	add	r7, sp, #16
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	460b      	mov	r3, r1
 8001be2:	807b      	strh	r3, [r7, #2]
 8001be4:	466b      	mov	r3, sp
 8001be6:	461e      	mov	r6, r3
	uint16_t length = (240*240);
 8001be8:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8001bec:	83fb      	strh	r3, [r7, #30]
	uint16_t buffer[length];
 8001bee:	8bf9      	ldrh	r1, [r7, #30]
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	3b01      	subs	r3, #1
 8001bf4:	61bb      	str	r3, [r7, #24]
 8001bf6:	b28b      	uxth	r3, r1
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	4698      	mov	r8, r3
 8001bfc:	4691      	mov	r9, r2
 8001bfe:	f04f 0200 	mov.w	r2, #0
 8001c02:	f04f 0300 	mov.w	r3, #0
 8001c06:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8001c0a:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8001c0e:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8001c12:	b28b      	uxth	r3, r1
 8001c14:	2200      	movs	r2, #0
 8001c16:	461c      	mov	r4, r3
 8001c18:	4615      	mov	r5, r2
 8001c1a:	f04f 0200 	mov.w	r2, #0
 8001c1e:	f04f 0300 	mov.w	r3, #0
 8001c22:	012b      	lsls	r3, r5, #4
 8001c24:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001c28:	0122      	lsls	r2, r4, #4
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	3307      	adds	r3, #7
 8001c30:	08db      	lsrs	r3, r3, #3
 8001c32:	00db      	lsls	r3, r3, #3
 8001c34:	ebad 0d03 	sub.w	sp, sp, r3
 8001c38:	ab04      	add	r3, sp, #16
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	085b      	lsrs	r3, r3, #1
 8001c3e:	005b      	lsls	r3, r3, #1
 8001c40:	617b      	str	r3, [r7, #20]
	uint16_t _color[2];
	_color[0]= color;
 8001c42:	887b      	ldrh	r3, [r7, #2]
 8001c44:	823b      	strh	r3, [r7, #16]


	DMA_Memory_To_Memory_Transfer((uint32_t)&_color[0], 16, 16, (uint32_t)&buffer[0], 0, 1, length);
 8001c46:	697a      	ldr	r2, [r7, #20]
 8001c48:	f107 0010 	add.w	r0, r7, #16
 8001c4c:	8bfb      	ldrh	r3, [r7, #30]
 8001c4e:	9302      	str	r3, [sp, #8]
 8001c50:	2301      	movs	r3, #1
 8001c52:	9301      	str	r3, [sp, #4]
 8001c54:	2300      	movs	r3, #0
 8001c56:	9300      	str	r3, [sp, #0]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	2210      	movs	r2, #16
 8001c5c:	2110      	movs	r1, #16
 8001c5e:	f7ff facd 	bl	80011fc <DMA_Memory_To_Memory_Transfer>


	GC9A01_frame frame;
	frame.start.X = 0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	813b      	strh	r3, [r7, #8]
	frame.start.Y = 0;
 8001c66:	2300      	movs	r3, #0
 8001c68:	817b      	strh	r3, [r7, #10]
	frame.end.X = 240;
 8001c6a:	23f0      	movs	r3, #240	@ 0xf0
 8001c6c:	81bb      	strh	r3, [r7, #12]
	frame.end.Y = 240;
 8001c6e:	23f0      	movs	r3, #240	@ 0xf0
 8001c70:	81fb      	strh	r3, [r7, #14]
	GC9A01_Set_Frame(config, frame);
 8001c72:	f107 0308 	add.w	r3, r7, #8
 8001c76:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f7ff ff66 	bl	8001b4c <GC9A01_Set_Frame>


	Write_Command(config, MEM_WR_CONT, 0, NULL, 0);
 8001c80:	2300      	movs	r3, #0
 8001c82:	9300      	str	r3, [sp, #0]
 8001c84:	2300      	movs	r3, #0
 8001c86:	2200      	movs	r2, #0
 8001c88:	213c      	movs	r1, #60	@ 0x3c
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7ff fc01 	bl	8001492 <Write_Command>
	command_line_high(config);
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f7ff fbba 	bl	800140a <command_line_high>
	config -> SPI_Driver.data_format = SPI_Configurations.Data_Format.Bit16;
 8001c96:	230c      	movs	r3, #12
 8001c98:	461a      	mov	r2, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	825a      	strh	r2, [r3, #18]
	SPI_Data_Format_Update(&(config->SPI_Driver));
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f001 fae5 	bl	8003270 <SPI_Data_Format_Update>
	SPI_NSS_Low(&(config->SPI_Driver));
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f001 fb0a 	bl	80032c2 <SPI_NSS_Low>
	SPI_TRX_Buffer(&(config->SPI_Driver), &buffer, NULL, length, 0);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	8bfb      	ldrh	r3, [r7, #30]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	9200      	str	r2, [sp, #0]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	6979      	ldr	r1, [r7, #20]
 8001cba:	f001 f929 	bl	8002f10 <SPI_TRX_Buffer>
	SPI_NSS_High(&(config->SPI_Driver));
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f001 fac5 	bl	8003250 <SPI_NSS_High>
 8001cc6:	46b5      	mov	sp, r6
}
 8001cc8:	bf00      	nop
 8001cca:	3724      	adds	r7, #36	@ 0x24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08001cd4 <GPIO_Clock_Enable>:
 * @brief  Enables the clock for a specific GPIO port.
 * @param  PORT: Pointer to GPIO port base address.
 * @retval 0 on success, -1 on failure.
 */
int GPIO_Clock_Enable(GPIO_TypeDef *PORT)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
	if(PORT == GPIOA)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	4a25      	ldr	r2, [pc, #148]	@ (8001d74 <GPIO_Clock_Enable+0xa0>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d106      	bne.n	8001cf2 <GPIO_Clock_Enable+0x1e>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOAEN;
 8001ce4:	4b24      	ldr	r3, [pc, #144]	@ (8001d78 <GPIO_Clock_Enable+0xa4>)
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce8:	4a23      	ldr	r2, [pc, #140]	@ (8001d78 <GPIO_Clock_Enable+0xa4>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf0:	e039      	b.n	8001d66 <GPIO_Clock_Enable+0x92>
	} else 	if(PORT == GPIOB)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a21      	ldr	r2, [pc, #132]	@ (8001d7c <GPIO_Clock_Enable+0xa8>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d106      	bne.n	8001d08 <GPIO_Clock_Enable+0x34>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOBEN;
 8001cfa:	4b1f      	ldr	r3, [pc, #124]	@ (8001d78 <GPIO_Clock_Enable+0xa4>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	4a1e      	ldr	r2, [pc, #120]	@ (8001d78 <GPIO_Clock_Enable+0xa4>)
 8001d00:	f043 0302 	orr.w	r3, r3, #2
 8001d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d06:	e02e      	b.n	8001d66 <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOC)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4a1d      	ldr	r2, [pc, #116]	@ (8001d80 <GPIO_Clock_Enable+0xac>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d106      	bne.n	8001d1e <GPIO_Clock_Enable+0x4a>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOCEN;
 8001d10:	4b19      	ldr	r3, [pc, #100]	@ (8001d78 <GPIO_Clock_Enable+0xa4>)
 8001d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d14:	4a18      	ldr	r2, [pc, #96]	@ (8001d78 <GPIO_Clock_Enable+0xa4>)
 8001d16:	f043 0304 	orr.w	r3, r3, #4
 8001d1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d1c:	e023      	b.n	8001d66 <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOD)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4a18      	ldr	r2, [pc, #96]	@ (8001d84 <GPIO_Clock_Enable+0xb0>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d106      	bne.n	8001d34 <GPIO_Clock_Enable+0x60>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIODEN;
 8001d26:	4b14      	ldr	r3, [pc, #80]	@ (8001d78 <GPIO_Clock_Enable+0xa4>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	4a13      	ldr	r2, [pc, #76]	@ (8001d78 <GPIO_Clock_Enable+0xa4>)
 8001d2c:	f043 0308 	orr.w	r3, r3, #8
 8001d30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d32:	e018      	b.n	8001d66 <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOE)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a14      	ldr	r2, [pc, #80]	@ (8001d88 <GPIO_Clock_Enable+0xb4>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d106      	bne.n	8001d4a <GPIO_Clock_Enable+0x76>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOEEN;
 8001d3c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d78 <GPIO_Clock_Enable+0xa4>)
 8001d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d40:	4a0d      	ldr	r2, [pc, #52]	@ (8001d78 <GPIO_Clock_Enable+0xa4>)
 8001d42:	f043 0310 	orr.w	r3, r3, #16
 8001d46:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d48:	e00d      	b.n	8001d66 <GPIO_Clock_Enable+0x92>
	}else 	if(PORT == GPIOH)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	4a0f      	ldr	r2, [pc, #60]	@ (8001d8c <GPIO_Clock_Enable+0xb8>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d106      	bne.n	8001d60 <GPIO_Clock_Enable+0x8c>
	{
		RCC -> AHB1ENR   |=  RCC_AHB1ENR_GPIOHEN;
 8001d52:	4b09      	ldr	r3, [pc, #36]	@ (8001d78 <GPIO_Clock_Enable+0xa4>)
 8001d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d56:	4a08      	ldr	r2, [pc, #32]	@ (8001d78 <GPIO_Clock_Enable+0xa4>)
 8001d58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d5e:	e002      	b.n	8001d66 <GPIO_Clock_Enable+0x92>
	}else
	{
		return -1;
 8001d60:	f04f 33ff 	mov.w	r3, #4294967295
 8001d64:	e000      	b.n	8001d68 <GPIO_Clock_Enable+0x94>
	}

	return 1;
 8001d66:	2301      	movs	r3, #1
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	370c      	adds	r7, #12
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr
 8001d74:	40020000 	.word	0x40020000
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	40020400 	.word	0x40020400
 8001d80:	40020800 	.word	0x40020800
 8001d84:	40020c00 	.word	0x40020c00
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	40021c00 	.word	0x40021c00

08001d90 <GPIO_Pin_Init>:
 * @param  speed: Speed level (low, medium, high, very high).
 * @param  pull: Pull-up/pull-down configuration (none, pull-up, pull-down).
 * @param  alternate_function: Alternate function selection (0-15).
 */
void GPIO_Pin_Init(GPIO_TypeDef *Port, uint8_t pin, uint8_t mode, uint8_t output_type, uint8_t speed, uint8_t pull, uint8_t alternate_function)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	4608      	mov	r0, r1
 8001d9a:	4611      	mov	r1, r2
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	4603      	mov	r3, r0
 8001da0:	70fb      	strb	r3, [r7, #3]
 8001da2:	460b      	mov	r3, r1
 8001da4:	70bb      	strb	r3, [r7, #2]
 8001da6:	4613      	mov	r3, r2
 8001da8:	707b      	strb	r3, [r7, #1]
	GPIO_Clock_Enable(Port);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f7ff ff92 	bl	8001cd4 <GPIO_Clock_Enable>
	Port -> MODER |= mode << (pin*2);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	78b9      	ldrb	r1, [r7, #2]
 8001db6:	78fa      	ldrb	r2, [r7, #3]
 8001db8:	0052      	lsls	r2, r2, #1
 8001dba:	fa01 f202 	lsl.w	r2, r1, r2
 8001dbe:	431a      	orrs	r2, r3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	601a      	str	r2, [r3, #0]
	Port -> OTYPER |= output_type << pin;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	7879      	ldrb	r1, [r7, #1]
 8001dca:	78fa      	ldrb	r2, [r7, #3]
 8001dcc:	fa01 f202 	lsl.w	r2, r1, r2
 8001dd0:	431a      	orrs	r2, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	605a      	str	r2, [r3, #4]
	Port -> OSPEEDR |= speed << (pin*2);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	7c39      	ldrb	r1, [r7, #16]
 8001ddc:	78fa      	ldrb	r2, [r7, #3]
 8001dde:	0052      	lsls	r2, r2, #1
 8001de0:	fa01 f202 	lsl.w	r2, r1, r2
 8001de4:	431a      	orrs	r2, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	609a      	str	r2, [r3, #8]
	Port -> PUPDR |= pull << (pin*2);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	68db      	ldr	r3, [r3, #12]
 8001dee:	7d39      	ldrb	r1, [r7, #20]
 8001df0:	78fa      	ldrb	r2, [r7, #3]
 8001df2:	0052      	lsls	r2, r2, #1
 8001df4:	fa01 f202 	lsl.w	r2, r1, r2
 8001df8:	431a      	orrs	r2, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	60da      	str	r2, [r3, #12]
	if(pin < 8) Port -> AFR[0] |= alternate_function << (pin*4);
 8001dfe:	78fb      	ldrb	r3, [r7, #3]
 8001e00:	2b07      	cmp	r3, #7
 8001e02:	d80a      	bhi.n	8001e1a <GPIO_Pin_Init+0x8a>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6a1b      	ldr	r3, [r3, #32]
 8001e08:	7e39      	ldrb	r1, [r7, #24]
 8001e0a:	78fa      	ldrb	r2, [r7, #3]
 8001e0c:	0092      	lsls	r2, r2, #2
 8001e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e12:	431a      	orrs	r2, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	621a      	str	r2, [r3, #32]
	else Port -> AFR[1] |= alternate_function << ((pin-8)*4);
}
 8001e18:	e00a      	b.n	8001e30 <GPIO_Pin_Init+0xa0>
	else Port -> AFR[1] |= alternate_function << ((pin-8)*4);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e1e:	7e39      	ldrb	r1, [r7, #24]
 8001e20:	78fa      	ldrb	r2, [r7, #3]
 8001e22:	3a08      	subs	r2, #8
 8001e24:	0092      	lsls	r2, r2, #2
 8001e26:	fa01 f202 	lsl.w	r2, r1, r2
 8001e2a:	431a      	orrs	r2, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001e30:	bf00      	nop
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <GPIO_Pin_Low>:
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
	Port -> ODR &= ~(1 << pin);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	695b      	ldr	r3, [r3, #20]
 8001e46:	2101      	movs	r1, #1
 8001e48:	683a      	ldr	r2, [r7, #0]
 8001e4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e4e:	43d2      	mvns	r2, r2
 8001e50:	401a      	ands	r2, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	615a      	str	r2, [r3, #20]
}
 8001e56:	bf00      	nop
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <GPIO_Pin_High>:
{
 8001e62:	b480      	push	{r7}
 8001e64:	b083      	sub	sp, #12
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
 8001e6a:	6039      	str	r1, [r7, #0]
	Port -> ODR = 1 << pin;
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	461a      	mov	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	615a      	str	r2, [r3, #20]
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
	...

08001e88 <xDMA1_TX_Init>:
DMA_Config xDMA3_TX;
DMA_Config xDMA3_RX;


static void xDMA1_TX_Init()
{
 8001e88:	b598      	push	{r3, r4, r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
	xDMA1_TX.Request = DMA_Configuration.Request.SPI1_TX;
 8001e8c:	4a12      	ldr	r2, [pc, #72]	@ (8001ed8 <xDMA1_TX_Init+0x50>)
 8001e8e:	4b13      	ldr	r3, [pc, #76]	@ (8001edc <xDMA1_TX_Init+0x54>)
 8001e90:	4614      	mov	r4, r2
 8001e92:	333c      	adds	r3, #60	@ 0x3c
 8001e94:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001e98:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	xDMA1_TX.transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 8001e9c:	2240      	movs	r2, #64	@ 0x40
 8001e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed8 <xDMA1_TX_Init+0x50>)
 8001ea0:	611a      	str	r2, [r3, #16]
	xDMA1_TX.circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed8 <xDMA1_TX_Init+0x50>)
 8001ea6:	619a      	str	r2, [r3, #24]
	xDMA1_TX.flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed8 <xDMA1_TX_Init+0x50>)
 8001eac:	60da      	str	r2, [r3, #12]
	xDMA1_TX.interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8001eae:	2210      	movs	r2, #16
 8001eb0:	4b09      	ldr	r3, [pc, #36]	@ (8001ed8 <xDMA1_TX_Init+0x50>)
 8001eb2:	61da      	str	r2, [r3, #28]
	xDMA1_TX.peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	b29a      	uxth	r2, r3
 8001eb8:	4b07      	ldr	r3, [pc, #28]	@ (8001ed8 <xDMA1_TX_Init+0x50>)
 8001eba:	845a      	strh	r2, [r3, #34]	@ 0x22
	xDMA1_TX.memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8001ebc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ec0:	b29a      	uxth	r2, r3
 8001ec2:	4b05      	ldr	r3, [pc, #20]	@ (8001ed8 <xDMA1_TX_Init+0x50>)
 8001ec4:	841a      	strh	r2, [r3, #32]
	xDMA1_TX.priority_level = DMA_Configuration.Priority_Level.Very_high;
 8001ec6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001eca:	4b03      	ldr	r3, [pc, #12]	@ (8001ed8 <xDMA1_TX_Init+0x50>)
 8001ecc:	615a      	str	r2, [r3, #20]
	DMA_Init(&xDMA1_TX);
 8001ece:	4802      	ldr	r0, [pc, #8]	@ (8001ed8 <xDMA1_TX_Init+0x50>)
 8001ed0:	f7fe ff5e 	bl	8000d90 <DMA_Init>
}
 8001ed4:	bf00      	nop
 8001ed6:	bd98      	pop	{r3, r4, r7, pc}
 8001ed8:	200000a0 	.word	0x200000a0
 8001edc:	0800380c 	.word	0x0800380c

08001ee0 <xDMA2_TX_Init>:

static void xDMA2_TX_Init()
{
 8001ee0:	b598      	push	{r3, r4, r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
	xDMA2_TX.Request = DMA_Configuration.Request.SPI2_TX;
 8001ee4:	4a12      	ldr	r2, [pc, #72]	@ (8001f30 <xDMA2_TX_Init+0x50>)
 8001ee6:	4b13      	ldr	r3, [pc, #76]	@ (8001f34 <xDMA2_TX_Init+0x54>)
 8001ee8:	4614      	mov	r4, r2
 8001eea:	3324      	adds	r3, #36	@ 0x24
 8001eec:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001ef0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	xDMA2_TX.transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 8001ef4:	2240      	movs	r2, #64	@ 0x40
 8001ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8001f30 <xDMA2_TX_Init+0x50>)
 8001ef8:	611a      	str	r2, [r3, #16]
	xDMA2_TX.circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8001efa:	2200      	movs	r2, #0
 8001efc:	4b0c      	ldr	r3, [pc, #48]	@ (8001f30 <xDMA2_TX_Init+0x50>)
 8001efe:	619a      	str	r2, [r3, #24]
	xDMA2_TX.flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 8001f00:	2200      	movs	r2, #0
 8001f02:	4b0b      	ldr	r3, [pc, #44]	@ (8001f30 <xDMA2_TX_Init+0x50>)
 8001f04:	60da      	str	r2, [r3, #12]
	xDMA2_TX.interrupts = DMA_Configuration.DMA_Interrupts.Disable;
 8001f06:	2200      	movs	r2, #0
 8001f08:	4b09      	ldr	r3, [pc, #36]	@ (8001f30 <xDMA2_TX_Init+0x50>)
 8001f0a:	61da      	str	r2, [r3, #28]
	xDMA2_TX.peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	b29a      	uxth	r2, r3
 8001f10:	4b07      	ldr	r3, [pc, #28]	@ (8001f30 <xDMA2_TX_Init+0x50>)
 8001f12:	845a      	strh	r2, [r3, #34]	@ 0x22
	xDMA2_TX.memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8001f14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	4b05      	ldr	r3, [pc, #20]	@ (8001f30 <xDMA2_TX_Init+0x50>)
 8001f1c:	841a      	strh	r2, [r3, #32]
	xDMA2_TX.priority_level = DMA_Configuration.Priority_Level.Very_high;
 8001f1e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001f22:	4b03      	ldr	r3, [pc, #12]	@ (8001f30 <xDMA2_TX_Init+0x50>)
 8001f24:	615a      	str	r2, [r3, #20]
	DMA_Init(&xDMA2_TX);
 8001f26:	4802      	ldr	r0, [pc, #8]	@ (8001f30 <xDMA2_TX_Init+0x50>)
 8001f28:	f7fe ff32 	bl	8000d90 <DMA_Init>
}
 8001f2c:	bf00      	nop
 8001f2e:	bd98      	pop	{r3, r4, r7, pc}
 8001f30:	20000110 	.word	0x20000110
 8001f34:	0800380c 	.word	0x0800380c

08001f38 <xDMA3_TX_Init>:

static void xDMA3_TX_Init()
{
 8001f38:	b598      	push	{r3, r4, r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
	xDMA3_TX.Request = DMA_Configuration.Request.SPI3_TX;
 8001f3c:	4a12      	ldr	r2, [pc, #72]	@ (8001f88 <xDMA3_TX_Init+0x50>)
 8001f3e:	4b13      	ldr	r3, [pc, #76]	@ (8001f8c <xDMA3_TX_Init+0x54>)
 8001f40:	4614      	mov	r4, r2
 8001f42:	330c      	adds	r3, #12
 8001f44:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001f48:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	xDMA3_TX.transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 8001f4c:	2240      	movs	r2, #64	@ 0x40
 8001f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f88 <xDMA3_TX_Init+0x50>)
 8001f50:	611a      	str	r2, [r3, #16]
	xDMA3_TX.circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8001f52:	2200      	movs	r2, #0
 8001f54:	4b0c      	ldr	r3, [pc, #48]	@ (8001f88 <xDMA3_TX_Init+0x50>)
 8001f56:	619a      	str	r2, [r3, #24]
	xDMA3_TX.flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 8001f58:	2200      	movs	r2, #0
 8001f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f88 <xDMA3_TX_Init+0x50>)
 8001f5c:	60da      	str	r2, [r3, #12]
	xDMA3_TX.interrupts = DMA_Configuration.DMA_Interrupts.Disable;
 8001f5e:	2200      	movs	r2, #0
 8001f60:	4b09      	ldr	r3, [pc, #36]	@ (8001f88 <xDMA3_TX_Init+0x50>)
 8001f62:	61da      	str	r2, [r3, #28]
	xDMA3_TX.peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8001f64:	2300      	movs	r3, #0
 8001f66:	b29a      	uxth	r2, r3
 8001f68:	4b07      	ldr	r3, [pc, #28]	@ (8001f88 <xDMA3_TX_Init+0x50>)
 8001f6a:	845a      	strh	r2, [r3, #34]	@ 0x22
	xDMA3_TX.memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8001f6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f70:	b29a      	uxth	r2, r3
 8001f72:	4b05      	ldr	r3, [pc, #20]	@ (8001f88 <xDMA3_TX_Init+0x50>)
 8001f74:	841a      	strh	r2, [r3, #32]
	xDMA3_TX.priority_level = DMA_Configuration.Priority_Level.Very_high;
 8001f76:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001f7a:	4b03      	ldr	r3, [pc, #12]	@ (8001f88 <xDMA3_TX_Init+0x50>)
 8001f7c:	615a      	str	r2, [r3, #20]
	DMA_Init(&xDMA3_TX);
 8001f7e:	4802      	ldr	r0, [pc, #8]	@ (8001f88 <xDMA3_TX_Init+0x50>)
 8001f80:	f7fe ff06 	bl	8000d90 <DMA_Init>
}
 8001f84:	bf00      	nop
 8001f86:	bd98      	pop	{r3, r4, r7, pc}
 8001f88:	20000180 	.word	0x20000180
 8001f8c:	0800380c 	.word	0x0800380c

08001f90 <xDMA1_RX_Init>:

static void xDMA1_RX_Init()
{
 8001f90:	b598      	push	{r3, r4, r7, lr}
 8001f92:	af00      	add	r7, sp, #0
	xDMA1_RX.Request = DMA_Configuration.Request.SPI1_RX;
 8001f94:	4a12      	ldr	r2, [pc, #72]	@ (8001fe0 <xDMA1_RX_Init+0x50>)
 8001f96:	4b13      	ldr	r3, [pc, #76]	@ (8001fe4 <xDMA1_RX_Init+0x54>)
 8001f98:	4614      	mov	r4, r2
 8001f9a:	3330      	adds	r3, #48	@ 0x30
 8001f9c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001fa0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	xDMA1_RX.transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 8001fa4:	2240      	movs	r2, #64	@ 0x40
 8001fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe0 <xDMA1_RX_Init+0x50>)
 8001fa8:	611a      	str	r2, [r3, #16]
	xDMA1_RX.circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8001faa:	2200      	movs	r2, #0
 8001fac:	4b0c      	ldr	r3, [pc, #48]	@ (8001fe0 <xDMA1_RX_Init+0x50>)
 8001fae:	619a      	str	r2, [r3, #24]
	xDMA1_RX.flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe0 <xDMA1_RX_Init+0x50>)
 8001fb4:	60da      	str	r2, [r3, #12]
	xDMA1_RX.interrupts = DMA_Configuration.DMA_Interrupts.Transfer_Complete;
 8001fb6:	2210      	movs	r2, #16
 8001fb8:	4b09      	ldr	r3, [pc, #36]	@ (8001fe0 <xDMA1_RX_Init+0x50>)
 8001fba:	61da      	str	r2, [r3, #28]
	xDMA1_RX.peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	4b07      	ldr	r3, [pc, #28]	@ (8001fe0 <xDMA1_RX_Init+0x50>)
 8001fc2:	845a      	strh	r2, [r3, #34]	@ 0x22
	xDMA1_RX.memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 8001fc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fc8:	b29a      	uxth	r2, r3
 8001fca:	4b05      	ldr	r3, [pc, #20]	@ (8001fe0 <xDMA1_RX_Init+0x50>)
 8001fcc:	841a      	strh	r2, [r3, #32]
	xDMA1_RX.priority_level = DMA_Configuration.Priority_Level.Very_high;
 8001fce:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001fd2:	4b03      	ldr	r3, [pc, #12]	@ (8001fe0 <xDMA1_RX_Init+0x50>)
 8001fd4:	615a      	str	r2, [r3, #20]
	DMA_Init(&xDMA1_RX);
 8001fd6:	4802      	ldr	r0, [pc, #8]	@ (8001fe0 <xDMA1_RX_Init+0x50>)
 8001fd8:	f7fe feda 	bl	8000d90 <DMA_Init>
}
 8001fdc:	bf00      	nop
 8001fde:	bd98      	pop	{r3, r4, r7, pc}
 8001fe0:	200000d8 	.word	0x200000d8
 8001fe4:	0800380c 	.word	0x0800380c

08001fe8 <xDMA2_RX_Init>:

static void xDMA2_RX_Init()
{
 8001fe8:	b598      	push	{r3, r4, r7, lr}
 8001fea:	af00      	add	r7, sp, #0
	xDMA2_RX.Request = DMA_Configuration.Request.SPI2_RX;
 8001fec:	4a12      	ldr	r2, [pc, #72]	@ (8002038 <xDMA2_RX_Init+0x50>)
 8001fee:	4b13      	ldr	r3, [pc, #76]	@ (800203c <xDMA2_RX_Init+0x54>)
 8001ff0:	4614      	mov	r4, r2
 8001ff2:	3318      	adds	r3, #24
 8001ff4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001ff8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	xDMA2_RX.transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 8001ffc:	2240      	movs	r2, #64	@ 0x40
 8001ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8002038 <xDMA2_RX_Init+0x50>)
 8002000:	611a      	str	r2, [r3, #16]
	xDMA2_RX.circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8002002:	2200      	movs	r2, #0
 8002004:	4b0c      	ldr	r3, [pc, #48]	@ (8002038 <xDMA2_RX_Init+0x50>)
 8002006:	619a      	str	r2, [r3, #24]
	xDMA2_RX.flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 8002008:	2200      	movs	r2, #0
 800200a:	4b0b      	ldr	r3, [pc, #44]	@ (8002038 <xDMA2_RX_Init+0x50>)
 800200c:	60da      	str	r2, [r3, #12]
	xDMA2_RX.interrupts = DMA_Configuration.DMA_Interrupts.Disable;
 800200e:	2200      	movs	r2, #0
 8002010:	4b09      	ldr	r3, [pc, #36]	@ (8002038 <xDMA2_RX_Init+0x50>)
 8002012:	61da      	str	r2, [r3, #28]
	xDMA2_RX.peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8002014:	2300      	movs	r3, #0
 8002016:	b29a      	uxth	r2, r3
 8002018:	4b07      	ldr	r3, [pc, #28]	@ (8002038 <xDMA2_RX_Init+0x50>)
 800201a:	845a      	strh	r2, [r3, #34]	@ 0x22
	xDMA2_RX.memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 800201c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002020:	b29a      	uxth	r2, r3
 8002022:	4b05      	ldr	r3, [pc, #20]	@ (8002038 <xDMA2_RX_Init+0x50>)
 8002024:	841a      	strh	r2, [r3, #32]
	xDMA2_RX.priority_level = DMA_Configuration.Priority_Level.Very_high;
 8002026:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800202a:	4b03      	ldr	r3, [pc, #12]	@ (8002038 <xDMA2_RX_Init+0x50>)
 800202c:	615a      	str	r2, [r3, #20]
	DMA_Init(&xDMA2_RX);
 800202e:	4802      	ldr	r0, [pc, #8]	@ (8002038 <xDMA2_RX_Init+0x50>)
 8002030:	f7fe feae 	bl	8000d90 <DMA_Init>
}
 8002034:	bf00      	nop
 8002036:	bd98      	pop	{r3, r4, r7, pc}
 8002038:	20000148 	.word	0x20000148
 800203c:	0800380c 	.word	0x0800380c

08002040 <xDMA3_RX_Init>:

static void xDMA3_RX_Init()
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
	xDMA3_RX.Request = DMA_Configuration.Request.SPI3_RX;
 8002044:	4b11      	ldr	r3, [pc, #68]	@ (800208c <xDMA3_RX_Init+0x4c>)
 8002046:	4a12      	ldr	r2, [pc, #72]	@ (8002090 <xDMA3_RX_Init+0x50>)
 8002048:	ca07      	ldmia	r2, {r0, r1, r2}
 800204a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	xDMA3_RX.transfer_direction = DMA_Configuration.Transfer_Direction.Memory_to_peripheral;
 800204e:	2240      	movs	r2, #64	@ 0x40
 8002050:	4b0e      	ldr	r3, [pc, #56]	@ (800208c <xDMA3_RX_Init+0x4c>)
 8002052:	611a      	str	r2, [r3, #16]
	xDMA3_RX.circular_mode = DMA_Configuration.Circular_Mode.Disable;
 8002054:	2200      	movs	r2, #0
 8002056:	4b0d      	ldr	r3, [pc, #52]	@ (800208c <xDMA3_RX_Init+0x4c>)
 8002058:	619a      	str	r2, [r3, #24]
	xDMA3_RX.flow_control = DMA_Configuration.Flow_Control.DMA_Control;
 800205a:	2200      	movs	r2, #0
 800205c:	4b0b      	ldr	r3, [pc, #44]	@ (800208c <xDMA3_RX_Init+0x4c>)
 800205e:	60da      	str	r2, [r3, #12]
	xDMA3_RX.interrupts = DMA_Configuration.DMA_Interrupts.Disable;
 8002060:	2200      	movs	r2, #0
 8002062:	4b0a      	ldr	r3, [pc, #40]	@ (800208c <xDMA3_RX_Init+0x4c>)
 8002064:	61da      	str	r2, [r3, #28]
	xDMA3_RX.peripheral_pointer_increment = DMA_Configuration.Peripheral_Pointer_Increment.Disable;
 8002066:	2300      	movs	r3, #0
 8002068:	b29a      	uxth	r2, r3
 800206a:	4b08      	ldr	r3, [pc, #32]	@ (800208c <xDMA3_RX_Init+0x4c>)
 800206c:	845a      	strh	r2, [r3, #34]	@ 0x22
	xDMA3_RX.memory_pointer_increment = DMA_Configuration.Memory_Pointer_Increment.Enable;
 800206e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002072:	b29a      	uxth	r2, r3
 8002074:	4b05      	ldr	r3, [pc, #20]	@ (800208c <xDMA3_RX_Init+0x4c>)
 8002076:	841a      	strh	r2, [r3, #32]
	xDMA3_RX.priority_level = DMA_Configuration.Priority_Level.Very_high;
 8002078:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800207c:	4b03      	ldr	r3, [pc, #12]	@ (800208c <xDMA3_RX_Init+0x4c>)
 800207e:	615a      	str	r2, [r3, #20]
	DMA_Init(&xDMA3_RX);
 8002080:	4802      	ldr	r0, [pc, #8]	@ (800208c <xDMA3_RX_Init+0x4c>)
 8002082:	f7fe fe85 	bl	8000d90 <DMA_Init>
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	200001b8 	.word	0x200001b8
 8002090:	0800380c 	.word	0x0800380c

08002094 <SPI_Clock_Enable>:

int8_t SPI_Clock_Enable(SPI_Config *config)
{
 8002094:	b480      	push	{r7}
 8002096:	b085      	sub	sp, #20
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
	int8_t retval = 0;
 800209c:	2300      	movs	r3, #0
 800209e:	73fb      	strb	r3, [r7, #15]
	if(config ->Port == SPI1)RCC -> APB2ENR |= RCC_APB2ENR_SPI1EN;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a14      	ldr	r2, [pc, #80]	@ (80020f8 <SPI_Clock_Enable+0x64>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d105      	bne.n	80020b6 <SPI_Clock_Enable+0x22>
 80020aa:	4b14      	ldr	r3, [pc, #80]	@ (80020fc <SPI_Clock_Enable+0x68>)
 80020ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ae:	4a13      	ldr	r2, [pc, #76]	@ (80020fc <SPI_Clock_Enable+0x68>)
 80020b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020b4:	6453      	str	r3, [r2, #68]	@ 0x44
	if(config ->Port == SPI2)RCC -> APB1ENR |= RCC_APB1ENR_SPI2EN;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a11      	ldr	r2, [pc, #68]	@ (8002100 <SPI_Clock_Enable+0x6c>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d105      	bne.n	80020cc <SPI_Clock_Enable+0x38>
 80020c0:	4b0e      	ldr	r3, [pc, #56]	@ (80020fc <SPI_Clock_Enable+0x68>)
 80020c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c4:	4a0d      	ldr	r2, [pc, #52]	@ (80020fc <SPI_Clock_Enable+0x68>)
 80020c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020ca:	6413      	str	r3, [r2, #64]	@ 0x40
	if(config ->Port == SPI3)RCC -> APB1ENR |= RCC_APB1ENR_SPI3EN;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a0c      	ldr	r2, [pc, #48]	@ (8002104 <SPI_Clock_Enable+0x70>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d106      	bne.n	80020e4 <SPI_Clock_Enable+0x50>
 80020d6:	4b09      	ldr	r3, [pc, #36]	@ (80020fc <SPI_Clock_Enable+0x68>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	4a08      	ldr	r2, [pc, #32]	@ (80020fc <SPI_Clock_Enable+0x68>)
 80020dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020e2:	e001      	b.n	80020e8 <SPI_Clock_Enable+0x54>
	else
		retval = -1;
 80020e4:	23ff      	movs	r3, #255	@ 0xff
 80020e6:	73fb      	strb	r3, [r7, #15]
	return retval;
 80020e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	40013000 	.word	0x40013000
 80020fc:	40023800 	.word	0x40023800
 8002100:	40003800 	.word	0x40003800
 8002104:	40003c00 	.word	0x40003c00

08002108 <SPI_Pin_Init>:
	return retval;
}


static void SPI_Pin_Init(SPI_Config *config)
{
 8002108:	b590      	push	{r4, r7, lr}
 800210a:	b087      	sub	sp, #28
 800210c:	af04      	add	r7, sp, #16
 800210e:	6078      	str	r0, [r7, #4]
	if(config -> Port == SPI1)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4aa2      	ldr	r2, [pc, #648]	@ (80023a0 <SPI_Pin_Init+0x298>)
 8002116:	4293      	cmp	r3, r2
 8002118:	f040 816c 	bne.w	80023f4 <SPI_Pin_Init+0x2ec>
	{
		if((config->mode == SPI_Configurations.Mode.Full_Duplex_Master) || (config->mode == SPI_Configurations.Mode.Full_Duplex_Slave))
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	89db      	ldrh	r3, [r3, #14]
 8002120:	220b      	movs	r2, #11
 8002122:	4293      	cmp	r3, r2
 8002124:	d004      	beq.n	8002130 <SPI_Pin_Init+0x28>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	89db      	ldrh	r3, [r3, #14]
 800212a:	220c      	movs	r2, #12
 800212c:	4293      	cmp	r3, r2
 800212e:	d17d      	bne.n	800222c <SPI_Pin_Init+0x124>
		{
			if(config->clock_pin == SPI_Configurations.Pin._SPI1_.CLK1.PA5) GPIO_Pin_Init(GPIOA, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	791b      	ldrb	r3, [r3, #4]
 8002134:	220f      	movs	r2, #15
 8002136:	4293      	cmp	r3, r2
 8002138:	d10e      	bne.n	8002158 <SPI_Pin_Init+0x50>
 800213a:	2002      	movs	r0, #2
 800213c:	2400      	movs	r4, #0
 800213e:	2303      	movs	r3, #3
 8002140:	2200      	movs	r2, #0
 8002142:	2105      	movs	r1, #5
 8002144:	9102      	str	r1, [sp, #8]
 8002146:	9201      	str	r2, [sp, #4]
 8002148:	9300      	str	r3, [sp, #0]
 800214a:	4623      	mov	r3, r4
 800214c:	4602      	mov	r2, r0
 800214e:	2105      	movs	r1, #5
 8002150:	4894      	ldr	r0, [pc, #592]	@ (80023a4 <SPI_Pin_Init+0x29c>)
 8002152:	f7ff fe1d 	bl	8001d90 <GPIO_Pin_Init>
 8002156:	e012      	b.n	800217e <SPI_Pin_Init+0x76>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI1_.CLK1.PB3) GPIO_Pin_Init(GPIOB, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	791b      	ldrb	r3, [r3, #4]
 800215c:	2221      	movs	r2, #33	@ 0x21
 800215e:	4293      	cmp	r3, r2
 8002160:	d10d      	bne.n	800217e <SPI_Pin_Init+0x76>
 8002162:	2002      	movs	r0, #2
 8002164:	2400      	movs	r4, #0
 8002166:	2303      	movs	r3, #3
 8002168:	2200      	movs	r2, #0
 800216a:	2105      	movs	r1, #5
 800216c:	9102      	str	r1, [sp, #8]
 800216e:	9201      	str	r2, [sp, #4]
 8002170:	9300      	str	r3, [sp, #0]
 8002172:	4623      	mov	r3, r4
 8002174:	4602      	mov	r2, r0
 8002176:	2103      	movs	r1, #3
 8002178:	488b      	ldr	r0, [pc, #556]	@ (80023a8 <SPI_Pin_Init+0x2a0>)
 800217a:	f7ff fe09 	bl	8001d90 <GPIO_Pin_Init>

			if(config->miso_pin == SPI_Configurations.Pin._SPI1_.MISO1.PA6) GPIO_Pin_Init(GPIOA, 6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	799b      	ldrb	r3, [r3, #6]
 8002182:	2210      	movs	r2, #16
 8002184:	4293      	cmp	r3, r2
 8002186:	d10e      	bne.n	80021a6 <SPI_Pin_Init+0x9e>
 8002188:	2002      	movs	r0, #2
 800218a:	2400      	movs	r4, #0
 800218c:	2303      	movs	r3, #3
 800218e:	2200      	movs	r2, #0
 8002190:	2105      	movs	r1, #5
 8002192:	9102      	str	r1, [sp, #8]
 8002194:	9201      	str	r2, [sp, #4]
 8002196:	9300      	str	r3, [sp, #0]
 8002198:	4623      	mov	r3, r4
 800219a:	4602      	mov	r2, r0
 800219c:	2106      	movs	r1, #6
 800219e:	4881      	ldr	r0, [pc, #516]	@ (80023a4 <SPI_Pin_Init+0x29c>)
 80021a0:	f7ff fdf6 	bl	8001d90 <GPIO_Pin_Init>
 80021a4:	e012      	b.n	80021cc <SPI_Pin_Init+0xc4>
			else if(config->miso_pin == SPI_Configurations.Pin._SPI1_.MISO1.PB4) GPIO_Pin_Init(GPIOB, 4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	799b      	ldrb	r3, [r3, #6]
 80021aa:	2222      	movs	r2, #34	@ 0x22
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d10d      	bne.n	80021cc <SPI_Pin_Init+0xc4>
 80021b0:	2002      	movs	r0, #2
 80021b2:	2400      	movs	r4, #0
 80021b4:	2303      	movs	r3, #3
 80021b6:	2200      	movs	r2, #0
 80021b8:	2105      	movs	r1, #5
 80021ba:	9102      	str	r1, [sp, #8]
 80021bc:	9201      	str	r2, [sp, #4]
 80021be:	9300      	str	r3, [sp, #0]
 80021c0:	4623      	mov	r3, r4
 80021c2:	4602      	mov	r2, r0
 80021c4:	2104      	movs	r1, #4
 80021c6:	4878      	ldr	r0, [pc, #480]	@ (80023a8 <SPI_Pin_Init+0x2a0>)
 80021c8:	f7ff fde2 	bl	8001d90 <GPIO_Pin_Init>

			if(config->mosi_pin == SPI_Configurations.Pin._SPI1_.MOSI1.PA7) GPIO_Pin_Init(GPIOA, 7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	795b      	ldrb	r3, [r3, #5]
 80021d0:	2211      	movs	r2, #17
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d10e      	bne.n	80021f4 <SPI_Pin_Init+0xec>
 80021d6:	2002      	movs	r0, #2
 80021d8:	2400      	movs	r4, #0
 80021da:	2303      	movs	r3, #3
 80021dc:	2200      	movs	r2, #0
 80021de:	2105      	movs	r1, #5
 80021e0:	9102      	str	r1, [sp, #8]
 80021e2:	9201      	str	r2, [sp, #4]
 80021e4:	9300      	str	r3, [sp, #0]
 80021e6:	4623      	mov	r3, r4
 80021e8:	4602      	mov	r2, r0
 80021ea:	2107      	movs	r1, #7
 80021ec:	486d      	ldr	r0, [pc, #436]	@ (80023a4 <SPI_Pin_Init+0x29c>)
 80021ee:	f7ff fdcf 	bl	8001d90 <GPIO_Pin_Init>
 80021f2:	e012      	b.n	800221a <SPI_Pin_Init+0x112>
			else if(config->mosi_pin == SPI_Configurations.Pin._SPI1_.MOSI1.PB5) GPIO_Pin_Init(GPIOB, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	795b      	ldrb	r3, [r3, #5]
 80021f8:	2223      	movs	r2, #35	@ 0x23
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d10d      	bne.n	800221a <SPI_Pin_Init+0x112>
 80021fe:	2002      	movs	r0, #2
 8002200:	2400      	movs	r4, #0
 8002202:	2303      	movs	r3, #3
 8002204:	2200      	movs	r2, #0
 8002206:	2105      	movs	r1, #5
 8002208:	9102      	str	r1, [sp, #8]
 800220a:	9201      	str	r2, [sp, #4]
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	4623      	mov	r3, r4
 8002210:	4602      	mov	r2, r0
 8002212:	2105      	movs	r1, #5
 8002214:	4864      	ldr	r0, [pc, #400]	@ (80023a8 <SPI_Pin_Init+0x2a0>)
 8002216:	f7ff fdbb 	bl	8001d90 <GPIO_Pin_Init>

			config->Port -> CR1 &= ~SPI_CR1_BIDIMODE;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	e3b9      	b.n	80029a0 <SPI_Pin_Init+0x898>
		}
		else if((config->mode == SPI_Configurations.Mode.Half_Duplex_Master) || (config->mode == SPI_Configurations.Mode.TX_Only_Master) || (config->mode == SPI_Configurations.Mode.RX_Only_Slave))
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	89db      	ldrh	r3, [r3, #14]
 8002230:	220d      	movs	r2, #13
 8002232:	4293      	cmp	r3, r2
 8002234:	d009      	beq.n	800224a <SPI_Pin_Init+0x142>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	89db      	ldrh	r3, [r3, #14]
 800223a:	2211      	movs	r2, #17
 800223c:	4293      	cmp	r3, r2
 800223e:	d004      	beq.n	800224a <SPI_Pin_Init+0x142>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	89db      	ldrh	r3, [r3, #14]
 8002244:	2210      	movs	r2, #16
 8002246:	4293      	cmp	r3, r2
 8002248:	d15e      	bne.n	8002308 <SPI_Pin_Init+0x200>
		{
			if(config->clock_pin == SPI_Configurations.Pin._SPI1_.CLK1.PA5) GPIO_Pin_Init(GPIOA, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	791b      	ldrb	r3, [r3, #4]
 800224e:	220f      	movs	r2, #15
 8002250:	4293      	cmp	r3, r2
 8002252:	d10e      	bne.n	8002272 <SPI_Pin_Init+0x16a>
 8002254:	2002      	movs	r0, #2
 8002256:	2400      	movs	r4, #0
 8002258:	2303      	movs	r3, #3
 800225a:	2200      	movs	r2, #0
 800225c:	2105      	movs	r1, #5
 800225e:	9102      	str	r1, [sp, #8]
 8002260:	9201      	str	r2, [sp, #4]
 8002262:	9300      	str	r3, [sp, #0]
 8002264:	4623      	mov	r3, r4
 8002266:	4602      	mov	r2, r0
 8002268:	2105      	movs	r1, #5
 800226a:	484e      	ldr	r0, [pc, #312]	@ (80023a4 <SPI_Pin_Init+0x29c>)
 800226c:	f7ff fd90 	bl	8001d90 <GPIO_Pin_Init>
 8002270:	e012      	b.n	8002298 <SPI_Pin_Init+0x190>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI1_.CLK1.PB3) GPIO_Pin_Init(GPIOB, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	791b      	ldrb	r3, [r3, #4]
 8002276:	2221      	movs	r2, #33	@ 0x21
 8002278:	4293      	cmp	r3, r2
 800227a:	d10d      	bne.n	8002298 <SPI_Pin_Init+0x190>
 800227c:	2002      	movs	r0, #2
 800227e:	2400      	movs	r4, #0
 8002280:	2303      	movs	r3, #3
 8002282:	2200      	movs	r2, #0
 8002284:	2105      	movs	r1, #5
 8002286:	9102      	str	r1, [sp, #8]
 8002288:	9201      	str	r2, [sp, #4]
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	4623      	mov	r3, r4
 800228e:	4602      	mov	r2, r0
 8002290:	2103      	movs	r1, #3
 8002292:	4845      	ldr	r0, [pc, #276]	@ (80023a8 <SPI_Pin_Init+0x2a0>)
 8002294:	f7ff fd7c 	bl	8001d90 <GPIO_Pin_Init>

			if(config->mosi_pin == SPI_Configurations.Pin._SPI1_.MOSI1.PA7) GPIO_Pin_Init(GPIOA, 7, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	795b      	ldrb	r3, [r3, #5]
 800229c:	2211      	movs	r2, #17
 800229e:	4293      	cmp	r3, r2
 80022a0:	d10e      	bne.n	80022c0 <SPI_Pin_Init+0x1b8>
 80022a2:	2002      	movs	r0, #2
 80022a4:	2400      	movs	r4, #0
 80022a6:	2303      	movs	r3, #3
 80022a8:	2200      	movs	r2, #0
 80022aa:	2105      	movs	r1, #5
 80022ac:	9102      	str	r1, [sp, #8]
 80022ae:	9201      	str	r2, [sp, #4]
 80022b0:	9300      	str	r3, [sp, #0]
 80022b2:	4623      	mov	r3, r4
 80022b4:	4602      	mov	r2, r0
 80022b6:	2107      	movs	r1, #7
 80022b8:	483a      	ldr	r0, [pc, #232]	@ (80023a4 <SPI_Pin_Init+0x29c>)
 80022ba:	f7ff fd69 	bl	8001d90 <GPIO_Pin_Init>
 80022be:	e012      	b.n	80022e6 <SPI_Pin_Init+0x1de>
			else if(config->mosi_pin == SPI_Configurations.Pin._SPI1_.MOSI1.PB5) GPIO_Pin_Init(GPIOB, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	795b      	ldrb	r3, [r3, #5]
 80022c4:	2223      	movs	r2, #35	@ 0x23
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d10d      	bne.n	80022e6 <SPI_Pin_Init+0x1de>
 80022ca:	2002      	movs	r0, #2
 80022cc:	2400      	movs	r4, #0
 80022ce:	2303      	movs	r3, #3
 80022d0:	2200      	movs	r2, #0
 80022d2:	2105      	movs	r1, #5
 80022d4:	9102      	str	r1, [sp, #8]
 80022d6:	9201      	str	r2, [sp, #4]
 80022d8:	9300      	str	r3, [sp, #0]
 80022da:	4623      	mov	r3, r4
 80022dc:	4602      	mov	r2, r0
 80022de:	2105      	movs	r1, #5
 80022e0:	4831      	ldr	r0, [pc, #196]	@ (80023a8 <SPI_Pin_Init+0x2a0>)
 80022e2:	f7ff fd55 	bl	8001d90 <GPIO_Pin_Init>

			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80022f4:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 |= SPI_CR1_BIDIOE;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002304:	601a      	str	r2, [r3, #0]
 8002306:	e34b      	b.n	80029a0 <SPI_Pin_Init+0x898>
		}
		else if((config->mode == SPI_Configurations.Mode.Half_Duplex_Slave) || (config->mode == SPI_Configurations.Mode.RX_Only_Master) || (config->mode == SPI_Configurations.Mode.TX_Only_Slave))
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	89db      	ldrh	r3, [r3, #14]
 800230c:	220e      	movs	r2, #14
 800230e:	4293      	cmp	r3, r2
 8002310:	d00a      	beq.n	8002328 <SPI_Pin_Init+0x220>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	89db      	ldrh	r3, [r3, #14]
 8002316:	220f      	movs	r2, #15
 8002318:	4293      	cmp	r3, r2
 800231a:	d005      	beq.n	8002328 <SPI_Pin_Init+0x220>
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	89db      	ldrh	r3, [r3, #14]
 8002320:	2212      	movs	r2, #18
 8002322:	4293      	cmp	r3, r2
 8002324:	f040 833c 	bne.w	80029a0 <SPI_Pin_Init+0x898>
		{
			if(config->clock_pin == SPI_Configurations.Pin._SPI1_.CLK1.PA5) GPIO_Pin_Init(GPIOA, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	791b      	ldrb	r3, [r3, #4]
 800232c:	220f      	movs	r2, #15
 800232e:	4293      	cmp	r3, r2
 8002330:	d10e      	bne.n	8002350 <SPI_Pin_Init+0x248>
 8002332:	2002      	movs	r0, #2
 8002334:	2400      	movs	r4, #0
 8002336:	2303      	movs	r3, #3
 8002338:	2200      	movs	r2, #0
 800233a:	2105      	movs	r1, #5
 800233c:	9102      	str	r1, [sp, #8]
 800233e:	9201      	str	r2, [sp, #4]
 8002340:	9300      	str	r3, [sp, #0]
 8002342:	4623      	mov	r3, r4
 8002344:	4602      	mov	r2, r0
 8002346:	2105      	movs	r1, #5
 8002348:	4816      	ldr	r0, [pc, #88]	@ (80023a4 <SPI_Pin_Init+0x29c>)
 800234a:	f7ff fd21 	bl	8001d90 <GPIO_Pin_Init>
 800234e:	e012      	b.n	8002376 <SPI_Pin_Init+0x26e>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI1_.CLK1.PB3) GPIO_Pin_Init(GPIOB, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	791b      	ldrb	r3, [r3, #4]
 8002354:	2221      	movs	r2, #33	@ 0x21
 8002356:	4293      	cmp	r3, r2
 8002358:	d10d      	bne.n	8002376 <SPI_Pin_Init+0x26e>
 800235a:	2002      	movs	r0, #2
 800235c:	2400      	movs	r4, #0
 800235e:	2303      	movs	r3, #3
 8002360:	2200      	movs	r2, #0
 8002362:	2105      	movs	r1, #5
 8002364:	9102      	str	r1, [sp, #8]
 8002366:	9201      	str	r2, [sp, #4]
 8002368:	9300      	str	r3, [sp, #0]
 800236a:	4623      	mov	r3, r4
 800236c:	4602      	mov	r2, r0
 800236e:	2103      	movs	r1, #3
 8002370:	480d      	ldr	r0, [pc, #52]	@ (80023a8 <SPI_Pin_Init+0x2a0>)
 8002372:	f7ff fd0d 	bl	8001d90 <GPIO_Pin_Init>

			if(config->miso_pin == SPI_Configurations.Pin._SPI1_.MISO1.PA6) GPIO_Pin_Init(GPIOA, 6, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	799b      	ldrb	r3, [r3, #6]
 800237a:	2210      	movs	r2, #16
 800237c:	4293      	cmp	r3, r2
 800237e:	d115      	bne.n	80023ac <SPI_Pin_Init+0x2a4>
 8002380:	2002      	movs	r0, #2
 8002382:	2400      	movs	r4, #0
 8002384:	2303      	movs	r3, #3
 8002386:	2200      	movs	r2, #0
 8002388:	2105      	movs	r1, #5
 800238a:	9102      	str	r1, [sp, #8]
 800238c:	9201      	str	r2, [sp, #4]
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	4623      	mov	r3, r4
 8002392:	4602      	mov	r2, r0
 8002394:	2106      	movs	r1, #6
 8002396:	4803      	ldr	r0, [pc, #12]	@ (80023a4 <SPI_Pin_Init+0x29c>)
 8002398:	f7ff fcfa 	bl	8001d90 <GPIO_Pin_Init>
 800239c:	e019      	b.n	80023d2 <SPI_Pin_Init+0x2ca>
 800239e:	bf00      	nop
 80023a0:	40013000 	.word	0x40013000
 80023a4:	40020000 	.word	0x40020000
 80023a8:	40020400 	.word	0x40020400
			else if(config->miso_pin == SPI_Configurations.Pin._SPI1_.MISO1.PB4) GPIO_Pin_Init(GPIOB, 4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_1);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	799b      	ldrb	r3, [r3, #6]
 80023b0:	2222      	movs	r2, #34	@ 0x22
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d10d      	bne.n	80023d2 <SPI_Pin_Init+0x2ca>
 80023b6:	2002      	movs	r0, #2
 80023b8:	2400      	movs	r4, #0
 80023ba:	2303      	movs	r3, #3
 80023bc:	2200      	movs	r2, #0
 80023be:	2105      	movs	r1, #5
 80023c0:	9102      	str	r1, [sp, #8]
 80023c2:	9201      	str	r2, [sp, #4]
 80023c4:	9300      	str	r3, [sp, #0]
 80023c6:	4623      	mov	r3, r4
 80023c8:	4602      	mov	r2, r0
 80023ca:	2104      	movs	r1, #4
 80023cc:	489f      	ldr	r0, [pc, #636]	@ (800264c <SPI_Pin_Init+0x544>)
 80023ce:	f7ff fcdf 	bl	8001d90 <GPIO_Pin_Init>

			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80023e0:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 &= ~SPI_CR1_BIDIOE;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80023f0:	601a      	str	r2, [r3, #0]

			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
			config->Port -> CR1 &= ~SPI_CR1_BIDIOE;
		}
	}
}
 80023f2:	e2d5      	b.n	80029a0 <SPI_Pin_Init+0x898>
	else if(config -> Port == SPI2)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a95      	ldr	r2, [pc, #596]	@ (8002650 <SPI_Pin_Init+0x548>)
 80023fa:	4293      	cmp	r3, r2
 80023fc:	f040 8151 	bne.w	80026a2 <SPI_Pin_Init+0x59a>
		if((config->mode == SPI_Configurations.Mode.Full_Duplex_Master) || (config->mode == SPI_Configurations.Mode.Full_Duplex_Slave))
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	89db      	ldrh	r3, [r3, #14]
 8002404:	220b      	movs	r2, #11
 8002406:	4293      	cmp	r3, r2
 8002408:	d005      	beq.n	8002416 <SPI_Pin_Init+0x30e>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	89db      	ldrh	r3, [r3, #14]
 800240e:	220c      	movs	r2, #12
 8002410:	4293      	cmp	r3, r2
 8002412:	f040 8084 	bne.w	800251e <SPI_Pin_Init+0x416>
			if(config->clock_pin == SPI_Configurations.Pin._SPI2_.CLK2.PB10) GPIO_Pin_Init(GPIOB, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	791b      	ldrb	r3, [r3, #4]
 800241a:	461a      	mov	r2, r3
 800241c:	2313      	movs	r3, #19
 800241e:	429a      	cmp	r2, r3
 8002420:	d10e      	bne.n	8002440 <SPI_Pin_Init+0x338>
 8002422:	2002      	movs	r0, #2
 8002424:	2400      	movs	r4, #0
 8002426:	2303      	movs	r3, #3
 8002428:	2200      	movs	r2, #0
 800242a:	2105      	movs	r1, #5
 800242c:	9102      	str	r1, [sp, #8]
 800242e:	9201      	str	r2, [sp, #4]
 8002430:	9300      	str	r3, [sp, #0]
 8002432:	4623      	mov	r3, r4
 8002434:	4602      	mov	r2, r0
 8002436:	210a      	movs	r1, #10
 8002438:	4884      	ldr	r0, [pc, #528]	@ (800264c <SPI_Pin_Init+0x544>)
 800243a:	f7ff fca9 	bl	8001d90 <GPIO_Pin_Init>
 800243e:	e013      	b.n	8002468 <SPI_Pin_Init+0x360>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI2_.CLK2.PB13) GPIO_Pin_Init(GPIOB, 13, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	791b      	ldrb	r3, [r3, #4]
 8002444:	461a      	mov	r2, r3
 8002446:	2317      	movs	r3, #23
 8002448:	429a      	cmp	r2, r3
 800244a:	d10d      	bne.n	8002468 <SPI_Pin_Init+0x360>
 800244c:	2002      	movs	r0, #2
 800244e:	2400      	movs	r4, #0
 8002450:	2303      	movs	r3, #3
 8002452:	2200      	movs	r2, #0
 8002454:	2105      	movs	r1, #5
 8002456:	9102      	str	r1, [sp, #8]
 8002458:	9201      	str	r2, [sp, #4]
 800245a:	9300      	str	r3, [sp, #0]
 800245c:	4623      	mov	r3, r4
 800245e:	4602      	mov	r2, r0
 8002460:	210d      	movs	r1, #13
 8002462:	487a      	ldr	r0, [pc, #488]	@ (800264c <SPI_Pin_Init+0x544>)
 8002464:	f7ff fc94 	bl	8001d90 <GPIO_Pin_Init>
			if(config->miso_pin == SPI_Configurations.Pin._SPI2_.MISO2.PB14) GPIO_Pin_Init(GPIOB, 14, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	799b      	ldrb	r3, [r3, #6]
 800246c:	461a      	mov	r2, r3
 800246e:	231b      	movs	r3, #27
 8002470:	429a      	cmp	r2, r3
 8002472:	d10e      	bne.n	8002492 <SPI_Pin_Init+0x38a>
 8002474:	2002      	movs	r0, #2
 8002476:	2400      	movs	r4, #0
 8002478:	2303      	movs	r3, #3
 800247a:	2200      	movs	r2, #0
 800247c:	2105      	movs	r1, #5
 800247e:	9102      	str	r1, [sp, #8]
 8002480:	9201      	str	r2, [sp, #4]
 8002482:	9300      	str	r3, [sp, #0]
 8002484:	4623      	mov	r3, r4
 8002486:	4602      	mov	r2, r0
 8002488:	210e      	movs	r1, #14
 800248a:	4870      	ldr	r0, [pc, #448]	@ (800264c <SPI_Pin_Init+0x544>)
 800248c:	f7ff fc80 	bl	8001d90 <GPIO_Pin_Init>
 8002490:	e013      	b.n	80024ba <SPI_Pin_Init+0x3b2>
			else if(config->miso_pin == SPI_Configurations.Pin._SPI2_.MISO2.PC2) GPIO_Pin_Init(GPIOC, 2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	799b      	ldrb	r3, [r3, #6]
 8002496:	461a      	mov	r2, r3
 8002498:	2320      	movs	r3, #32
 800249a:	429a      	cmp	r2, r3
 800249c:	d10d      	bne.n	80024ba <SPI_Pin_Init+0x3b2>
 800249e:	2002      	movs	r0, #2
 80024a0:	2400      	movs	r4, #0
 80024a2:	2303      	movs	r3, #3
 80024a4:	2200      	movs	r2, #0
 80024a6:	2105      	movs	r1, #5
 80024a8:	9102      	str	r1, [sp, #8]
 80024aa:	9201      	str	r2, [sp, #4]
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	4623      	mov	r3, r4
 80024b0:	4602      	mov	r2, r0
 80024b2:	2102      	movs	r1, #2
 80024b4:	4867      	ldr	r0, [pc, #412]	@ (8002654 <SPI_Pin_Init+0x54c>)
 80024b6:	f7ff fc6b 	bl	8001d90 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI_Configurations.Pin._SPI2_.MOSI2.PB15) GPIO_Pin_Init(GPIOB, 15, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	795b      	ldrb	r3, [r3, #5]
 80024be:	461a      	mov	r2, r3
 80024c0:	231d      	movs	r3, #29
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d10e      	bne.n	80024e4 <SPI_Pin_Init+0x3dc>
 80024c6:	2002      	movs	r0, #2
 80024c8:	2400      	movs	r4, #0
 80024ca:	2303      	movs	r3, #3
 80024cc:	2200      	movs	r2, #0
 80024ce:	2105      	movs	r1, #5
 80024d0:	9102      	str	r1, [sp, #8]
 80024d2:	9201      	str	r2, [sp, #4]
 80024d4:	9300      	str	r3, [sp, #0]
 80024d6:	4623      	mov	r3, r4
 80024d8:	4602      	mov	r2, r0
 80024da:	210f      	movs	r1, #15
 80024dc:	485b      	ldr	r0, [pc, #364]	@ (800264c <SPI_Pin_Init+0x544>)
 80024de:	f7ff fc57 	bl	8001d90 <GPIO_Pin_Init>
 80024e2:	e013      	b.n	800250c <SPI_Pin_Init+0x404>
			else if(config->mosi_pin == SPI_Configurations.Pin._SPI2_.MOSI2.PC3) GPIO_Pin_Init(GPIOC, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	795b      	ldrb	r3, [r3, #5]
 80024e8:	461a      	mov	r2, r3
 80024ea:	2311      	movs	r3, #17
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d10d      	bne.n	800250c <SPI_Pin_Init+0x404>
 80024f0:	2002      	movs	r0, #2
 80024f2:	2400      	movs	r4, #0
 80024f4:	2303      	movs	r3, #3
 80024f6:	2200      	movs	r2, #0
 80024f8:	2105      	movs	r1, #5
 80024fa:	9102      	str	r1, [sp, #8]
 80024fc:	9201      	str	r2, [sp, #4]
 80024fe:	9300      	str	r3, [sp, #0]
 8002500:	4623      	mov	r3, r4
 8002502:	4602      	mov	r2, r0
 8002504:	2103      	movs	r1, #3
 8002506:	4853      	ldr	r0, [pc, #332]	@ (8002654 <SPI_Pin_Init+0x54c>)
 8002508:	f7ff fc42 	bl	8001d90 <GPIO_Pin_Init>
			config->Port -> CR1 &= ~SPI_CR1_BIDIMODE;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800251a:	601a      	str	r2, [r3, #0]
 800251c:	e240      	b.n	80029a0 <SPI_Pin_Init+0x898>
		else if((config->mode == SPI_Configurations.Mode.Half_Duplex_Master) || (config->mode == SPI_Configurations.Mode.TX_Only_Master) || (config->mode == SPI_Configurations.Mode.RX_Only_Slave))
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	89db      	ldrh	r3, [r3, #14]
 8002522:	220d      	movs	r2, #13
 8002524:	4293      	cmp	r3, r2
 8002526:	d009      	beq.n	800253c <SPI_Pin_Init+0x434>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	89db      	ldrh	r3, [r3, #14]
 800252c:	2211      	movs	r2, #17
 800252e:	4293      	cmp	r3, r2
 8002530:	d004      	beq.n	800253c <SPI_Pin_Init+0x434>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	89db      	ldrh	r3, [r3, #14]
 8002536:	2210      	movs	r2, #16
 8002538:	4293      	cmp	r3, r2
 800253a:	d139      	bne.n	80025b0 <SPI_Pin_Init+0x4a8>
			if(config->clock_pin == SPI_Configurations.Pin._SPI2_.CLK2.PB10) GPIO_Pin_Init(GPIOB, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	791b      	ldrb	r3, [r3, #4]
 8002540:	461a      	mov	r2, r3
 8002542:	2313      	movs	r3, #19
 8002544:	429a      	cmp	r2, r3
 8002546:	d10e      	bne.n	8002566 <SPI_Pin_Init+0x45e>
 8002548:	2002      	movs	r0, #2
 800254a:	2400      	movs	r4, #0
 800254c:	2303      	movs	r3, #3
 800254e:	2200      	movs	r2, #0
 8002550:	2105      	movs	r1, #5
 8002552:	9102      	str	r1, [sp, #8]
 8002554:	9201      	str	r2, [sp, #4]
 8002556:	9300      	str	r3, [sp, #0]
 8002558:	4623      	mov	r3, r4
 800255a:	4602      	mov	r2, r0
 800255c:	210a      	movs	r1, #10
 800255e:	483b      	ldr	r0, [pc, #236]	@ (800264c <SPI_Pin_Init+0x544>)
 8002560:	f7ff fc16 	bl	8001d90 <GPIO_Pin_Init>
 8002564:	e013      	b.n	800258e <SPI_Pin_Init+0x486>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI2_.CLK2.PB13) GPIO_Pin_Init(GPIOB, 13, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	791b      	ldrb	r3, [r3, #4]
 800256a:	461a      	mov	r2, r3
 800256c:	2317      	movs	r3, #23
 800256e:	429a      	cmp	r2, r3
 8002570:	d10d      	bne.n	800258e <SPI_Pin_Init+0x486>
 8002572:	2002      	movs	r0, #2
 8002574:	2400      	movs	r4, #0
 8002576:	2303      	movs	r3, #3
 8002578:	2200      	movs	r2, #0
 800257a:	2105      	movs	r1, #5
 800257c:	9102      	str	r1, [sp, #8]
 800257e:	9201      	str	r2, [sp, #4]
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	4623      	mov	r3, r4
 8002584:	4602      	mov	r2, r0
 8002586:	210d      	movs	r1, #13
 8002588:	4830      	ldr	r0, [pc, #192]	@ (800264c <SPI_Pin_Init+0x544>)
 800258a:	f7ff fc01 	bl	8001d90 <GPIO_Pin_Init>
			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800259c:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 |= SPI_CR1_BIDIOE;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80025ac:	601a      	str	r2, [r3, #0]
 80025ae:	e1f7      	b.n	80029a0 <SPI_Pin_Init+0x898>
		else if((config->mode == SPI_Configurations.Mode.Half_Duplex_Slave) || (config->mode == SPI_Configurations.Mode.RX_Only_Master) || (config->mode == SPI_Configurations.Mode.TX_Only_Slave))
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	89db      	ldrh	r3, [r3, #14]
 80025b4:	220e      	movs	r2, #14
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d00a      	beq.n	80025d0 <SPI_Pin_Init+0x4c8>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	89db      	ldrh	r3, [r3, #14]
 80025be:	220f      	movs	r2, #15
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d005      	beq.n	80025d0 <SPI_Pin_Init+0x4c8>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	89db      	ldrh	r3, [r3, #14]
 80025c8:	2212      	movs	r2, #18
 80025ca:	4293      	cmp	r3, r2
 80025cc:	f040 81e8 	bne.w	80029a0 <SPI_Pin_Init+0x898>
			if(config->clock_pin == SPI_Configurations.Pin._SPI2_.CLK2.PB10) GPIO_Pin_Init(GPIOB, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	791b      	ldrb	r3, [r3, #4]
 80025d4:	461a      	mov	r2, r3
 80025d6:	2313      	movs	r3, #19
 80025d8:	429a      	cmp	r2, r3
 80025da:	d10e      	bne.n	80025fa <SPI_Pin_Init+0x4f2>
 80025dc:	2002      	movs	r0, #2
 80025de:	2400      	movs	r4, #0
 80025e0:	2303      	movs	r3, #3
 80025e2:	2200      	movs	r2, #0
 80025e4:	2105      	movs	r1, #5
 80025e6:	9102      	str	r1, [sp, #8]
 80025e8:	9201      	str	r2, [sp, #4]
 80025ea:	9300      	str	r3, [sp, #0]
 80025ec:	4623      	mov	r3, r4
 80025ee:	4602      	mov	r2, r0
 80025f0:	210a      	movs	r1, #10
 80025f2:	4816      	ldr	r0, [pc, #88]	@ (800264c <SPI_Pin_Init+0x544>)
 80025f4:	f7ff fbcc 	bl	8001d90 <GPIO_Pin_Init>
 80025f8:	e013      	b.n	8002622 <SPI_Pin_Init+0x51a>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI2_.CLK2.PB13) GPIO_Pin_Init(GPIOB, 13, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	791b      	ldrb	r3, [r3, #4]
 80025fe:	461a      	mov	r2, r3
 8002600:	2317      	movs	r3, #23
 8002602:	429a      	cmp	r2, r3
 8002604:	d10d      	bne.n	8002622 <SPI_Pin_Init+0x51a>
 8002606:	2002      	movs	r0, #2
 8002608:	2400      	movs	r4, #0
 800260a:	2303      	movs	r3, #3
 800260c:	2200      	movs	r2, #0
 800260e:	2105      	movs	r1, #5
 8002610:	9102      	str	r1, [sp, #8]
 8002612:	9201      	str	r2, [sp, #4]
 8002614:	9300      	str	r3, [sp, #0]
 8002616:	4623      	mov	r3, r4
 8002618:	4602      	mov	r2, r0
 800261a:	210d      	movs	r1, #13
 800261c:	480b      	ldr	r0, [pc, #44]	@ (800264c <SPI_Pin_Init+0x544>)
 800261e:	f7ff fbb7 	bl	8001d90 <GPIO_Pin_Init>
			if(config->miso_pin == SPI_Configurations.Pin._SPI2_.MISO2.PB14) GPIO_Pin_Init(GPIOB, 14, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	799b      	ldrb	r3, [r3, #6]
 8002626:	461a      	mov	r2, r3
 8002628:	231b      	movs	r3, #27
 800262a:	429a      	cmp	r2, r3
 800262c:	d114      	bne.n	8002658 <SPI_Pin_Init+0x550>
 800262e:	2002      	movs	r0, #2
 8002630:	2400      	movs	r4, #0
 8002632:	2303      	movs	r3, #3
 8002634:	2200      	movs	r2, #0
 8002636:	2105      	movs	r1, #5
 8002638:	9102      	str	r1, [sp, #8]
 800263a:	9201      	str	r2, [sp, #4]
 800263c:	9300      	str	r3, [sp, #0]
 800263e:	4623      	mov	r3, r4
 8002640:	4602      	mov	r2, r0
 8002642:	210e      	movs	r1, #14
 8002644:	4801      	ldr	r0, [pc, #4]	@ (800264c <SPI_Pin_Init+0x544>)
 8002646:	f7ff fba3 	bl	8001d90 <GPIO_Pin_Init>
 800264a:	e019      	b.n	8002680 <SPI_Pin_Init+0x578>
 800264c:	40020400 	.word	0x40020400
 8002650:	40003800 	.word	0x40003800
 8002654:	40020800 	.word	0x40020800
			else if(config->miso_pin == SPI_Configurations.Pin._SPI2_.MISO2.PC2) GPIO_Pin_Init(GPIOC, 2, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_2);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	799b      	ldrb	r3, [r3, #6]
 800265c:	461a      	mov	r2, r3
 800265e:	2320      	movs	r3, #32
 8002660:	429a      	cmp	r2, r3
 8002662:	d10d      	bne.n	8002680 <SPI_Pin_Init+0x578>
 8002664:	2002      	movs	r0, #2
 8002666:	2400      	movs	r4, #0
 8002668:	2303      	movs	r3, #3
 800266a:	2200      	movs	r2, #0
 800266c:	2105      	movs	r1, #5
 800266e:	9102      	str	r1, [sp, #8]
 8002670:	9201      	str	r2, [sp, #4]
 8002672:	9300      	str	r3, [sp, #0]
 8002674:	4623      	mov	r3, r4
 8002676:	4602      	mov	r2, r0
 8002678:	2102      	movs	r1, #2
 800267a:	489f      	ldr	r0, [pc, #636]	@ (80028f8 <SPI_Pin_Init+0x7f0>)
 800267c:	f7ff fb88 	bl	8001d90 <GPIO_Pin_Init>
			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800268e:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 &= ~SPI_CR1_BIDIOE;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800269e:	601a      	str	r2, [r3, #0]
}
 80026a0:	e17e      	b.n	80029a0 <SPI_Pin_Init+0x898>
	else if(config -> Port == SPI3)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a95      	ldr	r2, [pc, #596]	@ (80028fc <SPI_Pin_Init+0x7f4>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	f040 8179 	bne.w	80029a0 <SPI_Pin_Init+0x898>
		if((config->mode == SPI_Configurations.Mode.Full_Duplex_Master) || (config->mode == SPI_Configurations.Mode.Full_Duplex_Slave))
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	89db      	ldrh	r3, [r3, #14]
 80026b2:	220b      	movs	r2, #11
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d005      	beq.n	80026c4 <SPI_Pin_Init+0x5bc>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	89db      	ldrh	r3, [r3, #14]
 80026bc:	220c      	movs	r2, #12
 80026be:	4293      	cmp	r3, r2
 80026c0:	f040 8084 	bne.w	80027cc <SPI_Pin_Init+0x6c4>
			if(config->clock_pin == SPI_Configurations.Pin._SPI3_.CLK3.PB3) GPIO_Pin_Init(GPIOB, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	791b      	ldrb	r3, [r3, #4]
 80026c8:	461a      	mov	r2, r3
 80026ca:	2317      	movs	r3, #23
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d10e      	bne.n	80026ee <SPI_Pin_Init+0x5e6>
 80026d0:	2002      	movs	r0, #2
 80026d2:	2400      	movs	r4, #0
 80026d4:	2303      	movs	r3, #3
 80026d6:	2200      	movs	r2, #0
 80026d8:	2106      	movs	r1, #6
 80026da:	9102      	str	r1, [sp, #8]
 80026dc:	9201      	str	r2, [sp, #4]
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	4623      	mov	r3, r4
 80026e2:	4602      	mov	r2, r0
 80026e4:	2103      	movs	r1, #3
 80026e6:	4886      	ldr	r0, [pc, #536]	@ (8002900 <SPI_Pin_Init+0x7f8>)
 80026e8:	f7ff fb52 	bl	8001d90 <GPIO_Pin_Init>
 80026ec:	e013      	b.n	8002716 <SPI_Pin_Init+0x60e>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI3_.CLK3.PC10) GPIO_Pin_Init(GPIOC, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	791b      	ldrb	r3, [r3, #4]
 80026f2:	461a      	mov	r2, r3
 80026f4:	2325      	movs	r3, #37	@ 0x25
 80026f6:	429a      	cmp	r2, r3
 80026f8:	d10d      	bne.n	8002716 <SPI_Pin_Init+0x60e>
 80026fa:	2002      	movs	r0, #2
 80026fc:	2400      	movs	r4, #0
 80026fe:	2303      	movs	r3, #3
 8002700:	2200      	movs	r2, #0
 8002702:	2106      	movs	r1, #6
 8002704:	9102      	str	r1, [sp, #8]
 8002706:	9201      	str	r2, [sp, #4]
 8002708:	9300      	str	r3, [sp, #0]
 800270a:	4623      	mov	r3, r4
 800270c:	4602      	mov	r2, r0
 800270e:	210a      	movs	r1, #10
 8002710:	4879      	ldr	r0, [pc, #484]	@ (80028f8 <SPI_Pin_Init+0x7f0>)
 8002712:	f7ff fb3d 	bl	8001d90 <GPIO_Pin_Init>
			if(config->miso_pin == SPI_Configurations.Pin._SPI3_.MISO3.PB4) GPIO_Pin_Init(GPIOB, 4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	799b      	ldrb	r3, [r3, #6]
 800271a:	461a      	mov	r2, r3
 800271c:	2318      	movs	r3, #24
 800271e:	429a      	cmp	r2, r3
 8002720:	d10e      	bne.n	8002740 <SPI_Pin_Init+0x638>
 8002722:	2002      	movs	r0, #2
 8002724:	2400      	movs	r4, #0
 8002726:	2303      	movs	r3, #3
 8002728:	2200      	movs	r2, #0
 800272a:	2106      	movs	r1, #6
 800272c:	9102      	str	r1, [sp, #8]
 800272e:	9201      	str	r2, [sp, #4]
 8002730:	9300      	str	r3, [sp, #0]
 8002732:	4623      	mov	r3, r4
 8002734:	4602      	mov	r2, r0
 8002736:	2104      	movs	r1, #4
 8002738:	4871      	ldr	r0, [pc, #452]	@ (8002900 <SPI_Pin_Init+0x7f8>)
 800273a:	f7ff fb29 	bl	8001d90 <GPIO_Pin_Init>
 800273e:	e013      	b.n	8002768 <SPI_Pin_Init+0x660>
			else if(config->miso_pin == SPI_Configurations.Pin._SPI3_.MISO3.PC11) GPIO_Pin_Init(GPIOC,11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	799b      	ldrb	r3, [r3, #6]
 8002744:	461a      	mov	r2, r3
 8002746:	2327      	movs	r3, #39	@ 0x27
 8002748:	429a      	cmp	r2, r3
 800274a:	d10d      	bne.n	8002768 <SPI_Pin_Init+0x660>
 800274c:	2002      	movs	r0, #2
 800274e:	2400      	movs	r4, #0
 8002750:	2303      	movs	r3, #3
 8002752:	2200      	movs	r2, #0
 8002754:	2106      	movs	r1, #6
 8002756:	9102      	str	r1, [sp, #8]
 8002758:	9201      	str	r2, [sp, #4]
 800275a:	9300      	str	r3, [sp, #0]
 800275c:	4623      	mov	r3, r4
 800275e:	4602      	mov	r2, r0
 8002760:	210b      	movs	r1, #11
 8002762:	4865      	ldr	r0, [pc, #404]	@ (80028f8 <SPI_Pin_Init+0x7f0>)
 8002764:	f7ff fb14 	bl	8001d90 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI_Configurations.Pin._SPI3_.MOSI3.PB5) GPIO_Pin_Init(GPIOB, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	795b      	ldrb	r3, [r3, #5]
 800276c:	461a      	mov	r2, r3
 800276e:	2319      	movs	r3, #25
 8002770:	429a      	cmp	r2, r3
 8002772:	d10e      	bne.n	8002792 <SPI_Pin_Init+0x68a>
 8002774:	2002      	movs	r0, #2
 8002776:	2400      	movs	r4, #0
 8002778:	2303      	movs	r3, #3
 800277a:	2200      	movs	r2, #0
 800277c:	2106      	movs	r1, #6
 800277e:	9102      	str	r1, [sp, #8]
 8002780:	9201      	str	r2, [sp, #4]
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	4623      	mov	r3, r4
 8002786:	4602      	mov	r2, r0
 8002788:	2105      	movs	r1, #5
 800278a:	485d      	ldr	r0, [pc, #372]	@ (8002900 <SPI_Pin_Init+0x7f8>)
 800278c:	f7ff fb00 	bl	8001d90 <GPIO_Pin_Init>
 8002790:	e013      	b.n	80027ba <SPI_Pin_Init+0x6b2>
			else if(config->mosi_pin == SPI_Configurations.Pin._SPI3_.MOSI3.PC12) GPIO_Pin_Init(GPIOC, 12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	795b      	ldrb	r3, [r3, #5]
 8002796:	461a      	mov	r2, r3
 8002798:	2327      	movs	r3, #39	@ 0x27
 800279a:	429a      	cmp	r2, r3
 800279c:	d10d      	bne.n	80027ba <SPI_Pin_Init+0x6b2>
 800279e:	2002      	movs	r0, #2
 80027a0:	2400      	movs	r4, #0
 80027a2:	2303      	movs	r3, #3
 80027a4:	2200      	movs	r2, #0
 80027a6:	2106      	movs	r1, #6
 80027a8:	9102      	str	r1, [sp, #8]
 80027aa:	9201      	str	r2, [sp, #4]
 80027ac:	9300      	str	r3, [sp, #0]
 80027ae:	4623      	mov	r3, r4
 80027b0:	4602      	mov	r2, r0
 80027b2:	210c      	movs	r1, #12
 80027b4:	4850      	ldr	r0, [pc, #320]	@ (80028f8 <SPI_Pin_Init+0x7f0>)
 80027b6:	f7ff faeb 	bl	8001d90 <GPIO_Pin_Init>
			config->Port -> CR1 &= ~SPI_CR1_BIDIMODE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027c8:	601a      	str	r2, [r3, #0]
 80027ca:	e0e9      	b.n	80029a0 <SPI_Pin_Init+0x898>
		else if((config->mode == SPI_Configurations.Mode.Half_Duplex_Master) || (config->mode == SPI_Configurations.Mode.TX_Only_Master) || (config->mode == SPI_Configurations.Mode.RX_Only_Slave))
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	89db      	ldrh	r3, [r3, #14]
 80027d0:	220d      	movs	r2, #13
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d009      	beq.n	80027ea <SPI_Pin_Init+0x6e2>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	89db      	ldrh	r3, [r3, #14]
 80027da:	2211      	movs	r2, #17
 80027dc:	4293      	cmp	r3, r2
 80027de:	d004      	beq.n	80027ea <SPI_Pin_Init+0x6e2>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	89db      	ldrh	r3, [r3, #14]
 80027e4:	2210      	movs	r2, #16
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d162      	bne.n	80028b0 <SPI_Pin_Init+0x7a8>
			if(config->clock_pin == SPI_Configurations.Pin._SPI3_.CLK3.PB3) GPIO_Pin_Init(GPIOB, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	791b      	ldrb	r3, [r3, #4]
 80027ee:	461a      	mov	r2, r3
 80027f0:	2317      	movs	r3, #23
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d10e      	bne.n	8002814 <SPI_Pin_Init+0x70c>
 80027f6:	2002      	movs	r0, #2
 80027f8:	2400      	movs	r4, #0
 80027fa:	2303      	movs	r3, #3
 80027fc:	2200      	movs	r2, #0
 80027fe:	2106      	movs	r1, #6
 8002800:	9102      	str	r1, [sp, #8]
 8002802:	9201      	str	r2, [sp, #4]
 8002804:	9300      	str	r3, [sp, #0]
 8002806:	4623      	mov	r3, r4
 8002808:	4602      	mov	r2, r0
 800280a:	2103      	movs	r1, #3
 800280c:	483c      	ldr	r0, [pc, #240]	@ (8002900 <SPI_Pin_Init+0x7f8>)
 800280e:	f7ff fabf 	bl	8001d90 <GPIO_Pin_Init>
 8002812:	e013      	b.n	800283c <SPI_Pin_Init+0x734>
			else if(config->clock_pin == SPI_Configurations.Pin._SPI3_.CLK3.PC10) GPIO_Pin_Init(GPIOC, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	791b      	ldrb	r3, [r3, #4]
 8002818:	461a      	mov	r2, r3
 800281a:	2325      	movs	r3, #37	@ 0x25
 800281c:	429a      	cmp	r2, r3
 800281e:	d10d      	bne.n	800283c <SPI_Pin_Init+0x734>
 8002820:	2002      	movs	r0, #2
 8002822:	2400      	movs	r4, #0
 8002824:	2303      	movs	r3, #3
 8002826:	2200      	movs	r2, #0
 8002828:	2106      	movs	r1, #6
 800282a:	9102      	str	r1, [sp, #8]
 800282c:	9201      	str	r2, [sp, #4]
 800282e:	9300      	str	r3, [sp, #0]
 8002830:	4623      	mov	r3, r4
 8002832:	4602      	mov	r2, r0
 8002834:	210a      	movs	r1, #10
 8002836:	4830      	ldr	r0, [pc, #192]	@ (80028f8 <SPI_Pin_Init+0x7f0>)
 8002838:	f7ff faaa 	bl	8001d90 <GPIO_Pin_Init>
			if(config->miso_pin == SPI_Configurations.Pin._SPI3_.MISO3.PB4) GPIO_Pin_Init(GPIOB, 4, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	799b      	ldrb	r3, [r3, #6]
 8002840:	461a      	mov	r2, r3
 8002842:	2318      	movs	r3, #24
 8002844:	429a      	cmp	r2, r3
 8002846:	d10e      	bne.n	8002866 <SPI_Pin_Init+0x75e>
 8002848:	2002      	movs	r0, #2
 800284a:	2400      	movs	r4, #0
 800284c:	2303      	movs	r3, #3
 800284e:	2200      	movs	r2, #0
 8002850:	2106      	movs	r1, #6
 8002852:	9102      	str	r1, [sp, #8]
 8002854:	9201      	str	r2, [sp, #4]
 8002856:	9300      	str	r3, [sp, #0]
 8002858:	4623      	mov	r3, r4
 800285a:	4602      	mov	r2, r0
 800285c:	2104      	movs	r1, #4
 800285e:	4828      	ldr	r0, [pc, #160]	@ (8002900 <SPI_Pin_Init+0x7f8>)
 8002860:	f7ff fa96 	bl	8001d90 <GPIO_Pin_Init>
 8002864:	e013      	b.n	800288e <SPI_Pin_Init+0x786>
			else if(config->miso_pin == SPI_Configurations.Pin._SPI3_.MISO3.PC11) GPIO_Pin_Init(GPIOC,11, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	799b      	ldrb	r3, [r3, #6]
 800286a:	461a      	mov	r2, r3
 800286c:	2327      	movs	r3, #39	@ 0x27
 800286e:	429a      	cmp	r2, r3
 8002870:	d10d      	bne.n	800288e <SPI_Pin_Init+0x786>
 8002872:	2002      	movs	r0, #2
 8002874:	2400      	movs	r4, #0
 8002876:	2303      	movs	r3, #3
 8002878:	2200      	movs	r2, #0
 800287a:	2106      	movs	r1, #6
 800287c:	9102      	str	r1, [sp, #8]
 800287e:	9201      	str	r2, [sp, #4]
 8002880:	9300      	str	r3, [sp, #0]
 8002882:	4623      	mov	r3, r4
 8002884:	4602      	mov	r2, r0
 8002886:	210b      	movs	r1, #11
 8002888:	481b      	ldr	r0, [pc, #108]	@ (80028f8 <SPI_Pin_Init+0x7f0>)
 800288a:	f7ff fa81 	bl	8001d90 <GPIO_Pin_Init>
			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800289c:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 |= SPI_CR1_BIDIOE;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80028ac:	601a      	str	r2, [r3, #0]
 80028ae:	e077      	b.n	80029a0 <SPI_Pin_Init+0x898>
		else if((config->mode == SPI_Configurations.Mode.Half_Duplex_Slave) || (config->mode == SPI_Configurations.Mode.RX_Only_Master) || (config->mode == SPI_Configurations.Mode.TX_Only_Slave))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	89db      	ldrh	r3, [r3, #14]
 80028b4:	220e      	movs	r2, #14
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d009      	beq.n	80028ce <SPI_Pin_Init+0x7c6>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	89db      	ldrh	r3, [r3, #14]
 80028be:	220f      	movs	r2, #15
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d004      	beq.n	80028ce <SPI_Pin_Init+0x7c6>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	89db      	ldrh	r3, [r3, #14]
 80028c8:	2212      	movs	r2, #18
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d168      	bne.n	80029a0 <SPI_Pin_Init+0x898>
			if(config->clock_pin == SPI_Configurations.Pin._SPI3_.CLK3.PB3) GPIO_Pin_Init(GPIOB, 3, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	791b      	ldrb	r3, [r3, #4]
 80028d2:	461a      	mov	r2, r3
 80028d4:	2317      	movs	r3, #23
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d114      	bne.n	8002904 <SPI_Pin_Init+0x7fc>
 80028da:	2002      	movs	r0, #2
 80028dc:	2400      	movs	r4, #0
 80028de:	2303      	movs	r3, #3
 80028e0:	2200      	movs	r2, #0
 80028e2:	2106      	movs	r1, #6
 80028e4:	9102      	str	r1, [sp, #8]
 80028e6:	9201      	str	r2, [sp, #4]
 80028e8:	9300      	str	r3, [sp, #0]
 80028ea:	4623      	mov	r3, r4
 80028ec:	4602      	mov	r2, r0
 80028ee:	2103      	movs	r1, #3
 80028f0:	4803      	ldr	r0, [pc, #12]	@ (8002900 <SPI_Pin_Init+0x7f8>)
 80028f2:	f7ff fa4d 	bl	8001d90 <GPIO_Pin_Init>
 80028f6:	e019      	b.n	800292c <SPI_Pin_Init+0x824>
 80028f8:	40020800 	.word	0x40020800
 80028fc:	40003c00 	.word	0x40003c00
 8002900:	40020400 	.word	0x40020400
			else if(config->clock_pin == SPI_Configurations.Pin._SPI3_.CLK3.PC10) GPIO_Pin_Init(GPIOC, 10, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	791b      	ldrb	r3, [r3, #4]
 8002908:	461a      	mov	r2, r3
 800290a:	2325      	movs	r3, #37	@ 0x25
 800290c:	429a      	cmp	r2, r3
 800290e:	d10d      	bne.n	800292c <SPI_Pin_Init+0x824>
 8002910:	2002      	movs	r0, #2
 8002912:	2400      	movs	r4, #0
 8002914:	2303      	movs	r3, #3
 8002916:	2200      	movs	r2, #0
 8002918:	2106      	movs	r1, #6
 800291a:	9102      	str	r1, [sp, #8]
 800291c:	9201      	str	r2, [sp, #4]
 800291e:	9300      	str	r3, [sp, #0]
 8002920:	4623      	mov	r3, r4
 8002922:	4602      	mov	r2, r0
 8002924:	210a      	movs	r1, #10
 8002926:	4820      	ldr	r0, [pc, #128]	@ (80029a8 <SPI_Pin_Init+0x8a0>)
 8002928:	f7ff fa32 	bl	8001d90 <GPIO_Pin_Init>
			if(config->mosi_pin == SPI_Configurations.Pin._SPI3_.MOSI3.PB5) GPIO_Pin_Init(GPIOB, 5, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	795b      	ldrb	r3, [r3, #5]
 8002930:	461a      	mov	r2, r3
 8002932:	2319      	movs	r3, #25
 8002934:	429a      	cmp	r2, r3
 8002936:	d10e      	bne.n	8002956 <SPI_Pin_Init+0x84e>
 8002938:	2002      	movs	r0, #2
 800293a:	2400      	movs	r4, #0
 800293c:	2303      	movs	r3, #3
 800293e:	2200      	movs	r2, #0
 8002940:	2106      	movs	r1, #6
 8002942:	9102      	str	r1, [sp, #8]
 8002944:	9201      	str	r2, [sp, #4]
 8002946:	9300      	str	r3, [sp, #0]
 8002948:	4623      	mov	r3, r4
 800294a:	4602      	mov	r2, r0
 800294c:	2105      	movs	r1, #5
 800294e:	4817      	ldr	r0, [pc, #92]	@ (80029ac <SPI_Pin_Init+0x8a4>)
 8002950:	f7ff fa1e 	bl	8001d90 <GPIO_Pin_Init>
 8002954:	e013      	b.n	800297e <SPI_Pin_Init+0x876>
			else if(config->mosi_pin == SPI_Configurations.Pin._SPI3_.MOSI3.PC12) GPIO_Pin_Init(GPIOC, 12, GPIO_Configuration.Mode.Alternate_Function, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.No_Pull_Up_Down, GPIO_Configuration.Alternate_Functions.SPI_3);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	795b      	ldrb	r3, [r3, #5]
 800295a:	461a      	mov	r2, r3
 800295c:	2327      	movs	r3, #39	@ 0x27
 800295e:	429a      	cmp	r2, r3
 8002960:	d10d      	bne.n	800297e <SPI_Pin_Init+0x876>
 8002962:	2002      	movs	r0, #2
 8002964:	2400      	movs	r4, #0
 8002966:	2303      	movs	r3, #3
 8002968:	2200      	movs	r2, #0
 800296a:	2106      	movs	r1, #6
 800296c:	9102      	str	r1, [sp, #8]
 800296e:	9201      	str	r2, [sp, #4]
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	4623      	mov	r3, r4
 8002974:	4602      	mov	r2, r0
 8002976:	210c      	movs	r1, #12
 8002978:	480b      	ldr	r0, [pc, #44]	@ (80029a8 <SPI_Pin_Init+0x8a0>)
 800297a:	f7ff fa09 	bl	8001d90 <GPIO_Pin_Init>
			config->Port -> CR1 |= SPI_CR1_BIDIMODE;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800298c:	601a      	str	r2, [r3, #0]
			config->Port -> CR1 &= ~SPI_CR1_BIDIOE;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	681a      	ldr	r2, [r3, #0]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800299c:	601a      	str	r2, [r3, #0]
}
 800299e:	e7ff      	b.n	80029a0 <SPI_Pin_Init+0x898>
 80029a0:	bf00      	nop
 80029a2:	370c      	adds	r7, #12
 80029a4:	46bd      	mov	sp, r7
 80029a6:	bd90      	pop	{r4, r7, pc}
 80029a8:	40020800 	.word	0x40020800
 80029ac:	40020400 	.word	0x40020400

080029b0 <SPI_Init>:


int8_t SPI_Init(SPI_Config *config)
{
 80029b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029b2:	b087      	sub	sp, #28
 80029b4:	af04      	add	r7, sp, #16
 80029b6:	6078      	str	r0, [r7, #4]
	if(config->type == SPI_Configurations.Type.Master){
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	8b1b      	ldrh	r3, [r3, #24]
 80029bc:	2232      	movs	r2, #50	@ 0x32
 80029be:	4293      	cmp	r3, r2
 80029c0:	d110      	bne.n	80029e4 <SPI_Init+0x34>
		GPIO_Pin_Init(config->NSS_Port, config->NSS_Pin, GPIO_Configuration.Mode.General_Purpose_Output, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.None);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6898      	ldr	r0, [r3, #8]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	7b19      	ldrb	r1, [r3, #12]
 80029ca:	2501      	movs	r5, #1
 80029cc:	2600      	movs	r6, #0
 80029ce:	2303      	movs	r3, #3
 80029d0:	2201      	movs	r2, #1
 80029d2:	2400      	movs	r4, #0
 80029d4:	9402      	str	r4, [sp, #8]
 80029d6:	9201      	str	r2, [sp, #4]
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	4633      	mov	r3, r6
 80029dc:	462a      	mov	r2, r5
 80029de:	f7ff f9d7 	bl	8001d90 <GPIO_Pin_Init>
 80029e2:	e014      	b.n	8002a0e <SPI_Init+0x5e>
	}
	else if(config->type == SPI_Configurations.Type.Slave){
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	8b1b      	ldrh	r3, [r3, #24]
 80029e8:	2233      	movs	r2, #51	@ 0x33
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d10f      	bne.n	8002a0e <SPI_Init+0x5e>
		GPIO_Pin_Init(config->NSS_Port, config->NSS_Pin, GPIO_Configuration.Mode.Input, GPIO_Configuration.Output_Type.Push_Pull, GPIO_Configuration.Speed.Very_High_Speed, GPIO_Configuration.Pull.Pull_Up, GPIO_Configuration.Alternate_Functions.None);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6898      	ldr	r0, [r3, #8]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	7b19      	ldrb	r1, [r3, #12]
 80029f6:	2500      	movs	r5, #0
 80029f8:	2600      	movs	r6, #0
 80029fa:	2303      	movs	r3, #3
 80029fc:	2201      	movs	r2, #1
 80029fe:	2400      	movs	r4, #0
 8002a00:	9402      	str	r4, [sp, #8]
 8002a02:	9201      	str	r2, [sp, #4]
 8002a04:	9300      	str	r3, [sp, #0]
 8002a06:	4633      	mov	r3, r6
 8002a08:	462a      	mov	r2, r5
 8002a0a:	f7ff f9c1 	bl	8001d90 <GPIO_Pin_Init>
	}

	SPI_Clock_Enable(config);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f7ff fb40 	bl	8002094 <SPI_Clock_Enable>
	SPI_Pin_Init(config);
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f7ff fb77 	bl	8002108 <SPI_Pin_Init>

	config -> Port -> CR1 &= ~SPI_CR1_SPE;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a28:	601a      	str	r2, [r3, #0]

	if((config -> Port == SPI1) || (config -> Port == SPI2) || (config -> Port == SPI3))
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a8e      	ldr	r2, [pc, #568]	@ (8002c68 <SPI_Init+0x2b8>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d00a      	beq.n	8002a4a <SPI_Init+0x9a>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a8c      	ldr	r2, [pc, #560]	@ (8002c6c <SPI_Init+0x2bc>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d005      	beq.n	8002a4a <SPI_Init+0x9a>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a8b      	ldr	r2, [pc, #556]	@ (8002c70 <SPI_Init+0x2c0>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	f040 81f8 	bne.w	8002e3a <SPI_Init+0x48a>
	{
		     if(config -> clock_phase == SPI_Configurations.Clock_Phase.Low_0) config-> Port -> CR1 &= ~SPI_CR1_CPHA;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	8b9b      	ldrh	r3, [r3, #28]
 8002a4e:	2217      	movs	r2, #23
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d108      	bne.n	8002a66 <SPI_Init+0xb6>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f022 0201 	bic.w	r2, r2, #1
 8002a62:	601a      	str	r2, [r3, #0]
 8002a64:	e010      	b.n	8002a88 <SPI_Init+0xd8>
		else if(config -> clock_phase == SPI_Configurations.Clock_Phase.High_1) config-> Port -> CR1 |= SPI_CR1_CPHA;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	8b9b      	ldrh	r3, [r3, #28]
 8002a6a:	2216      	movs	r2, #22
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d108      	bne.n	8002a82 <SPI_Init+0xd2>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f042 0201 	orr.w	r2, r2, #1
 8002a7e:	601a      	str	r2, [r3, #0]
 8002a80:	e002      	b.n	8002a88 <SPI_Init+0xd8>
		else {return -1;}
 8002a82:	f04f 33ff 	mov.w	r3, #4294967295
 8002a86:	e1da      	b.n	8002e3e <SPI_Init+0x48e>

		     if(config -> clock_polarity == SPI_Configurations.Clock_Polarity.Low_0) config-> Port -> CR1 &= ~SPI_CR1_CPOL;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	8b5b      	ldrh	r3, [r3, #26]
 8002a8c:	2221      	movs	r2, #33	@ 0x21
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d108      	bne.n	8002aa4 <SPI_Init+0xf4>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f022 0202 	bic.w	r2, r2, #2
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	e010      	b.n	8002ac6 <SPI_Init+0x116>
		else if(config -> clock_polarity == SPI_Configurations.Clock_Polarity.High_1) config-> Port -> CR1 |= SPI_CR1_CPOL;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	8b5b      	ldrh	r3, [r3, #26]
 8002aa8:	2220      	movs	r2, #32
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d108      	bne.n	8002ac0 <SPI_Init+0x110>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f042 0202 	orr.w	r2, r2, #2
 8002abc:	601a      	str	r2, [r3, #0]
 8002abe:	e002      	b.n	8002ac6 <SPI_Init+0x116>
		else {return -1;}
 8002ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ac4:	e1bb      	b.n	8002e3e <SPI_Init+0x48e>

		     if(config -> crc == SPI_Configurations.CRC_Enable.Disable) config -> Port -> CR1 &= ~SPI_CR1_CRCEN;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	8a1b      	ldrh	r3, [r3, #16]
 8002aca:	2200      	movs	r2, #0
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d108      	bne.n	8002ae2 <SPI_Init+0x132>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002ade:	601a      	str	r2, [r3, #0]
 8002ae0:	e010      	b.n	8002b04 <SPI_Init+0x154>
		else if(config -> crc == SPI_Configurations.CRC_Enable.Enable) config -> Port -> CR1 |=  SPI_CR1_CRCEN;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	8a1b      	ldrh	r3, [r3, #16]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d108      	bne.n	8002afe <SPI_Init+0x14e>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002afa:	601a      	str	r2, [r3, #0]
 8002afc:	e002      	b.n	8002b04 <SPI_Init+0x154>
		else {return -1;}
 8002afe:	f04f 33ff 	mov.w	r3, #4294967295
 8002b02:	e19c      	b.n	8002e3e <SPI_Init+0x48e>

		     if(config -> data_format == SPI_Configurations.Data_Format.Bit8) config -> Port -> CR1 &= ~SPI_CR1_DFF;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	8a5b      	ldrh	r3, [r3, #18]
 8002b08:	220b      	movs	r2, #11
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d108      	bne.n	8002b20 <SPI_Init+0x170>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b1c:	601a      	str	r2, [r3, #0]
 8002b1e:	e010      	b.n	8002b42 <SPI_Init+0x192>
		else if(config -> data_format == SPI_Configurations.Data_Format.Bit16) config -> Port -> CR1 |=  SPI_CR1_DFF;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	8a5b      	ldrh	r3, [r3, #18]
 8002b24:	220c      	movs	r2, #12
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d108      	bne.n	8002b3c <SPI_Init+0x18c>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	e002      	b.n	8002b42 <SPI_Init+0x192>
		else {return -1;}
 8002b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b40:	e17d      	b.n	8002e3e <SPI_Init+0x48e>

		     if(config -> frame_format == SPI_Configurations.Frame_Format.LSB_First) config -> Port -> CR1 |= SPI_CR1_LSBFIRST;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	8a9b      	ldrh	r3, [r3, #20]
 8002b46:	2218      	movs	r2, #24
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d108      	bne.n	8002b5e <SPI_Init+0x1ae>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002b5a:	601a      	str	r2, [r3, #0]
 8002b5c:	e010      	b.n	8002b80 <SPI_Init+0x1d0>
		else if(config -> frame_format == SPI_Configurations.Frame_Format.MSB_First) config -> Port -> CR1 &= ~SPI_CR1_LSBFIRST;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	8a9b      	ldrh	r3, [r3, #20]
 8002b62:	2217      	movs	r2, #23
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d108      	bne.n	8002b7a <SPI_Init+0x1ca>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b76:	601a      	str	r2, [r3, #0]
 8002b78:	e002      	b.n	8002b80 <SPI_Init+0x1d0>
		else {return -1;}
 8002b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b7e:	e15e      	b.n	8002e3e <SPI_Init+0x48e>

		     if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_2) config -> Port -> CR1 &=   ~SPI_CR1_BR;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	8adb      	ldrh	r3, [r3, #22]
 8002b84:	2228      	movs	r2, #40	@ 0x28
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d108      	bne.n	8002b9c <SPI_Init+0x1ec>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 8002b98:	601a      	str	r2, [r3, #0]
 8002b9a:	e06b      	b.n	8002c74 <SPI_Init+0x2c4>
		else if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_4) config -> Port -> CR1 |=    SPI_CR1_BR_0;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	8adb      	ldrh	r3, [r3, #22]
 8002ba0:	2229      	movs	r2, #41	@ 0x29
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d108      	bne.n	8002bb8 <SPI_Init+0x208>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f042 0208 	orr.w	r2, r2, #8
 8002bb4:	601a      	str	r2, [r3, #0]
 8002bb6:	e05d      	b.n	8002c74 <SPI_Init+0x2c4>
		else if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_8) config -> Port -> CR1 |=    SPI_CR1_BR_1;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	8adb      	ldrh	r3, [r3, #22]
 8002bbc:	222a      	movs	r2, #42	@ 0x2a
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d108      	bne.n	8002bd4 <SPI_Init+0x224>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681a      	ldr	r2, [r3, #0]
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f042 0210 	orr.w	r2, r2, #16
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	e04f      	b.n	8002c74 <SPI_Init+0x2c4>
		else if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_16) config -> Port -> CR1 |=   SPI_CR1_BR_0 | SPI_CR1_BR_1;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	8adb      	ldrh	r3, [r3, #22]
 8002bd8:	222b      	movs	r2, #43	@ 0x2b
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d108      	bne.n	8002bf0 <SPI_Init+0x240>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f042 0218 	orr.w	r2, r2, #24
 8002bec:	601a      	str	r2, [r3, #0]
 8002bee:	e041      	b.n	8002c74 <SPI_Init+0x2c4>
		else if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_32) config -> Port -> CR1 |=   SPI_CR1_BR_2;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	8adb      	ldrh	r3, [r3, #22]
 8002bf4:	222c      	movs	r2, #44	@ 0x2c
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d108      	bne.n	8002c0c <SPI_Init+0x25c>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f042 0220 	orr.w	r2, r2, #32
 8002c08:	601a      	str	r2, [r3, #0]
 8002c0a:	e033      	b.n	8002c74 <SPI_Init+0x2c4>
		else if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_64) config -> Port -> CR1 |=   SPI_CR1_BR_2 | SPI_CR1_BR_0;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	8adb      	ldrh	r3, [r3, #22]
 8002c10:	222d      	movs	r2, #45	@ 0x2d
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d108      	bne.n	8002c28 <SPI_Init+0x278>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	e025      	b.n	8002c74 <SPI_Init+0x2c4>
		else if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_128) config -> Port -> CR1 |=  SPI_CR1_BR_2 | SPI_CR1_BR_1;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	8adb      	ldrh	r3, [r3, #22]
 8002c2c:	222e      	movs	r2, #46	@ 0x2e
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d108      	bne.n	8002c44 <SPI_Init+0x294>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 8002c40:	601a      	str	r2, [r3, #0]
 8002c42:	e017      	b.n	8002c74 <SPI_Init+0x2c4>
		else if(config->prescaler == SPI_Configurations.Prescaler.CLK_div_256) config -> Port -> CR1 |=  SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	8adb      	ldrh	r3, [r3, #22]
 8002c48:	222f      	movs	r2, #47	@ 0x2f
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d108      	bne.n	8002c60 <SPI_Init+0x2b0>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	e009      	b.n	8002c74 <SPI_Init+0x2c4>
		else {return -1;}
 8002c60:	f04f 33ff 	mov.w	r3, #4294967295
 8002c64:	e0eb      	b.n	8002e3e <SPI_Init+0x48e>
 8002c66:	bf00      	nop
 8002c68:	40013000 	.word	0x40013000
 8002c6c:	40003800 	.word	0x40003800
 8002c70:	40003c00 	.word	0x40003c00

		     if(config->type == SPI_Configurations.Type.Master) config -> Port -> CR1 |= SPI_CR1_MSTR;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	8b1b      	ldrh	r3, [r3, #24]
 8002c78:	2232      	movs	r2, #50	@ 0x32
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d108      	bne.n	8002c90 <SPI_Init+0x2e0>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f042 0204 	orr.w	r2, r2, #4
 8002c8c:	601a      	str	r2, [r3, #0]
 8002c8e:	e010      	b.n	8002cb2 <SPI_Init+0x302>
		else if(config->type == SPI_Configurations.Type.Slave) config -> Port -> CR1 &= ~SPI_CR1_MSTR;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	8b1b      	ldrh	r3, [r3, #24]
 8002c94:	2233      	movs	r2, #51	@ 0x33
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d108      	bne.n	8002cac <SPI_Init+0x2fc>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f022 0204 	bic.w	r2, r2, #4
 8002ca8:	601a      	str	r2, [r3, #0]
 8002caa:	e002      	b.n	8002cb2 <SPI_Init+0x302>
		else {return -1;}
 8002cac:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb0:	e0c5      	b.n	8002e3e <SPI_Init+0x48e>

		     if(config->interrupt == SPI_Configurations.Interrupts.Disable) config -> Port ->  CR2 &= ~(SPI_CR2_TXEIE | SPI_CR2_RXNEIE | SPI_CR2_ERRIE);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	8bdb      	ldrh	r3, [r3, #30]
 8002cb6:	2246      	movs	r2, #70	@ 0x46
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d108      	bne.n	8002cce <SPI_Init+0x31e>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	685a      	ldr	r2, [r3, #4]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002cca:	605a      	str	r2, [r3, #4]
 8002ccc:	e02c      	b.n	8002d28 <SPI_Init+0x378>
		else if(config->interrupt == SPI_Configurations.Interrupts.Tx_Buffer_Empty) config -> Port ->  CR2 |= SPI_CR2_TXEIE;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	8bdb      	ldrh	r3, [r3, #30]
 8002cd2:	2249      	movs	r2, #73	@ 0x49
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d108      	bne.n	8002cea <SPI_Init+0x33a>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	685a      	ldr	r2, [r3, #4]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002ce6:	605a      	str	r2, [r3, #4]
 8002ce8:	e01e      	b.n	8002d28 <SPI_Init+0x378>
		else if(config->interrupt == SPI_Configurations.Interrupts.RX_Buffer_not_Empty) config -> Port ->  CR2 |= SPI_CR2_RXNEIE ;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	8bdb      	ldrh	r3, [r3, #30]
 8002cee:	2248      	movs	r2, #72	@ 0x48
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d108      	bne.n	8002d06 <SPI_Init+0x356>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d02:	605a      	str	r2, [r3, #4]
 8002d04:	e010      	b.n	8002d28 <SPI_Init+0x378>
		else if(config->interrupt == SPI_Configurations.Interrupts.Error) config -> Port ->  CR2 |=  SPI_CR2_ERRIE;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	8bdb      	ldrh	r3, [r3, #30]
 8002d0a:	2247      	movs	r2, #71	@ 0x47
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d108      	bne.n	8002d22 <SPI_Init+0x372>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	685a      	ldr	r2, [r3, #4]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f042 0220 	orr.w	r2, r2, #32
 8002d1e:	605a      	str	r2, [r3, #4]
 8002d20:	e002      	b.n	8002d28 <SPI_Init+0x378>
		else { return -1;}
 8002d22:	f04f 33ff 	mov.w	r3, #4294967295
 8002d26:	e08a      	b.n	8002e3e <SPI_Init+0x48e>

		if(config -> dma == SPI_Configurations.DMA_Type.RX_DMA_Disable){
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	8c1b      	ldrh	r3, [r3, #32]
 8002d2c:	2240      	movs	r2, #64	@ 0x40
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d108      	bne.n	8002d44 <SPI_Init+0x394>
		    config -> Port -> CR2 &= ~SPI_CR2_RXDMAEN;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	685a      	ldr	r2, [r3, #4]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f022 0201 	bic.w	r2, r2, #1
 8002d40:	605a      	str	r2, [r3, #4]
 8002d42:	e02f      	b.n	8002da4 <SPI_Init+0x3f4>
		 }
		else if(config -> dma == SPI_Configurations.DMA_Type.RX_DMA_Enable)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	8c1b      	ldrh	r3, [r3, #32]
 8002d48:	223f      	movs	r2, #63	@ 0x3f
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d12a      	bne.n	8002da4 <SPI_Init+0x3f4>
		{
			config -> Port -> CR2 |=  SPI_CR2_RXDMAEN;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	685a      	ldr	r2, [r3, #4]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f042 0201 	orr.w	r2, r2, #1
 8002d5c:	605a      	str	r2, [r3, #4]
			config -> Port -> CR2 |=  SPI_CR2_TXDMAEN;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	685a      	ldr	r2, [r3, #4]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f042 0202 	orr.w	r2, r2, #2
 8002d6c:	605a      	str	r2, [r3, #4]
			if(config -> Port == SPI1){
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a35      	ldr	r2, [pc, #212]	@ (8002e48 <SPI_Init+0x498>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d102      	bne.n	8002d7e <SPI_Init+0x3ce>
				xDMA1_RX_Init();
 8002d78:	f7ff f90a 	bl	8001f90 <xDMA1_RX_Init>
 8002d7c:	e012      	b.n	8002da4 <SPI_Init+0x3f4>
			}
			else if(config -> Port == SPI2){
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a32      	ldr	r2, [pc, #200]	@ (8002e4c <SPI_Init+0x49c>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d102      	bne.n	8002d8e <SPI_Init+0x3de>
				xDMA2_RX_Init();
 8002d88:	f7ff f92e 	bl	8001fe8 <xDMA2_RX_Init>
 8002d8c:	e00a      	b.n	8002da4 <SPI_Init+0x3f4>
			}
			else if(config -> Port == SPI3){
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a2f      	ldr	r2, [pc, #188]	@ (8002e50 <SPI_Init+0x4a0>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d102      	bne.n	8002d9e <SPI_Init+0x3ee>
				xDMA3_RX_Init();
 8002d98:	f7ff f952 	bl	8002040 <xDMA3_RX_Init>
 8002d9c:	e002      	b.n	8002da4 <SPI_Init+0x3f4>
			}
			else {return -1;}
 8002d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8002da2:	e04c      	b.n	8002e3e <SPI_Init+0x48e>
		}

		if(config -> dma == SPI_Configurations.DMA_Type.TX_DMA_Disable){
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	8c1b      	ldrh	r3, [r3, #32]
 8002da8:	223e      	movs	r2, #62	@ 0x3e
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d108      	bne.n	8002dc0 <SPI_Init+0x410>
			config -> Port -> CR2 &= ~SPI_CR2_TXDMAEN;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	685a      	ldr	r2, [r3, #4]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f022 0202 	bic.w	r2, r2, #2
 8002dbc:	605a      	str	r2, [r3, #4]
 8002dbe:	e02a      	b.n	8002e16 <SPI_Init+0x466>
		}
		else if(config -> dma == SPI_Configurations.DMA_Type.TX_DMA_Enable){
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	8c1b      	ldrh	r3, [r3, #32]
 8002dc4:	223d      	movs	r2, #61	@ 0x3d
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d122      	bne.n	8002e10 <SPI_Init+0x460>
			config -> Port -> CR2 |=  SPI_CR2_TXDMAEN;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	685a      	ldr	r2, [r3, #4]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f042 0202 	orr.w	r2, r2, #2
 8002dd8:	605a      	str	r2, [r3, #4]
			if(config -> Port == SPI1){
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a1a      	ldr	r2, [pc, #104]	@ (8002e48 <SPI_Init+0x498>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d102      	bne.n	8002dea <SPI_Init+0x43a>
				xDMA1_TX_Init();
 8002de4:	f7ff f850 	bl	8001e88 <xDMA1_TX_Init>
 8002de8:	e015      	b.n	8002e16 <SPI_Init+0x466>
			}
			else if(config -> Port == SPI2){
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a17      	ldr	r2, [pc, #92]	@ (8002e4c <SPI_Init+0x49c>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d102      	bne.n	8002dfa <SPI_Init+0x44a>
				xDMA2_TX_Init();
 8002df4:	f7ff f874 	bl	8001ee0 <xDMA2_TX_Init>
 8002df8:	e00d      	b.n	8002e16 <SPI_Init+0x466>
			}
			else if(config -> Port == SPI3){
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a14      	ldr	r2, [pc, #80]	@ (8002e50 <SPI_Init+0x4a0>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d102      	bne.n	8002e0a <SPI_Init+0x45a>
				xDMA3_TX_Init();
 8002e04:	f7ff f898 	bl	8001f38 <xDMA3_TX_Init>
 8002e08:	e005      	b.n	8002e16 <SPI_Init+0x466>
			}
			else {return -1;}
 8002e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e0e:	e016      	b.n	8002e3e <SPI_Init+0x48e>
		}
		else {return -1;}
 8002e10:	f04f 33ff 	mov.w	r3, #4294967295
 8002e14:	e013      	b.n	8002e3e <SPI_Init+0x48e>

		config -> Port -> CR1 &= ~SPI_CR1_SSM ;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e24:	601a      	str	r2, [r3, #0]
		config -> Port -> CR2 |=  SPI_CR2_SSOE ;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	685a      	ldr	r2, [r3, #4]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f042 0204 	orr.w	r2, r2, #4
 8002e34:	605a      	str	r2, [r3, #4]
	else
	{
		return -1;
	}

	return 1;
 8002e36:	2301      	movs	r3, #1
 8002e38:	e001      	b.n	8002e3e <SPI_Init+0x48e>
		return -1;
 8002e3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e46:	bf00      	nop
 8002e48:	40013000 	.word	0x40013000
 8002e4c:	40003800 	.word	0x40003800
 8002e50:	40003c00 	.word	0x40003c00

08002e54 <SPI_Enable>:

void SPI_Enable(SPI_Config *config)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
	config->Port -> CR1 |= SPI_CR1_SPE;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e6a:	601a      	str	r2, [r3, #0]
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <SPI_Disable>:

void SPI_Disable(SPI_Config *config)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
	config->Port -> CR1 &= ~SPI_CR1_SPE;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e8e:	601a      	str	r2, [r3, #0]
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <SPI_TRX_Byte>:
	if(config ->Port == SPI3)RCC -> APB1RSTR |= RCC_APB1RSTR_SPI3RST;
}


uint16_t SPI_TRX_Byte(SPI_Config *config,uint16_t tx_data)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b085      	sub	sp, #20
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
 8002ea4:	460b      	mov	r3, r1
 8002ea6:	807b      	strh	r3, [r7, #2]
	volatile uint16_t temp = 0;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	81fb      	strh	r3, [r7, #14]
	while (!(config->Port->SR & SPI_SR_TXE));
 8002eac:	bf00      	nop
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f003 0302 	and.w	r3, r3, #2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d0f8      	beq.n	8002eae <SPI_TRX_Byte+0x12>
	config->Port -> DR = tx_data;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	887a      	ldrh	r2, [r7, #2]
 8002ec2:	60da      	str	r2, [r3, #12]
	while (!(config->Port->SR & SPI_SR_RXNE));
 8002ec4:	bf00      	nop
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f003 0301 	and.w	r3, r3, #1
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d0f8      	beq.n	8002ec6 <SPI_TRX_Byte+0x2a>
	temp = config->Port -> DR;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	81fb      	strh	r3, [r7, #14]
	while (!(config->Port->SR & SPI_SR_TXE));
 8002ede:	bf00      	nop
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f003 0302 	and.w	r3, r3, #2
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d0f8      	beq.n	8002ee0 <SPI_TRX_Byte+0x44>
	while (config->Port->SR & SPI_SR_BSY);
 8002eee:	bf00      	nop
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1f8      	bne.n	8002ef0 <SPI_TRX_Byte+0x54>
	return temp;
 8002efe:	89fb      	ldrh	r3, [r7, #14]
 8002f00:	b29b      	uxth	r3, r3
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3714      	adds	r7, #20
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
	...

08002f10 <SPI_TRX_Buffer>:




int8_t SPI_TRX_Buffer(SPI_Config *config, uint16_t *tx_buffer,uint16_t *rx_buffer, uint16_t tx_length, uint16_t rx_length)
{
 8002f10:	b590      	push	{r4, r7, lr}
 8002f12:	b087      	sub	sp, #28
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	607a      	str	r2, [r7, #4]
 8002f1c:	807b      	strh	r3, [r7, #2]

	if((config->dma & SPI_Configurations.DMA_Type.RX_DMA_Enable) || (config->dma & SPI_Configurations.DMA_Type.TX_DMA_Enable))
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	8c1b      	ldrh	r3, [r3, #32]
 8002f22:	461a      	mov	r2, r3
 8002f24:	233f      	movs	r3, #63	@ 0x3f
 8002f26:	4013      	ands	r3, r2
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d107      	bne.n	8002f3c <SPI_TRX_Buffer+0x2c>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	8c1b      	ldrh	r3, [r3, #32]
 8002f30:	461a      	mov	r2, r3
 8002f32:	233d      	movs	r3, #61	@ 0x3d
 8002f34:	4013      	ands	r3, r2
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	f000 8168 	beq.w	800320c <SPI_TRX_Buffer+0x2fc>
	{
		if(config->Port == SPI1)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a86      	ldr	r2, [pc, #536]	@ (800315c <SPI_TRX_Buffer+0x24c>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d173      	bne.n	800302e <SPI_TRX_Buffer+0x11e>
		{
			xDMA1_TX.memory_address = (uint32_t)&tx_buffer[0];
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	4a85      	ldr	r2, [pc, #532]	@ (8003160 <SPI_TRX_Buffer+0x250>)
 8002f4a:	6313      	str	r3, [r2, #48]	@ 0x30
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA1_TX.memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	8a5b      	ldrh	r3, [r3, #18]
 8002f50:	220b      	movs	r2, #11
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d103      	bne.n	8002f5e <SPI_TRX_Buffer+0x4e>
 8002f56:	2200      	movs	r2, #0
 8002f58:	4b81      	ldr	r3, [pc, #516]	@ (8003160 <SPI_TRX_Buffer+0x250>)
 8002f5a:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f5c:	e008      	b.n	8002f70 <SPI_TRX_Buffer+0x60>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA1_TX.memory_data_size = DMA_Configuration.Memory_Data_Size.half_word;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	8a5b      	ldrh	r3, [r3, #18]
 8002f62:	220c      	movs	r2, #12
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d103      	bne.n	8002f70 <SPI_TRX_Buffer+0x60>
 8002f68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f6c:	4b7c      	ldr	r3, [pc, #496]	@ (8003160 <SPI_TRX_Buffer+0x250>)
 8002f6e:	629a      	str	r2, [r3, #40]	@ 0x28
			xDMA1_TX.peripheral_address = (uint32_t)&config->Port->DR;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	330c      	adds	r3, #12
 8002f76:	461a      	mov	r2, r3
 8002f78:	4b79      	ldr	r3, [pc, #484]	@ (8003160 <SPI_TRX_Buffer+0x250>)
 8002f7a:	62da      	str	r2, [r3, #44]	@ 0x2c
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA1_TX.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.byte;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	8a5b      	ldrh	r3, [r3, #18]
 8002f80:	220b      	movs	r2, #11
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d103      	bne.n	8002f8e <SPI_TRX_Buffer+0x7e>
 8002f86:	2200      	movs	r2, #0
 8002f88:	4b75      	ldr	r3, [pc, #468]	@ (8003160 <SPI_TRX_Buffer+0x250>)
 8002f8a:	625a      	str	r2, [r3, #36]	@ 0x24
 8002f8c:	e008      	b.n	8002fa0 <SPI_TRX_Buffer+0x90>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA1_TX.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8a5b      	ldrh	r3, [r3, #18]
 8002f92:	220c      	movs	r2, #12
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d103      	bne.n	8002fa0 <SPI_TRX_Buffer+0x90>
 8002f98:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002f9c:	4b70      	ldr	r3, [pc, #448]	@ (8003160 <SPI_TRX_Buffer+0x250>)
 8002f9e:	625a      	str	r2, [r3, #36]	@ 0x24
			xDMA1_TX.buffer_length = tx_length + 2;
 8002fa0:	887b      	ldrh	r3, [r7, #2]
 8002fa2:	3302      	adds	r3, #2
 8002fa4:	b29a      	uxth	r2, r3
 8002fa6:	4b6e      	ldr	r3, [pc, #440]	@ (8003160 <SPI_TRX_Buffer+0x250>)
 8002fa8:	869a      	strh	r2, [r3, #52]	@ 0x34
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
			xDMA1_RX.memory_address = (uint32_t)&rx_buffer[0];
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a6d      	ldr	r2, [pc, #436]	@ (8003164 <SPI_TRX_Buffer+0x254>)
 8002fae:	6313      	str	r3, [r2, #48]	@ 0x30
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA1_TX.memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	8a5b      	ldrh	r3, [r3, #18]
 8002fb4:	220b      	movs	r2, #11
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d103      	bne.n	8002fc2 <SPI_TRX_Buffer+0xb2>
 8002fba:	2200      	movs	r2, #0
 8002fbc:	4b68      	ldr	r3, [pc, #416]	@ (8003160 <SPI_TRX_Buffer+0x250>)
 8002fbe:	629a      	str	r2, [r3, #40]	@ 0x28
 8002fc0:	e008      	b.n	8002fd4 <SPI_TRX_Buffer+0xc4>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA1_TX.memory_data_size = DMA_Configuration.Memory_Data_Size.half_word;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	8a5b      	ldrh	r3, [r3, #18]
 8002fc6:	220c      	movs	r2, #12
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d103      	bne.n	8002fd4 <SPI_TRX_Buffer+0xc4>
 8002fcc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fd0:	4b63      	ldr	r3, [pc, #396]	@ (8003160 <SPI_TRX_Buffer+0x250>)
 8002fd2:	629a      	str	r2, [r3, #40]	@ 0x28
			xDMA1_RX.peripheral_address = (uint32_t)&config->Port->DR;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	330c      	adds	r3, #12
 8002fda:	461a      	mov	r2, r3
 8002fdc:	4b61      	ldr	r3, [pc, #388]	@ (8003164 <SPI_TRX_Buffer+0x254>)
 8002fde:	62da      	str	r2, [r3, #44]	@ 0x2c
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA1_TX.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.byte;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	8a5b      	ldrh	r3, [r3, #18]
 8002fe4:	220b      	movs	r2, #11
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d103      	bne.n	8002ff2 <SPI_TRX_Buffer+0xe2>
 8002fea:	2200      	movs	r2, #0
 8002fec:	4b5c      	ldr	r3, [pc, #368]	@ (8003160 <SPI_TRX_Buffer+0x250>)
 8002fee:	625a      	str	r2, [r3, #36]	@ 0x24
 8002ff0:	e008      	b.n	8003004 <SPI_TRX_Buffer+0xf4>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA1_TX.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	8a5b      	ldrh	r3, [r3, #18]
 8002ff6:	220c      	movs	r2, #12
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d103      	bne.n	8003004 <SPI_TRX_Buffer+0xf4>
 8002ffc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003000:	4b57      	ldr	r3, [pc, #348]	@ (8003160 <SPI_TRX_Buffer+0x250>)
 8003002:	625a      	str	r2, [r3, #36]	@ 0x24
			xDMA1_RX.buffer_length = rx_length;
 8003004:	4a57      	ldr	r2, [pc, #348]	@ (8003164 <SPI_TRX_Buffer+0x254>)
 8003006:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003008:	8693      	strh	r3, [r2, #52]	@ 0x34

			DMA_Set_Target(&xDMA1_TX);
 800300a:	4855      	ldr	r0, [pc, #340]	@ (8003160 <SPI_TRX_Buffer+0x250>)
 800300c:	f7fe f80e 	bl	800102c <DMA_Set_Target>
//			DMA_Set_Target(&xDMA1_RX);
			DMA_Set_Trigger(&xDMA1_TX);
 8003010:	4853      	ldr	r0, [pc, #332]	@ (8003160 <SPI_TRX_Buffer+0x250>)
 8003012:	f7fe f83f 	bl	8001094 <DMA_Set_Trigger>
//			DMA_Set_Trigger(&xDMA1_RX);

			while((DMA2_Stream3_Flag.Transfer_Complete_Flag == false)){}
 8003016:	bf00      	nop
 8003018:	4b53      	ldr	r3, [pc, #332]	@ (8003168 <SPI_TRX_Buffer+0x258>)
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	f083 0301 	eor.w	r3, r3, #1
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b00      	cmp	r3, #0
 8003024:	d1f8      	bne.n	8003018 <SPI_TRX_Buffer+0x108>
			DMA2_Stream3_Flag.Transfer_Complete_Flag = false;
 8003026:	4b50      	ldr	r3, [pc, #320]	@ (8003168 <SPI_TRX_Buffer+0x258>)
 8003028:	2200      	movs	r2, #0
 800302a:	701a      	strb	r2, [r3, #0]
		if(config->Port == SPI1)
 800302c:	e106      	b.n	800323c <SPI_TRX_Buffer+0x32c>


		}
		else if(config->Port == SPI2)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a4e      	ldr	r2, [pc, #312]	@ (800316c <SPI_TRX_Buffer+0x25c>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d168      	bne.n	800310a <SPI_TRX_Buffer+0x1fa>
		{
			xDMA2_TX.memory_address = (uint32_t)&tx_buffer[0];
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	4a4d      	ldr	r2, [pc, #308]	@ (8003170 <SPI_TRX_Buffer+0x260>)
 800303c:	6313      	str	r3, [r2, #48]	@ 0x30
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA2_TX.memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	8a5b      	ldrh	r3, [r3, #18]
 8003042:	220b      	movs	r2, #11
 8003044:	4293      	cmp	r3, r2
 8003046:	d103      	bne.n	8003050 <SPI_TRX_Buffer+0x140>
 8003048:	2200      	movs	r2, #0
 800304a:	4b49      	ldr	r3, [pc, #292]	@ (8003170 <SPI_TRX_Buffer+0x260>)
 800304c:	629a      	str	r2, [r3, #40]	@ 0x28
 800304e:	e008      	b.n	8003062 <SPI_TRX_Buffer+0x152>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA2_TX.memory_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	8a5b      	ldrh	r3, [r3, #18]
 8003054:	220c      	movs	r2, #12
 8003056:	4293      	cmp	r3, r2
 8003058:	d103      	bne.n	8003062 <SPI_TRX_Buffer+0x152>
 800305a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800305e:	4b44      	ldr	r3, [pc, #272]	@ (8003170 <SPI_TRX_Buffer+0x260>)
 8003060:	629a      	str	r2, [r3, #40]	@ 0x28

			xDMA2_TX.peripheral_address = (uint32_t)&config->Port->DR;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	330c      	adds	r3, #12
 8003068:	461a      	mov	r2, r3
 800306a:	4b41      	ldr	r3, [pc, #260]	@ (8003170 <SPI_TRX_Buffer+0x260>)
 800306c:	62da      	str	r2, [r3, #44]	@ 0x2c
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA2_TX.peripheral_data_size = DMA_Configuration.Memory_Data_Size.byte;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	8a5b      	ldrh	r3, [r3, #18]
 8003072:	220b      	movs	r2, #11
 8003074:	4293      	cmp	r3, r2
 8003076:	d103      	bne.n	8003080 <SPI_TRX_Buffer+0x170>
 8003078:	2200      	movs	r2, #0
 800307a:	4b3d      	ldr	r3, [pc, #244]	@ (8003170 <SPI_TRX_Buffer+0x260>)
 800307c:	625a      	str	r2, [r3, #36]	@ 0x24
 800307e:	e008      	b.n	8003092 <SPI_TRX_Buffer+0x182>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA2_TX.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	8a5b      	ldrh	r3, [r3, #18]
 8003084:	220c      	movs	r2, #12
 8003086:	4293      	cmp	r3, r2
 8003088:	d103      	bne.n	8003092 <SPI_TRX_Buffer+0x182>
 800308a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800308e:	4b38      	ldr	r3, [pc, #224]	@ (8003170 <SPI_TRX_Buffer+0x260>)
 8003090:	625a      	str	r2, [r3, #36]	@ 0x24
			xDMA2_RX.buffer_length = tx_length + 2;
 8003092:	887b      	ldrh	r3, [r7, #2]
 8003094:	3302      	adds	r3, #2
 8003096:	b29a      	uxth	r2, r3
 8003098:	4b36      	ldr	r3, [pc, #216]	@ (8003174 <SPI_TRX_Buffer+0x264>)
 800309a:	869a      	strh	r2, [r3, #52]	@ 0x34

			xDMA2_RX.memory_address = (uint32_t)&rx_buffer[0];
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	4a35      	ldr	r2, [pc, #212]	@ (8003174 <SPI_TRX_Buffer+0x264>)
 80030a0:	6313      	str	r3, [r2, #48]	@ 0x30
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA2_TX.memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	8a5b      	ldrh	r3, [r3, #18]
 80030a6:	220b      	movs	r2, #11
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d103      	bne.n	80030b4 <SPI_TRX_Buffer+0x1a4>
 80030ac:	2200      	movs	r2, #0
 80030ae:	4b30      	ldr	r3, [pc, #192]	@ (8003170 <SPI_TRX_Buffer+0x260>)
 80030b0:	629a      	str	r2, [r3, #40]	@ 0x28
 80030b2:	e008      	b.n	80030c6 <SPI_TRX_Buffer+0x1b6>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA2_TX.memory_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	8a5b      	ldrh	r3, [r3, #18]
 80030b8:	220c      	movs	r2, #12
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d103      	bne.n	80030c6 <SPI_TRX_Buffer+0x1b6>
 80030be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80030c2:	4b2b      	ldr	r3, [pc, #172]	@ (8003170 <SPI_TRX_Buffer+0x260>)
 80030c4:	629a      	str	r2, [r3, #40]	@ 0x28

			xDMA2_RX.peripheral_address = (uint32_t)&config->Port->DR;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	330c      	adds	r3, #12
 80030cc:	461a      	mov	r2, r3
 80030ce:	4b29      	ldr	r3, [pc, #164]	@ (8003174 <SPI_TRX_Buffer+0x264>)
 80030d0:	62da      	str	r2, [r3, #44]	@ 0x2c
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA2_TX.peripheral_data_size = DMA_Configuration.Memory_Data_Size.byte;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	8a5b      	ldrh	r3, [r3, #18]
 80030d6:	220b      	movs	r2, #11
 80030d8:	4293      	cmp	r3, r2
 80030da:	d103      	bne.n	80030e4 <SPI_TRX_Buffer+0x1d4>
 80030dc:	2200      	movs	r2, #0
 80030de:	4b24      	ldr	r3, [pc, #144]	@ (8003170 <SPI_TRX_Buffer+0x260>)
 80030e0:	625a      	str	r2, [r3, #36]	@ 0x24
 80030e2:	e008      	b.n	80030f6 <SPI_TRX_Buffer+0x1e6>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA2_TX.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	8a5b      	ldrh	r3, [r3, #18]
 80030e8:	220c      	movs	r2, #12
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d103      	bne.n	80030f6 <SPI_TRX_Buffer+0x1e6>
 80030ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80030f2:	4b1f      	ldr	r3, [pc, #124]	@ (8003170 <SPI_TRX_Buffer+0x260>)
 80030f4:	625a      	str	r2, [r3, #36]	@ 0x24
			xDMA2_RX.buffer_length = rx_length;
 80030f6:	4a1f      	ldr	r2, [pc, #124]	@ (8003174 <SPI_TRX_Buffer+0x264>)
 80030f8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80030fa:	8693      	strh	r3, [r2, #52]	@ 0x34

			DMA_Set_Target(&xDMA2_TX);
 80030fc:	481c      	ldr	r0, [pc, #112]	@ (8003170 <SPI_TRX_Buffer+0x260>)
 80030fe:	f7fd ff95 	bl	800102c <DMA_Set_Target>
//			DMA_Set_Target(&xDMA2_RX);
			DMA_Set_Trigger(&xDMA2_TX);
 8003102:	481b      	ldr	r0, [pc, #108]	@ (8003170 <SPI_TRX_Buffer+0x260>)
 8003104:	f7fd ffc6 	bl	8001094 <DMA_Set_Trigger>
		if(config->Port == SPI1)
 8003108:	e098      	b.n	800323c <SPI_TRX_Buffer+0x32c>
//			DMA_Set_Trigger(&xDMA2_RX);

		}
		else if(config->Port == SPI3)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a1a      	ldr	r2, [pc, #104]	@ (8003178 <SPI_TRX_Buffer+0x268>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d178      	bne.n	8003206 <SPI_TRX_Buffer+0x2f6>
		{
			xDMA3_TX.memory_address = (uint32_t)&tx_buffer[0];
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	4a19      	ldr	r2, [pc, #100]	@ (800317c <SPI_TRX_Buffer+0x26c>)
 8003118:	6313      	str	r3, [r2, #48]	@ 0x30
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA3_TX.memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	8a5b      	ldrh	r3, [r3, #18]
 800311e:	220b      	movs	r2, #11
 8003120:	4293      	cmp	r3, r2
 8003122:	d103      	bne.n	800312c <SPI_TRX_Buffer+0x21c>
 8003124:	2200      	movs	r2, #0
 8003126:	4b15      	ldr	r3, [pc, #84]	@ (800317c <SPI_TRX_Buffer+0x26c>)
 8003128:	629a      	str	r2, [r3, #40]	@ 0x28
 800312a:	e008      	b.n	800313e <SPI_TRX_Buffer+0x22e>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA3_TX.memory_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	8a5b      	ldrh	r3, [r3, #18]
 8003130:	220c      	movs	r2, #12
 8003132:	4293      	cmp	r3, r2
 8003134:	d103      	bne.n	800313e <SPI_TRX_Buffer+0x22e>
 8003136:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800313a:	4b10      	ldr	r3, [pc, #64]	@ (800317c <SPI_TRX_Buffer+0x26c>)
 800313c:	629a      	str	r2, [r3, #40]	@ 0x28

			xDMA3_TX.peripheral_address = (uint32_t)&config->Port->DR;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	330c      	adds	r3, #12
 8003144:	461a      	mov	r2, r3
 8003146:	4b0d      	ldr	r3, [pc, #52]	@ (800317c <SPI_TRX_Buffer+0x26c>)
 8003148:	62da      	str	r2, [r3, #44]	@ 0x2c
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA3_TX.peripheral_data_size = DMA_Configuration.Memory_Data_Size.byte;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	8a5b      	ldrh	r3, [r3, #18]
 800314e:	220b      	movs	r2, #11
 8003150:	4293      	cmp	r3, r2
 8003152:	d115      	bne.n	8003180 <SPI_TRX_Buffer+0x270>
 8003154:	2200      	movs	r2, #0
 8003156:	4b09      	ldr	r3, [pc, #36]	@ (800317c <SPI_TRX_Buffer+0x26c>)
 8003158:	625a      	str	r2, [r3, #36]	@ 0x24
 800315a:	e01a      	b.n	8003192 <SPI_TRX_Buffer+0x282>
 800315c:	40013000 	.word	0x40013000
 8003160:	200000a0 	.word	0x200000a0
 8003164:	200000d8 	.word	0x200000d8
 8003168:	20000078 	.word	0x20000078
 800316c:	40003800 	.word	0x40003800
 8003170:	20000110 	.word	0x20000110
 8003174:	20000148 	.word	0x20000148
 8003178:	40003c00 	.word	0x40003c00
 800317c:	20000180 	.word	0x20000180
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA3_TX.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8a5b      	ldrh	r3, [r3, #18]
 8003184:	220c      	movs	r2, #12
 8003186:	4293      	cmp	r3, r2
 8003188:	d103      	bne.n	8003192 <SPI_TRX_Buffer+0x282>
 800318a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800318e:	4b2e      	ldr	r3, [pc, #184]	@ (8003248 <SPI_TRX_Buffer+0x338>)
 8003190:	625a      	str	r2, [r3, #36]	@ 0x24
			xDMA3_RX.buffer_length = tx_length;
 8003192:	4a2e      	ldr	r2, [pc, #184]	@ (800324c <SPI_TRX_Buffer+0x33c>)
 8003194:	887b      	ldrh	r3, [r7, #2]
 8003196:	8693      	strh	r3, [r2, #52]	@ 0x34

			xDMA3_RX.memory_address = (uint32_t)&rx_buffer[0];
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	4a2c      	ldr	r2, [pc, #176]	@ (800324c <SPI_TRX_Buffer+0x33c>)
 800319c:	6313      	str	r3, [r2, #48]	@ 0x30
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA3_TX.memory_data_size = DMA_Configuration.Memory_Data_Size.byte;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	8a5b      	ldrh	r3, [r3, #18]
 80031a2:	220b      	movs	r2, #11
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d103      	bne.n	80031b0 <SPI_TRX_Buffer+0x2a0>
 80031a8:	2200      	movs	r2, #0
 80031aa:	4b27      	ldr	r3, [pc, #156]	@ (8003248 <SPI_TRX_Buffer+0x338>)
 80031ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80031ae:	e008      	b.n	80031c2 <SPI_TRX_Buffer+0x2b2>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA3_TX.memory_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8a5b      	ldrh	r3, [r3, #18]
 80031b4:	220c      	movs	r2, #12
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d103      	bne.n	80031c2 <SPI_TRX_Buffer+0x2b2>
 80031ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80031be:	4b22      	ldr	r3, [pc, #136]	@ (8003248 <SPI_TRX_Buffer+0x338>)
 80031c0:	629a      	str	r2, [r3, #40]	@ 0x28

			xDMA3_RX.peripheral_address = (uint32_t)&config->Port->DR;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	330c      	adds	r3, #12
 80031c8:	461a      	mov	r2, r3
 80031ca:	4b20      	ldr	r3, [pc, #128]	@ (800324c <SPI_TRX_Buffer+0x33c>)
 80031cc:	62da      	str	r2, [r3, #44]	@ 0x2c
			if(config->data_format == SPI_Configurations.Data_Format.Bit8) xDMA3_TX.peripheral_data_size = DMA_Configuration.Memory_Data_Size.byte;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	8a5b      	ldrh	r3, [r3, #18]
 80031d2:	220b      	movs	r2, #11
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d103      	bne.n	80031e0 <SPI_TRX_Buffer+0x2d0>
 80031d8:	2200      	movs	r2, #0
 80031da:	4b1b      	ldr	r3, [pc, #108]	@ (8003248 <SPI_TRX_Buffer+0x338>)
 80031dc:	625a      	str	r2, [r3, #36]	@ 0x24
 80031de:	e008      	b.n	80031f2 <SPI_TRX_Buffer+0x2e2>
			else if(config->data_format == SPI_Configurations.Data_Format.Bit16) xDMA3_TX.peripheral_data_size = DMA_Configuration.Peripheral_Data_Size.half_word;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	8a5b      	ldrh	r3, [r3, #18]
 80031e4:	220c      	movs	r2, #12
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d103      	bne.n	80031f2 <SPI_TRX_Buffer+0x2e2>
 80031ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80031ee:	4b16      	ldr	r3, [pc, #88]	@ (8003248 <SPI_TRX_Buffer+0x338>)
 80031f0:	625a      	str	r2, [r3, #36]	@ 0x24
			xDMA3_RX.buffer_length = rx_length;
 80031f2:	4a16      	ldr	r2, [pc, #88]	@ (800324c <SPI_TRX_Buffer+0x33c>)
 80031f4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80031f6:	8693      	strh	r3, [r2, #52]	@ 0x34

			DMA_Set_Target(&xDMA3_TX);
 80031f8:	4813      	ldr	r0, [pc, #76]	@ (8003248 <SPI_TRX_Buffer+0x338>)
 80031fa:	f7fd ff17 	bl	800102c <DMA_Set_Target>
//			DMA_Set_Target(&xDMA3_RX);
			DMA_Set_Trigger(&xDMA3_TX);
 80031fe:	4812      	ldr	r0, [pc, #72]	@ (8003248 <SPI_TRX_Buffer+0x338>)
 8003200:	f7fd ff48 	bl	8001094 <DMA_Set_Trigger>
		if(config->Port == SPI1)
 8003204:	e01a      	b.n	800323c <SPI_TRX_Buffer+0x32c>
//			DMA_Set_Trigger(&xDMA3_RX);

		}
		else
		{
			return -1;
 8003206:	f04f 33ff 	mov.w	r3, #4294967295
 800320a:	e018      	b.n	800323e <SPI_TRX_Buffer+0x32e>
		}
	}
	else
	{
		for(uint16_t i = 0; i < tx_length; i++)
 800320c:	2300      	movs	r3, #0
 800320e:	82fb      	strh	r3, [r7, #22]
 8003210:	e010      	b.n	8003234 <SPI_TRX_Buffer+0x324>
		{
			rx_buffer[i] = SPI_TRX_Byte(config,tx_buffer[i]);
 8003212:	8afb      	ldrh	r3, [r7, #22]
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	68ba      	ldr	r2, [r7, #8]
 8003218:	4413      	add	r3, r2
 800321a:	8819      	ldrh	r1, [r3, #0]
 800321c:	8afb      	ldrh	r3, [r7, #22]
 800321e:	005b      	lsls	r3, r3, #1
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	18d4      	adds	r4, r2, r3
 8003224:	68f8      	ldr	r0, [r7, #12]
 8003226:	f7ff fe39 	bl	8002e9c <SPI_TRX_Byte>
 800322a:	4603      	mov	r3, r0
 800322c:	8023      	strh	r3, [r4, #0]
		for(uint16_t i = 0; i < tx_length; i++)
 800322e:	8afb      	ldrh	r3, [r7, #22]
 8003230:	3301      	adds	r3, #1
 8003232:	82fb      	strh	r3, [r7, #22]
 8003234:	8afa      	ldrh	r2, [r7, #22]
 8003236:	887b      	ldrh	r3, [r7, #2]
 8003238:	429a      	cmp	r2, r3
 800323a:	d3ea      	bcc.n	8003212 <SPI_TRX_Buffer+0x302>
		}
	}

	return 1;
 800323c:	2301      	movs	r3, #1
}
 800323e:	4618      	mov	r0, r3
 8003240:	371c      	adds	r7, #28
 8003242:	46bd      	mov	sp, r7
 8003244:	bd90      	pop	{r4, r7, pc}
 8003246:	bf00      	nop
 8003248:	20000180 	.word	0x20000180
 800324c:	200001b8 	.word	0x200001b8

08003250 <SPI_NSS_High>:


void SPI_NSS_High(SPI_Config *config)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b082      	sub	sp, #8
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
	GPIO_Pin_High(config->NSS_Port, config->NSS_Pin);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	7b1b      	ldrb	r3, [r3, #12]
 8003260:	4619      	mov	r1, r3
 8003262:	4610      	mov	r0, r2
 8003264:	f7fe fdfd 	bl	8001e62 <GPIO_Pin_High>
}
 8003268:	bf00      	nop
 800326a:	3708      	adds	r7, #8
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <SPI_Data_Format_Update>:

void SPI_Data_Format_Update(SPI_Config *config)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
	SPI_Disable(config);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f7ff fdfd 	bl	8002e78 <SPI_Disable>
	if(config -> data_format == SPI_Configurations.Data_Format.Bit8) config -> Port -> CR1 &= ~SPI_CR1_DFF;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	8a5b      	ldrh	r3, [r3, #18]
 8003282:	220b      	movs	r2, #11
 8003284:	4293      	cmp	r3, r2
 8003286:	d108      	bne.n	800329a <SPI_Data_Format_Update+0x2a>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003296:	601a      	str	r2, [r3, #0]
 8003298:	e00c      	b.n	80032b4 <SPI_Data_Format_Update+0x44>
	else if(config -> data_format == SPI_Configurations.Data_Format.Bit16) config -> Port -> CR1 |=  SPI_CR1_DFF;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	8a5b      	ldrh	r3, [r3, #18]
 800329e:	220c      	movs	r2, #12
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d107      	bne.n	80032b4 <SPI_Data_Format_Update+0x44>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80032b2:	601a      	str	r2, [r3, #0]
	SPI_Enable(config);
 80032b4:	6878      	ldr	r0, [r7, #4]
 80032b6:	f7ff fdcd 	bl	8002e54 <SPI_Enable>
}
 80032ba:	bf00      	nop
 80032bc:	3708      	adds	r7, #8
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}

080032c2 <SPI_NSS_Low>:

void SPI_NSS_Low(SPI_Config *config)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b082      	sub	sp, #8
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	6078      	str	r0, [r7, #4]
	GPIO_Pin_Low(config->NSS_Port, config->NSS_Pin);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	689a      	ldr	r2, [r3, #8]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	7b1b      	ldrb	r3, [r3, #12]
 80032d2:	4619      	mov	r1, r3
 80032d4:	4610      	mov	r0, r2
 80032d6:	f7fe fdaf 	bl	8001e38 <GPIO_Pin_Low>
}
 80032da:	bf00      	nop
 80032dc:	3708      	adds	r7, #8
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
	...

080032e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	4603      	mov	r3, r0
 80032ec:	6039      	str	r1, [r7, #0]
 80032ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	db0a      	blt.n	800330e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	b2da      	uxtb	r2, r3
 80032fc:	490c      	ldr	r1, [pc, #48]	@ (8003330 <__NVIC_SetPriority+0x4c>)
 80032fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003302:	0112      	lsls	r2, r2, #4
 8003304:	b2d2      	uxtb	r2, r2
 8003306:	440b      	add	r3, r1
 8003308:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800330c:	e00a      	b.n	8003324 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	b2da      	uxtb	r2, r3
 8003312:	4908      	ldr	r1, [pc, #32]	@ (8003334 <__NVIC_SetPriority+0x50>)
 8003314:	79fb      	ldrb	r3, [r7, #7]
 8003316:	f003 030f 	and.w	r3, r3, #15
 800331a:	3b04      	subs	r3, #4
 800331c:	0112      	lsls	r2, r2, #4
 800331e:	b2d2      	uxtb	r2, r2
 8003320:	440b      	add	r3, r1
 8003322:	761a      	strb	r2, [r3, #24]
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr
 8003330:	e000e100 	.word	0xe000e100
 8003334:	e000ed00 	.word	0xe000ed00

08003338 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	3b01      	subs	r3, #1
 8003344:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003348:	d301      	bcc.n	800334e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800334a:	2301      	movs	r3, #1
 800334c:	e00f      	b.n	800336e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800334e:	4a0a      	ldr	r2, [pc, #40]	@ (8003378 <SysTick_Config+0x40>)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	3b01      	subs	r3, #1
 8003354:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003356:	210f      	movs	r1, #15
 8003358:	f04f 30ff 	mov.w	r0, #4294967295
 800335c:	f7ff ffc2 	bl	80032e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003360:	4b05      	ldr	r3, [pc, #20]	@ (8003378 <SysTick_Config+0x40>)
 8003362:	2200      	movs	r2, #0
 8003364:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003366:	4b04      	ldr	r3, [pc, #16]	@ (8003378 <SysTick_Config+0x40>)
 8003368:	2207      	movs	r2, #7
 800336a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800336c:	2300      	movs	r3, #0
}
 800336e:	4618      	mov	r0, r3
 8003370:	3708      	adds	r7, #8
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	e000e010 	.word	0xe000e010

0800337c <MCU_Clock_Setup>:
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
	uint8_t pll_m = 8;
 8003382:	2308      	movs	r3, #8
 8003384:	71fb      	strb	r3, [r7, #7]
	uint16_t pll_n = 336; //192
 8003386:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800338a:	80bb      	strh	r3, [r7, #4]
	uint8_t pll_p = 0;
 800338c:	2300      	movs	r3, #0
 800338e:	70fb      	strb	r3, [r7, #3]
	uint8_t pll_q = 7;
 8003390:	2307      	movs	r3, #7
 8003392:	70bb      	strb	r3, [r7, #2]
	RCC->PLLCFGR = 0x00000000;
 8003394:	4b3c      	ldr	r3, [pc, #240]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 8003396:	2200      	movs	r2, #0
 8003398:	605a      	str	r2, [r3, #4]
	RCC -> CR |= RCC_CR_HSEON;
 800339a:	4b3b      	ldr	r3, [pc, #236]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a3a      	ldr	r2, [pc, #232]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 80033a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033a4:	6013      	str	r3, [r2, #0]
	while(!(RCC -> CR & RCC_CR_HSERDY)){}
 80033a6:	bf00      	nop
 80033a8:	4b37      	ldr	r3, [pc, #220]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d0f9      	beq.n	80033a8 <MCU_Clock_Setup+0x2c>
	RCC -> APB1ENR |= RCC_APB1ENR_PWREN;
 80033b4:	4b34      	ldr	r3, [pc, #208]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 80033b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b8:	4a33      	ldr	r2, [pc, #204]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 80033ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033be:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR ->CR |= PWR_CR_VOS;
 80033c0:	4b32      	ldr	r3, [pc, #200]	@ (800348c <MCU_Clock_Setup+0x110>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a31      	ldr	r2, [pc, #196]	@ (800348c <MCU_Clock_Setup+0x110>)
 80033c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033ca:	6013      	str	r3, [r2, #0]
	FLASH -> ACR |= FLASH_ACR_ICEN | FLASH_ACR_PRFTEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS;
 80033cc:	4b30      	ldr	r3, [pc, #192]	@ (8003490 <MCU_Clock_Setup+0x114>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a2f      	ldr	r2, [pc, #188]	@ (8003490 <MCU_Clock_Setup+0x114>)
 80033d2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80033d6:	f043 0305 	orr.w	r3, r3, #5
 80033da:	6013      	str	r3, [r2, #0]
	RCC->PLLCFGR |= (pll_q << 24) | (pll_p << 16) | (pll_n << 6) | (pll_m << 0);
 80033dc:	4b2a      	ldr	r3, [pc, #168]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	78ba      	ldrb	r2, [r7, #2]
 80033e2:	0611      	lsls	r1, r2, #24
 80033e4:	78fa      	ldrb	r2, [r7, #3]
 80033e6:	0412      	lsls	r2, r2, #16
 80033e8:	4311      	orrs	r1, r2
 80033ea:	88ba      	ldrh	r2, [r7, #4]
 80033ec:	0192      	lsls	r2, r2, #6
 80033ee:	4311      	orrs	r1, r2
 80033f0:	79fa      	ldrb	r2, [r7, #7]
 80033f2:	430a      	orrs	r2, r1
 80033f4:	4611      	mov	r1, r2
 80033f6:	4a24      	ldr	r2, [pc, #144]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 80033f8:	430b      	orrs	r3, r1
 80033fa:	6053      	str	r3, [r2, #4]
	RCC ->PLLCFGR |= 1 << 22;
 80033fc:	4b22      	ldr	r3, [pc, #136]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	4a21      	ldr	r2, [pc, #132]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 8003402:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003406:	6053      	str	r3, [r2, #4]
	RCC -> CFGR |= RCC_CFGR_HPRE_DIV1;
 8003408:	4b1f      	ldr	r3, [pc, #124]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 800340a:	4a1f      	ldr	r2, [pc, #124]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE1_DIV4;
 8003410:	4b1d      	ldr	r3, [pc, #116]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	4a1c      	ldr	r2, [pc, #112]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 8003416:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 800341a:	6093      	str	r3, [r2, #8]
	RCC -> CFGR |= RCC_CFGR_PPRE2_DIV2;
 800341c:	4b1a      	ldr	r3, [pc, #104]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	4a19      	ldr	r2, [pc, #100]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 8003422:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003426:	6093      	str	r3, [r2, #8]
	RCC -> CR |= RCC_CR_PLLON;
 8003428:	4b17      	ldr	r3, [pc, #92]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a16      	ldr	r2, [pc, #88]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 800342e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003432:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY)){}
 8003434:	bf00      	nop
 8003436:	4b14      	ldr	r3, [pc, #80]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d0f9      	beq.n	8003436 <MCU_Clock_Setup+0xba>
	RCC -> CFGR |= RCC_CFGR_SW_PLL;
 8003442:	4b11      	ldr	r3, [pc, #68]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	4a10      	ldr	r2, [pc, #64]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 8003448:	f043 0302 	orr.w	r3, r3, #2
 800344c:	6093      	str	r3, [r2, #8]
	while((RCC -> CFGR & RCC_CFGR_SWS_PLL) != RCC_CFGR_SWS_PLL);
 800344e:	bf00      	nop
 8003450:	4b0d      	ldr	r3, [pc, #52]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f003 0308 	and.w	r3, r3, #8
 8003458:	2b08      	cmp	r3, #8
 800345a:	d1f9      	bne.n	8003450 <MCU_Clock_Setup+0xd4>
	SystemCoreClockUpdate();
 800345c:	f000 f8f8 	bl	8003650 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock/168);
 8003460:	4b0c      	ldr	r3, [pc, #48]	@ (8003494 <MCU_Clock_Setup+0x118>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	08db      	lsrs	r3, r3, #3
 8003466:	4a0c      	ldr	r2, [pc, #48]	@ (8003498 <MCU_Clock_Setup+0x11c>)
 8003468:	fba2 2303 	umull	r2, r3, r2, r3
 800346c:	085b      	lsrs	r3, r3, #1
 800346e:	4618      	mov	r0, r3
 8003470:	f7ff ff62 	bl	8003338 <SysTick_Config>
	RCC -> APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8003474:	4b04      	ldr	r3, [pc, #16]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 8003476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003478:	4a03      	ldr	r2, [pc, #12]	@ (8003488 <MCU_Clock_Setup+0x10c>)
 800347a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800347e:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8003480:	bf00      	nop
 8003482:	3708      	adds	r7, #8
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}
 8003488:	40023800 	.word	0x40023800
 800348c:	40007000 	.word	0x40007000
 8003490:	40023c00 	.word	0x40023c00
 8003494:	20000000 	.word	0x20000000
 8003498:	18618619 	.word	0x18618619

0800349c <Delay_Config>:
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
	SysTick->CTRL = 0;
 80034a0:	4b09      	ldr	r3, [pc, #36]	@ (80034c8 <Delay_Config+0x2c>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	601a      	str	r2, [r3, #0]
	SysTick->LOAD = 0x00FFFFFF;
 80034a6:	4b08      	ldr	r3, [pc, #32]	@ (80034c8 <Delay_Config+0x2c>)
 80034a8:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 80034ac:	605a      	str	r2, [r3, #4]
	SysTick->VAL = 0;
 80034ae:	4b06      	ldr	r3, [pc, #24]	@ (80034c8 <Delay_Config+0x2c>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	609a      	str	r2, [r3, #8]
	SysTick->CTRL = 5;
 80034b4:	4b04      	ldr	r3, [pc, #16]	@ (80034c8 <Delay_Config+0x2c>)
 80034b6:	2205      	movs	r2, #5
 80034b8:	601a      	str	r2, [r3, #0]
	return (0UL);                                                     /* Function successful */
 80034ba:	2300      	movs	r3, #0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	e000e010 	.word	0xe000e010

080034cc <Delay_ms>:
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	ed87 0a01 	vstr	s0, [r7, #4]
	unsigned long x =0x29040 * (ms);
 80034d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80034da:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8003520 <Delay_ms+0x54>
 80034de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034e6:	ee17 3a90 	vmov	r3, s15
 80034ea:	60fb      	str	r3, [r7, #12]
	SysTick->LOAD =  x ;
 80034ec:	4a0d      	ldr	r2, [pc, #52]	@ (8003524 <Delay_ms+0x58>)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6053      	str	r3, [r2, #4]
	SysTick->VAL = 0;
 80034f2:	4b0c      	ldr	r3, [pc, #48]	@ (8003524 <Delay_ms+0x58>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	609a      	str	r2, [r3, #8]
	SysTick->CTRL |= 1;
 80034f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003524 <Delay_ms+0x58>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a09      	ldr	r2, [pc, #36]	@ (8003524 <Delay_ms+0x58>)
 80034fe:	f043 0301 	orr.w	r3, r3, #1
 8003502:	6013      	str	r3, [r2, #0]
	while((SysTick->CTRL & 0x00010000) == 0);
 8003504:	bf00      	nop
 8003506:	4b07      	ldr	r3, [pc, #28]	@ (8003524 <Delay_ms+0x58>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d0f9      	beq.n	8003506 <Delay_ms+0x3a>
	return (0UL);                                                     /* Function successful */
 8003512:	2300      	movs	r3, #0
}
 8003514:	4618      	mov	r0, r3
 8003516:	3714      	adds	r7, #20
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr
 8003520:	48241000 	.word	0x48241000
 8003524:	e000e010 	.word	0xe000e010

08003528 <Delay_s>:


__STATIC_INLINE uint32_t Delay_s(unsigned long s)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
	s = s * 1000;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003536:	fb02 f303 	mul.w	r3, r2, r3
 800353a:	607b      	str	r3, [r7, #4]
	for (; s>0; s--)
 800353c:	e006      	b.n	800354c <Delay_s+0x24>
	{
		Delay_ms(1);
 800353e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8003542:	f7ff ffc3 	bl	80034cc <Delay_ms>
	for (; s>0; s--)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	3b01      	subs	r3, #1
 800354a:	607b      	str	r3, [r7, #4]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d1f5      	bne.n	800353e <Delay_s+0x16>
	}
	return (0UL);
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	3708      	adds	r7, #8
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <main>:
SPI_Config x;

GC9A01_Typedef GC9A01_Driver;

int main(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
	MCU_Clock_Setup();
 8003560:	f7ff ff0c 	bl	800337c <MCU_Clock_Setup>
	Delay_Config();
 8003564:	f7ff ff9a 	bl	800349c <Delay_Config>




	GC9A01_Driver.SPI_Driver.NSS_Pin = 3;
 8003568:	4b2d      	ldr	r3, [pc, #180]	@ (8003620 <main+0xc4>)
 800356a:	2203      	movs	r2, #3
 800356c:	731a      	strb	r2, [r3, #12]
	GC9A01_Driver.SPI_Driver.NSS_Port = GPIOA;
 800356e:	4b2c      	ldr	r3, [pc, #176]	@ (8003620 <main+0xc4>)
 8003570:	4a2c      	ldr	r2, [pc, #176]	@ (8003624 <main+0xc8>)
 8003572:	609a      	str	r2, [r3, #8]
	GC9A01_Driver.SPI_Driver.clock_pin = SPI_Configurations.Pin._SPI1_.CLK1.PA5;
 8003574:	220f      	movs	r2, #15
 8003576:	4b2a      	ldr	r3, [pc, #168]	@ (8003620 <main+0xc4>)
 8003578:	711a      	strb	r2, [r3, #4]
	GC9A01_Driver.SPI_Driver.miso_pin = SPI_Configurations.Pin._SPI1_.MISO1.PA6;
 800357a:	2210      	movs	r2, #16
 800357c:	4b28      	ldr	r3, [pc, #160]	@ (8003620 <main+0xc4>)
 800357e:	719a      	strb	r2, [r3, #6]
	GC9A01_Driver.SPI_Driver.mosi_pin = SPI_Configurations.Pin._SPI1_.MOSI1.PA7;
 8003580:	2211      	movs	r2, #17
 8003582:	4b27      	ldr	r3, [pc, #156]	@ (8003620 <main+0xc4>)
 8003584:	715a      	strb	r2, [r3, #5]
	GC9A01_Driver.DC_Pin = 2;
 8003586:	4b26      	ldr	r3, [pc, #152]	@ (8003620 <main+0xc4>)
 8003588:	2202      	movs	r2, #2
 800358a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	GC9A01_Driver.DC_Port = GPIOA;
 800358e:	4b24      	ldr	r3, [pc, #144]	@ (8003620 <main+0xc4>)
 8003590:	4a24      	ldr	r2, [pc, #144]	@ (8003624 <main+0xc8>)
 8003592:	625a      	str	r2, [r3, #36]	@ 0x24
	GC9A01_Driver.Reset_Pin = 1;
 8003594:	4b22      	ldr	r3, [pc, #136]	@ (8003620 <main+0xc4>)
 8003596:	2201      	movs	r2, #1
 8003598:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	GC9A01_Driver.Reset_Port = GPIOA;
 800359c:	4b20      	ldr	r3, [pc, #128]	@ (8003620 <main+0xc4>)
 800359e:	4a21      	ldr	r2, [pc, #132]	@ (8003624 <main+0xc8>)
 80035a0:	62da      	str	r2, [r3, #44]	@ 0x2c

	GC9A01_Driver.SPI_Driver.Port = SPI1;
 80035a2:	4b1f      	ldr	r3, [pc, #124]	@ (8003620 <main+0xc4>)
 80035a4:	4a20      	ldr	r2, [pc, #128]	@ (8003628 <main+0xcc>)
 80035a6:	601a      	str	r2, [r3, #0]
	GC9A01_Driver.SPI_Driver.clock_phase = SPI_Configurations.Clock_Phase.Low_0;
 80035a8:	2317      	movs	r3, #23
 80035aa:	461a      	mov	r2, r3
 80035ac:	4b1c      	ldr	r3, [pc, #112]	@ (8003620 <main+0xc4>)
 80035ae:	839a      	strh	r2, [r3, #28]
	GC9A01_Driver.SPI_Driver.clock_polarity = SPI_Configurations.Clock_Polarity.Low_0;
 80035b0:	2321      	movs	r3, #33	@ 0x21
 80035b2:	461a      	mov	r2, r3
 80035b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003620 <main+0xc4>)
 80035b6:	835a      	strh	r2, [r3, #26]
	GC9A01_Driver.SPI_Driver.crc = SPI_Configurations.CRC_Enable.Disable;
 80035b8:	2300      	movs	r3, #0
 80035ba:	461a      	mov	r2, r3
 80035bc:	4b18      	ldr	r3, [pc, #96]	@ (8003620 <main+0xc4>)
 80035be:	821a      	strh	r2, [r3, #16]
	GC9A01_Driver.SPI_Driver.data_format = SPI_Configurations.Data_Format.Bit8;
 80035c0:	230b      	movs	r3, #11
 80035c2:	461a      	mov	r2, r3
 80035c4:	4b16      	ldr	r3, [pc, #88]	@ (8003620 <main+0xc4>)
 80035c6:	825a      	strh	r2, [r3, #18]
	GC9A01_Driver.SPI_Driver.dma = SPI_Configurations.DMA_Type.TX_DMA_Enable;
 80035c8:	233d      	movs	r3, #61	@ 0x3d
 80035ca:	461a      	mov	r2, r3
 80035cc:	4b14      	ldr	r3, [pc, #80]	@ (8003620 <main+0xc4>)
 80035ce:	841a      	strh	r2, [r3, #32]
	GC9A01_Driver.SPI_Driver.frame_format = SPI_Configurations.Frame_Format.MSB_First;
 80035d0:	2317      	movs	r3, #23
 80035d2:	461a      	mov	r2, r3
 80035d4:	4b12      	ldr	r3, [pc, #72]	@ (8003620 <main+0xc4>)
 80035d6:	829a      	strh	r2, [r3, #20]
	GC9A01_Driver.SPI_Driver.interrupt = SPI_Configurations.Interrupts.Disable;
 80035d8:	2346      	movs	r3, #70	@ 0x46
 80035da:	461a      	mov	r2, r3
 80035dc:	4b10      	ldr	r3, [pc, #64]	@ (8003620 <main+0xc4>)
 80035de:	83da      	strh	r2, [r3, #30]
	GC9A01_Driver.SPI_Driver.mode = SPI_Configurations.Mode.Full_Duplex_Master;
 80035e0:	230b      	movs	r3, #11
 80035e2:	461a      	mov	r2, r3
 80035e4:	4b0e      	ldr	r3, [pc, #56]	@ (8003620 <main+0xc4>)
 80035e6:	81da      	strh	r2, [r3, #14]
	GC9A01_Driver.SPI_Driver.prescaler = SPI_Configurations.Prescaler.CLK_div_2;
 80035e8:	2328      	movs	r3, #40	@ 0x28
 80035ea:	461a      	mov	r2, r3
 80035ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003620 <main+0xc4>)
 80035ee:	82da      	strh	r2, [r3, #22]
	GC9A01_Driver.SPI_Driver.type = SPI_Configurations.Type.Master;
 80035f0:	2332      	movs	r3, #50	@ 0x32
 80035f2:	461a      	mov	r2, r3
 80035f4:	4b0a      	ldr	r3, [pc, #40]	@ (8003620 <main+0xc4>)
 80035f6:	831a      	strh	r2, [r3, #24]
	GC9A01_Init(&GC9A01_Driver);
 80035f8:	4809      	ldr	r0, [pc, #36]	@ (8003620 <main+0xc4>)
 80035fa:	f7fd ff8b 	bl	8001514 <GC9A01_Init>


	GC9A01_Splash_Screen(&GC9A01_Driver, 0xFf00);
 80035fe:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 8003602:	4807      	ldr	r0, [pc, #28]	@ (8003620 <main+0xc4>)
 8003604:	f7fe fae7 	bl	8001bd6 <GC9A01_Splash_Screen>
	Delay_s(1);
 8003608:	2001      	movs	r0, #1
 800360a:	f7ff ff8d 	bl	8003528 <Delay_s>
	GC9A01_Splash_Screen(&GC9A01_Driver, 0x00FF);
 800360e:	21ff      	movs	r1, #255	@ 0xff
 8003610:	4803      	ldr	r0, [pc, #12]	@ (8003620 <main+0xc4>)
 8003612:	f7fe fae0 	bl	8001bd6 <GC9A01_Splash_Screen>
	Delay_s(1);
 8003616:	2001      	movs	r0, #1
 8003618:	f7ff ff86 	bl	8003528 <Delay_s>
//	uint16_t green = 0x00;
//	uint16_t blue = 0x00;
//
//	int i  = 0;

	for(;;)
 800361c:	bf00      	nop
 800361e:	e7fd      	b.n	800361c <main+0xc0>
 8003620:	200001f0 	.word	0x200001f0
 8003624:	40020000 	.word	0x40020000
 8003628:	40013000 	.word	0x40013000

0800362c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800362c:	b480      	push	{r7}
 800362e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003630:	4b06      	ldr	r3, [pc, #24]	@ (800364c <SystemInit+0x20>)
 8003632:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003636:	4a05      	ldr	r2, [pc, #20]	@ (800364c <SystemInit+0x20>)
 8003638:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800363c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003640:	bf00      	nop
 8003642:	46bd      	mov	sp, r7
 8003644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	e000ed00 	.word	0xe000ed00

08003650 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8003650:	b480      	push	{r7}
 8003652:	b087      	sub	sp, #28
 8003654:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8003656:	2300      	movs	r3, #0
 8003658:	613b      	str	r3, [r7, #16]
 800365a:	2300      	movs	r3, #0
 800365c:	617b      	str	r3, [r7, #20]
 800365e:	2302      	movs	r3, #2
 8003660:	60fb      	str	r3, [r7, #12]
 8003662:	2300      	movs	r3, #0
 8003664:	60bb      	str	r3, [r7, #8]
 8003666:	2302      	movs	r3, #2
 8003668:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800366a:	4b34      	ldr	r3, [pc, #208]	@ (800373c <SystemCoreClockUpdate+0xec>)
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	f003 030c 	and.w	r3, r3, #12
 8003672:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	2b08      	cmp	r3, #8
 8003678:	d011      	beq.n	800369e <SystemCoreClockUpdate+0x4e>
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	2b08      	cmp	r3, #8
 800367e:	d844      	bhi.n	800370a <SystemCoreClockUpdate+0xba>
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d003      	beq.n	800368e <SystemCoreClockUpdate+0x3e>
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	2b04      	cmp	r3, #4
 800368a:	d004      	beq.n	8003696 <SystemCoreClockUpdate+0x46>
 800368c:	e03d      	b.n	800370a <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800368e:	4b2c      	ldr	r3, [pc, #176]	@ (8003740 <SystemCoreClockUpdate+0xf0>)
 8003690:	4a2c      	ldr	r2, [pc, #176]	@ (8003744 <SystemCoreClockUpdate+0xf4>)
 8003692:	601a      	str	r2, [r3, #0]
      break;
 8003694:	e03d      	b.n	8003712 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8003696:	4b2a      	ldr	r3, [pc, #168]	@ (8003740 <SystemCoreClockUpdate+0xf0>)
 8003698:	4a2b      	ldr	r2, [pc, #172]	@ (8003748 <SystemCoreClockUpdate+0xf8>)
 800369a:	601a      	str	r2, [r3, #0]
      break;
 800369c:	e039      	b.n	8003712 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800369e:	4b27      	ldr	r3, [pc, #156]	@ (800373c <SystemCoreClockUpdate+0xec>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	0d9b      	lsrs	r3, r3, #22
 80036a4:	f003 0301 	and.w	r3, r3, #1
 80036a8:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036aa:	4b24      	ldr	r3, [pc, #144]	@ (800373c <SystemCoreClockUpdate+0xec>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036b2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00c      	beq.n	80036d4 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80036ba:	4a23      	ldr	r2, [pc, #140]	@ (8003748 <SystemCoreClockUpdate+0xf8>)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c2:	4a1e      	ldr	r2, [pc, #120]	@ (800373c <SystemCoreClockUpdate+0xec>)
 80036c4:	6852      	ldr	r2, [r2, #4]
 80036c6:	0992      	lsrs	r2, r2, #6
 80036c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036cc:	fb02 f303 	mul.w	r3, r2, r3
 80036d0:	617b      	str	r3, [r7, #20]
 80036d2:	e00b      	b.n	80036ec <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80036d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003744 <SystemCoreClockUpdate+0xf4>)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80036dc:	4a17      	ldr	r2, [pc, #92]	@ (800373c <SystemCoreClockUpdate+0xec>)
 80036de:	6852      	ldr	r2, [r2, #4]
 80036e0:	0992      	lsrs	r2, r2, #6
 80036e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036e6:	fb02 f303 	mul.w	r3, r2, r3
 80036ea:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80036ec:	4b13      	ldr	r3, [pc, #76]	@ (800373c <SystemCoreClockUpdate+0xec>)
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	0c1b      	lsrs	r3, r3, #16
 80036f2:	f003 0303 	and.w	r3, r3, #3
 80036f6:	3301      	adds	r3, #1
 80036f8:	005b      	lsls	r3, r3, #1
 80036fa:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80036fc:	697a      	ldr	r2, [r7, #20]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	fbb2 f3f3 	udiv	r3, r2, r3
 8003704:	4a0e      	ldr	r2, [pc, #56]	@ (8003740 <SystemCoreClockUpdate+0xf0>)
 8003706:	6013      	str	r3, [r2, #0]
      break;
 8003708:	e003      	b.n	8003712 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 800370a:	4b0d      	ldr	r3, [pc, #52]	@ (8003740 <SystemCoreClockUpdate+0xf0>)
 800370c:	4a0d      	ldr	r2, [pc, #52]	@ (8003744 <SystemCoreClockUpdate+0xf4>)
 800370e:	601a      	str	r2, [r3, #0]
      break;
 8003710:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8003712:	4b0a      	ldr	r3, [pc, #40]	@ (800373c <SystemCoreClockUpdate+0xec>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	091b      	lsrs	r3, r3, #4
 8003718:	f003 030f 	and.w	r3, r3, #15
 800371c:	4a0b      	ldr	r2, [pc, #44]	@ (800374c <SystemCoreClockUpdate+0xfc>)
 800371e:	5cd3      	ldrb	r3, [r2, r3]
 8003720:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8003722:	4b07      	ldr	r3, [pc, #28]	@ (8003740 <SystemCoreClockUpdate+0xf0>)
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	fa22 f303 	lsr.w	r3, r2, r3
 800372c:	4a04      	ldr	r2, [pc, #16]	@ (8003740 <SystemCoreClockUpdate+0xf0>)
 800372e:	6013      	str	r3, [r2, #0]
}
 8003730:	bf00      	nop
 8003732:	371c      	adds	r7, #28
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr
 800373c:	40023800 	.word	0x40023800
 8003740:	20000000 	.word	0x20000000
 8003744:	00f42400 	.word	0x00f42400
 8003748:	017d7840 	.word	0x017d7840
 800374c:	08003c08 	.word	0x08003c08

08003750 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003750:	480d      	ldr	r0, [pc, #52]	@ (8003788 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003752:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003754:	f7ff ff6a 	bl	800362c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003758:	480c      	ldr	r0, [pc, #48]	@ (800378c <LoopForever+0x6>)
  ldr r1, =_edata
 800375a:	490d      	ldr	r1, [pc, #52]	@ (8003790 <LoopForever+0xa>)
  ldr r2, =_sidata
 800375c:	4a0d      	ldr	r2, [pc, #52]	@ (8003794 <LoopForever+0xe>)
  movs r3, #0
 800375e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003760:	e002      	b.n	8003768 <LoopCopyDataInit>

08003762 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003762:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003764:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003766:	3304      	adds	r3, #4

08003768 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003768:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800376a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800376c:	d3f9      	bcc.n	8003762 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800376e:	4a0a      	ldr	r2, [pc, #40]	@ (8003798 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003770:	4c0a      	ldr	r4, [pc, #40]	@ (800379c <LoopForever+0x16>)
  movs r3, #0
 8003772:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003774:	e001      	b.n	800377a <LoopFillZerobss>

08003776 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003776:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003778:	3204      	adds	r2, #4

0800377a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800377a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800377c:	d3fb      	bcc.n	8003776 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800377e:	f000 f811 	bl	80037a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003782:	f7ff feeb 	bl	800355c <main>

08003786 <LoopForever>:

LoopForever:
  b LoopForever
 8003786:	e7fe      	b.n	8003786 <LoopForever>
  ldr   r0, =_estack
 8003788:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800378c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003790:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8003794:	08003c20 	.word	0x08003c20
  ldr r2, =_sbss
 8003798:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800379c:	20000224 	.word	0x20000224

080037a0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80037a0:	e7fe      	b.n	80037a0 <ADC_IRQHandler>
	...

080037a4 <__libc_init_array>:
 80037a4:	b570      	push	{r4, r5, r6, lr}
 80037a6:	4d0d      	ldr	r5, [pc, #52]	@ (80037dc <__libc_init_array+0x38>)
 80037a8:	4c0d      	ldr	r4, [pc, #52]	@ (80037e0 <__libc_init_array+0x3c>)
 80037aa:	1b64      	subs	r4, r4, r5
 80037ac:	10a4      	asrs	r4, r4, #2
 80037ae:	2600      	movs	r6, #0
 80037b0:	42a6      	cmp	r6, r4
 80037b2:	d109      	bne.n	80037c8 <__libc_init_array+0x24>
 80037b4:	4d0b      	ldr	r5, [pc, #44]	@ (80037e4 <__libc_init_array+0x40>)
 80037b6:	4c0c      	ldr	r4, [pc, #48]	@ (80037e8 <__libc_init_array+0x44>)
 80037b8:	f000 f818 	bl	80037ec <_init>
 80037bc:	1b64      	subs	r4, r4, r5
 80037be:	10a4      	asrs	r4, r4, #2
 80037c0:	2600      	movs	r6, #0
 80037c2:	42a6      	cmp	r6, r4
 80037c4:	d105      	bne.n	80037d2 <__libc_init_array+0x2e>
 80037c6:	bd70      	pop	{r4, r5, r6, pc}
 80037c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80037cc:	4798      	blx	r3
 80037ce:	3601      	adds	r6, #1
 80037d0:	e7ee      	b.n	80037b0 <__libc_init_array+0xc>
 80037d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80037d6:	4798      	blx	r3
 80037d8:	3601      	adds	r6, #1
 80037da:	e7f2      	b.n	80037c2 <__libc_init_array+0x1e>
 80037dc:	08003c18 	.word	0x08003c18
 80037e0:	08003c18 	.word	0x08003c18
 80037e4:	08003c18 	.word	0x08003c18
 80037e8:	08003c1c 	.word	0x08003c1c

080037ec <_init>:
 80037ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ee:	bf00      	nop
 80037f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037f2:	bc08      	pop	{r3}
 80037f4:	469e      	mov	lr, r3
 80037f6:	4770      	bx	lr

080037f8 <_fini>:
 80037f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037fa:	bf00      	nop
 80037fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037fe:	bc08      	pop	{r3}
 8003800:	469e      	mov	lr, r3
 8003802:	4770      	bx	lr
