name    Test LIMMH trap for forwarding to a lane which doesn't use immediate

-- Check configuration.
config  genBundleSize         8
config  memLaneRevIndex       1
config  branchLaneRevIndex    0
config  limmhFromNeighbor     1
config  forwarding            1

-- Initialize memories.
init

-- 0x000: delay a little bit here in case (for some reason) the write to the
-- debug bus does not stall the processor like it should at the time of
-- writing.
load    nop
load    nop ;;
load    nop
load    nop
load    nop
load    nop
load    nop
load    nop

-- 0x020
load    nop
load    nop ;;
load    nop
load    nop
load    nop
load    nop
load    nop
load    nop

-- 0x040 - should cause trap due to the LIMMH not being used.
load    limmh 1, 0x5A22225A
load    nop ;;
load    nop
load    nop
load    nop
load    nop
load    nop
load    nop

-- 0x060
load    nop
load    nop
load    nop
load    nop
load    nop
load    nop
load    nop
load    stop ;;

-- Panic handler (ready-for-trap is never set).
at 0x100

-- 0x100
load    nop
load    nop
load    nop
load    nop
load    nop
load    nop
load    nop
load    stop ;;

-- Reset the processor.
reset

-- Write the desired panic handler.
write   dbg word CR_PH 0x00000100

-- Wait until the processor is idle.
wait    40 idle 0

-- Verify that our current PC is 0x120, i.e. at the stop in the panic handler.
read    dbg word CR_PC 0x00000120

