{"sha": "8608bd5665de161880f36cd9f5b5698a0bd958f3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODYwOGJkNTY2NWRlMTYxODgwZjM2Y2Q5ZjViNTY5OGEwYmQ5NThmMw==", "commit": {"author": {"name": "Richard Henderson", "email": "rth@cygnus.com", "date": "1999-08-07T06:38:33Z"}, "committer": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "1999-08-07T06:38:33Z"}, "message": "alpha.md (movhi and movqi patterns): Correct predicate for !BWX.\n\n        * alpha.md (movhi and movqi patterns): Correct predicate for !BWX.\n        Remove fp reg alternatives.\n\nFrom-SVN: r28576", "tree": {"sha": "48335a4074e28d757880831879d3f69891c8098c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/48335a4074e28d757880831879d3f69891c8098c"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/8608bd5665de161880f36cd9f5b5698a0bd958f3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8608bd5665de161880f36cd9f5b5698a0bd958f3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8608bd5665de161880f36cd9f5b5698a0bd958f3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8608bd5665de161880f36cd9f5b5698a0bd958f3/comments", "author": null, "committer": null, "parents": [{"sha": "80d255306b06419aca4c992dc1e7c7ba82be6119", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/80d255306b06419aca4c992dc1e7c7ba82be6119", "html_url": "https://github.com/Rust-GCC/gccrs/commit/80d255306b06419aca4c992dc1e7c7ba82be6119"}], "stats": {"total": 41, "additions": 21, "deletions": 20}, "files": [{"sha": "e0232f11ef90e2408e5ded488df0a8708878aa04", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8608bd5665de161880f36cd9f5b5698a0bd958f3/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8608bd5665de161880f36cd9f5b5698a0bd958f3/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=8608bd5665de161880f36cd9f5b5698a0bd958f3", "patch": "@@ -1,3 +1,8 @@\n+Sat Aug  7 00:21:20 1999  Richard Henderson  <rth@cygnus.com>\n+\n+\t* alpha.md (movhi and movqi patterns): Correct predicate for !BWX.\n+\tRemove fp reg alternatives.\n+\t\n Sat Aug  7 00:06:54 1999  Jeffrey A Law  (law@cygnus.com)\n \n \t* gcc.texi: Update bug reporting text."}, {"sha": "9fb35d90a4e42e04e0e7261db2800ad901cca097", "filename": "gcc/config/alpha/alpha.md", "status": "modified", "additions": 16, "deletions": 20, "changes": 36, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/8608bd5665de161880f36cd9f5b5698a0bd958f3/gcc%2Fconfig%2Falpha%2Falpha.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/8608bd5665de161880f36cd9f5b5698a0bd958f3/gcc%2Fconfig%2Falpha%2Falpha.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.md?ref=8608bd5665de161880f36cd9f5b5698a0bd958f3", "patch": "@@ -4156,56 +4156,52 @@\n   [(set_attr \"type\" \"ilog,iadd,iadd,ldsym,ild,ist,fcpys,fld,fst\")])\n \n (define_insn \"\"\n-  [(set (match_operand:HI 0 \"nonimmediate_operand\" \"=r,r,f\")\n-\t(match_operand:HI 1 \"input_operand\" \"rJ,n,fJ\"))]\n+  [(set (match_operand:HI 0 \"register_operand\" \"=r,r\")\n+\t(match_operand:HI 1 \"input_operand\" \"rJ,n\"))]\n   \"! TARGET_BWX\n    && (register_operand (operands[0], HImode)\n        || register_operand (operands[1], HImode))\"\n   \"@\n    mov %r1,%0\n-   lda %0,%L1\n-   fmov %R1,%0\"\n-  [(set_attr \"type\" \"ilog,iadd,fcpys\")])\n+   lda %0,%L1\"\n+  [(set_attr \"type\" \"ilog,iadd\")])\n \n (define_insn \"\"\n-  [(set (match_operand:HI 0 \"nonimmediate_operand\" \"=r,r,r,m,f\")\n-\t(match_operand:HI 1 \"input_operand\" \"rJ,n,m,rJ,fJ\"))]\n+  [(set (match_operand:HI 0 \"nonimmediate_operand\" \"=r,r,r,m\")\n+\t(match_operand:HI 1 \"input_operand\" \"rJ,n,m,rJ\"))]\n   \"TARGET_BWX\n    && (register_operand (operands[0], HImode)\n        || reg_or_0_operand (operands[1], HImode))\"\n   \"@\n    mov %r1,%0\n    lda %0,%L1\n    ldwu %0,%1\n-   stw %r1,%0\n-   fmov %R1,%0\"\n-  [(set_attr \"type\" \"ilog,iadd,ild,ist,fcpys\")])\n+   stw %r1,%0\"\n+  [(set_attr \"type\" \"ilog,iadd,ild,ist\")])\n \n (define_insn \"\"\n-  [(set (match_operand:QI 0 \"nonimmediate_operand\" \"=r,r,f\")\n-\t(match_operand:QI 1 \"input_operand\" \"rJ,n,fJ\"))]\n+  [(set (match_operand:QI 0 \"register_operand\" \"=r,r\")\n+\t(match_operand:QI 1 \"input_operand\" \"rJ,n\"))]\n   \"! TARGET_BWX\n    && (register_operand (operands[0], QImode)\n        || register_operand (operands[1], QImode))\"\n   \"@\n    mov %r1,%0\n-   lda %0,%L1\n-   fmov %R1,%0\"\n-  [(set_attr \"type\" \"ilog,iadd,fcpys\")])\n+   lda %0,%L1\"\n+  [(set_attr \"type\" \"ilog,iadd\")])\n \n (define_insn \"\"\n-  [(set (match_operand:QI 0 \"nonimmediate_operand\" \"=r,r,r,m,f\")\n-\t(match_operand:QI 1 \"input_operand\" \"rJ,n,m,rJ,fJ\"))]\n+  [(set (match_operand:QI 0 \"nonimmediate_operand\" \"=r,r,r,m\")\n+\t(match_operand:QI 1 \"input_operand\" \"rJ,n,m,rJ\"))]\n   \"TARGET_BWX\n    && (register_operand (operands[0], QImode)\n        || reg_or_0_operand (operands[1], QImode))\"\n   \"@\n    mov %r1,%0\n    lda %0,%L1\n    ldbu %0,%1\n-   stb %r1,%0\n-   fmov %R1,%0\"\n-  [(set_attr \"type\" \"ilog,iadd,ild,ist,fcpys\")])\n+   stb %r1,%0\"\n+  [(set_attr \"type\" \"ilog,iadd,ild,ist\")])\n \n ;; We do two major things here: handle mem->mem and construct long\n ;; constants."}]}