
ubuntu-preinstalled/sg_reset:     file format elf32-littlearm


Disassembly of section .init:

00000600 <.init>:
 600:	push	{r3, lr}
 604:	bl	b68 <close@plt+0x4a0>
 608:	pop	{r3, pc}

Disassembly of section .plt:

0000060c <__cxa_finalize@plt-0x14>:
 60c:	push	{lr}		; (str lr, [sp, #-4]!)
 610:	ldr	lr, [pc, #4]	; 61c <__cxa_finalize@plt-0x4>
 614:	add	lr, pc, lr
 618:	ldr	pc, [lr, #8]!
 61c:	andeq	r1, r1, r4, ror r9

00000620 <__cxa_finalize@plt>:
 620:	add	ip, pc, #0, 12
 624:	add	ip, ip, #69632	; 0x11000
 628:	ldr	pc, [ip, #2420]!	; 0x974

0000062c <__stack_chk_fail@plt>:
 62c:	add	ip, pc, #0, 12
 630:	add	ip, ip, #69632	; 0x11000
 634:	ldr	pc, [ip, #2412]!	; 0x96c

00000638 <perror@plt>:
 638:	add	ip, pc, #0, 12
 63c:	add	ip, ip, #69632	; 0x11000
 640:	ldr	pc, [ip, #2404]!	; 0x964

00000644 <ioctl@plt>:
 644:	add	ip, pc, #0, 12
 648:	add	ip, ip, #69632	; 0x11000
 64c:	ldr	pc, [ip, #2396]!	; 0x95c

00000650 <open64@plt>:
 650:	add	ip, pc, #0, 12
 654:	add	ip, ip, #69632	; 0x11000
 658:	ldr	pc, [ip, #2388]!	; 0x954

0000065c <getenv@plt>:
 65c:	add	ip, pc, #0, 12
 660:	add	ip, ip, #69632	; 0x11000
 664:	ldr	pc, [ip, #2380]!	; 0x94c

00000668 <puts@plt>:
 668:	add	ip, pc, #0, 12
 66c:	add	ip, ip, #69632	; 0x11000
 670:	ldr	pc, [ip, #2372]!	; 0x944

00000674 <__libc_start_main@plt>:
 674:	add	ip, pc, #0, 12
 678:	add	ip, ip, #69632	; 0x11000
 67c:	ldr	pc, [ip, #2364]!	; 0x93c

00000680 <__vfprintf_chk@plt>:
 680:	add	ip, pc, #0, 12
 684:	add	ip, ip, #69632	; 0x11000
 688:	ldr	pc, [ip, #2356]!	; 0x934

0000068c <__gmon_start__@plt>:
 68c:	add	ip, pc, #0, 12
 690:	add	ip, ip, #69632	; 0x11000
 694:	ldr	pc, [ip, #2348]!	; 0x92c

00000698 <getopt_long@plt>:
 698:	add	ip, pc, #0, 12
 69c:	add	ip, ip, #69632	; 0x11000
 6a0:	ldr	pc, [ip, #2340]!	; 0x924

000006a4 <__errno_location@plt>:
 6a4:	add	ip, pc, #0, 12
 6a8:	add	ip, ip, #69632	; 0x11000
 6ac:	ldr	pc, [ip, #2332]!	; 0x91c

000006b0 <__printf_chk@plt>:
 6b0:	add	ip, pc, #0, 12
 6b4:	add	ip, ip, #69632	; 0x11000
 6b8:	ldr	pc, [ip, #2324]!	; 0x914

000006bc <abort@plt>:
 6bc:	add	ip, pc, #0, 12
 6c0:	add	ip, ip, #69632	; 0x11000
 6c4:	ldr	pc, [ip, #2316]!	; 0x90c

000006c8 <close@plt>:
 6c8:	add	ip, pc, #0, 12
 6cc:	add	ip, ip, #69632	; 0x11000
 6d0:	ldr	pc, [ip, #2308]!	; 0x904

Disassembly of section .text:

000006d4 <.text>:
 6d4:	blmi	ffa5327c <close@plt+0xffa52bb4>
 6d8:	push	{r1, r3, r4, r5, r6, sl, lr}
 6dc:			; <UNDEFINED> instruction: 0x46064ff0
 6e0:	addlt	r4, fp, r7, ror #17
 6e4:			; <UNDEFINED> instruction: 0x460f58d3
 6e8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
 6ec:			; <UNDEFINED> instruction: 0xf04f9309
 6f0:			; <UNDEFINED> instruction: 0xf7ff0300
 6f4:	blmi	ff8fc5cc <close@plt+0xff8fbf04>
 6f8:	movwls	r4, #29819	; 0x747b
 6fc:	stmdacs	r0, {r0, r2, r9, sl, lr}
 700:	blmi	ff8748dc <close@plt+0xff874214>
 704:	bmi	ff84970c <close@plt+0xff849044>
 708:	beq	83cb44 <close@plt+0x83c47c>
 70c:	sxtabmi	r4, r0, fp, ror #8
 710:	sxtabmi	r4, r1, sl, ror #8
 714:	strls	r4, [r4], #-1699	; 0xfffff95d
 718:	strls	r9, [r5], #-1030	; 0xfffffbfa
 71c:			; <UNDEFINED> instruction: 0x46304639
 720:	andge	pc, r0, sp, asr #17
 724:	movwcs	lr, #10701	; 0x29cd
 728:	eorlt	pc, r0, sp, asr #17
 72c:	svc	0x00b4f7ff
 730:	rsble	r1, r2, r3, asr #24
 734:	stfeqp	f7, [r8], {160}	; 0xa0
 738:	movwcs	lr, #10717	; 0x29dd
 73c:	svceq	0x0032f1bc
 740:	ldm	pc, {r0, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
 744:	stmdami	r0!, {r2, r3, ip, sp, lr, pc}
 748:	stmdami	r8, {r3, r6, fp, lr}^
 74c:	stmdami	r8, {r0, r2, r6, fp, lr}^
 750:	stmdami	r8, {r3, r6, fp, lr}^
 754:	stmdami	r8, {r0, r2, r3, r4, r5, fp, lr}^
 758:	stmdami	r8, {r3, r6, fp, lr}^
 75c:	stmdami	r8, {r3, r6, fp, lr}^
 760:	ldmdami	sl, {r1, r3, r4, r5, fp, lr}
 764:	ldmdami	sp, {r3, r6, fp, lr}
 768:	stmdami	r8, {r3, r6, fp, lr}^
 76c:	stmdami	r8, {r3, r6, fp, lr}^
 770:	ldmdami	r7!, {r3, r6, fp, lr}
 774:	stmdami	r8, {r0, r2, r4, r5, fp, lr}^
 778:			; <UNDEFINED> instruction: 0xf04f0023
 77c:	strb	r0, [sp, r1, lsl #18]
 780:			; <UNDEFINED> instruction: 0xf0002d00
 784:			; <UNDEFINED> instruction: 0xf04f80ae
 788:	strb	r0, [r7, r1, lsl #16]
 78c:	svclt	0x00181e28
 790:			; <UNDEFINED> instruction: 0xf0002001
 794:	andcs	pc, r0, sp, ror sl	; <UNPREDICTABLE>
 798:	blmi	fee13294 <close@plt+0xfee12bcc>
 79c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
 7a0:	blls	25a810 <close@plt+0x25a148>
 7a4:			; <UNDEFINED> instruction: 0xf040405a
 7a8:	andlt	r8, fp, r7, asr r1
 7ac:	svchi	0x00f0e8bd
 7b0:	ldr	r3, [r3, r1, lsl #8]!
 7b4:	tstls	r4, r1, lsl #2
 7b8:			; <UNDEFINED> instruction: 0x2101e7b0
 7bc:	str	r9, [sp, r5, lsl #2]!
 7c0:	ldmmi	r5!, {r2, r4, r5, r7, r8, fp, lr}
 7c4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
 7c8:	blx	cbc7d0 <close@plt+0xcbc108>
 7cc:	strb	r2, [r3, r0]!
 7d0:	tstls	r6, r1, lsl #2
 7d4:	strmi	lr, [r1], -r2, lsr #15
 7d8:	ldrbtmi	r4, [r8], #-2224	; 0xfffff750
 7dc:	blx	a3c7e4 <close@plt+0xa3c11c>
 7e0:	svclt	0x00181e28
 7e4:			; <UNDEFINED> instruction: 0xf0002001
 7e8:	andcs	pc, r1, r3, asr sl	; <UNPREDICTABLE>
 7ec:	stmiami	ip!, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
 7f0:			; <UNDEFINED> instruction: 0xf7ff4478
 7f4:			; <UNDEFINED> instruction: 0x4605ef34
 7f8:	blmi	feaba60c <close@plt+0xfeab9f44>
 7fc:			; <UNDEFINED> instruction: 0xf8529a07
 800:			; <UNDEFINED> instruction: 0xf8dbb003
 804:	adcsmi	r3, r3, #0
 808:	mrrcne	10, 7, sp, sl, cr0
 80c:	eorcc	pc, r3, r7, asr r8	; <UNPREDICTABLE>
 810:			; <UNDEFINED> instruction: 0xf8cb42b2
 814:	blle	13c881c <close@plt+0x13c8154>
 818:	rsble	r2, r7, r0, lsl #22
 81c:	stfcsd	f3, [r0], {21}
 820:	strcs	fp, [r1], #-3848	; 0xfffff0f8
 824:	stmdbls	r5, {r2, r9, fp, ip, pc}
 828:	strmi	r4, [sl], #-1098	; 0xfffffbb6
 82c:	bcs	5193c <close@plt+0x51274>
 830:	ldrmi	sp, [r8], -r2, ror #24
 834:	tsteq	r2, r0, asr #12	; <UNPREDICTABLE>
 838:			; <UNDEFINED> instruction: 0xf7ff9302
 83c:	blls	bc46c <close@plt+0xbbda4>
 840:	vmull.p8	<illegal reg q8.5>, d0, d5
 844:	movwcs	r8, #183	; 0xb7
 848:			; <UNDEFINED> instruction: 0xf1b99308
 84c:	subsle	r0, r9, r0, lsl #30
 850:			; <UNDEFINED> instruction: 0xf0402c00
 854:	movwcs	r8, #4282	; 0x10ba
 858:	blls	1a5480 <close@plt+0x1a4db8>
 85c:	blls	22ccd0 <close@plt+0x22c608>
 860:	orrvc	pc, r0, #12582912	; 0xc00000
 864:	stccs	3, cr9, [r2], {8}
 868:			; <UNDEFINED> instruction: 0x4652dc54
 86c:	orrcs	pc, r4, r2, asr #4
 870:			; <UNDEFINED> instruction: 0xf7ff4628
 874:	cdpne	14, 0, cr14, cr6, cr8, {7}
 878:	blls	1b75c8 <close@plt+0x1b6f00>
 87c:	blls	22ccf0 <close@plt+0x22c628>
 880:	orrvc	pc, r0, #683671552	; 0x28c00000
 884:	cmnlt	ip, r8, lsl #6
 888:	blcs	274b0 <close@plt+0x26de8>
 88c:	adchi	pc, fp, r0
 890:			; <UNDEFINED> instruction: 0xf0002b01
 894:	blcs	120b7c <close@plt+0x1204b4>
 898:	adcshi	pc, pc, r0
 89c:			; <UNDEFINED> instruction: 0xf0002b02
 8a0:	blcs	e0bd4 <close@plt+0xe050c>
 8a4:	sbcshi	pc, sp, r0
 8a8:			; <UNDEFINED> instruction: 0xf7ff4628
 8ac:	stmdacs	r0, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
 8b0:	addshi	pc, lr, r0, asr #5
 8b4:	strb	r2, [pc, -r0]!
 8b8:	ldrbtmi	r4, [ip], #-3195	; 0xfffff385
 8bc:	eorne	pc, r2, r7, asr r8	; <UNPREDICTABLE>
 8c0:			; <UNDEFINED> instruction: 0xf0004620
 8c4:			; <UNDEFINED> instruction: 0xf8dbf9b5
 8c8:	andcc	r2, r1, #0
 8cc:	andcs	pc, r0, fp, asr #17
 8d0:	blle	ffcd13a0 <close@plt+0xffcd0cd8>
 8d4:	svclt	0x00181e28
 8d8:			; <UNDEFINED> instruction: 0xf0002001
 8dc:	ldrdcs	pc, [r1], -r9
 8e0:			; <UNDEFINED> instruction: 0x4628e75a
 8e4:			; <UNDEFINED> instruction: 0xf9d4f000
 8e8:	ldrb	r4, [r5, -r8, lsr #12]
 8ec:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
 8f0:			; <UNDEFINED> instruction: 0xf99ef000
 8f4:	strb	r2, [pc, -r1]
 8f8:	ldrbtmi	r4, [r8], #-2157	; 0xfffff793
 8fc:			; <UNDEFINED> instruction: 0xf998f000
 900:	strb	r2, [r9, -r1]
 904:	blcs	2751c <close@plt+0x26e54>
 908:	stccs	0, cr13, [r0], {77}	; 0x4d
 90c:	movwcs	sp, #16758	; 0x4176
 910:	str	r9, [r2, r8, lsl #6]!
 914:	stmdbls	r8, {r0, r1, r2, r5, r6, fp, lr}
 918:			; <UNDEFINED> instruction: 0xf0004478
 91c:	str	pc, [r4, r9, lsl #19]!
 920:	mcr	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 924:	cdpne	8, 7, cr6, cr11, cr7, {0}
 928:	ldmdale	r1, {r0, r2, r4, r8, r9, fp, sp}
 92c:			; <UNDEFINED> instruction: 0xf003e8df
 930:	andsne	r1, r0, r1, lsr #32
 934:	andsne	r1, r0, r6, lsr #32
 938:	eorsne	r1, r1, r0, lsl r0
 93c:	ldccs	0, cr1, [r0], {33}	; 0x21
 940:	eorsne	r1, r6, r0, lsl r0
 944:	ldmdami	ip, {r4, r8, r9, fp}^
 948:	ldrbtmi	r9, [r8], #-2312	; 0xfffff6f8
 94c:			; <UNDEFINED> instruction: 0xf970f000
 950:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
 954:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
 958:	stcle	12, cr2, [r5, #-4]
 95c:			; <UNDEFINED> instruction: 0x463a4858
 960:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
 964:			; <UNDEFINED> instruction: 0xf964f000
 968:			; <UNDEFINED> instruction: 0xf7ff4628
 96c:	andcs	lr, r1, lr, lsr #29
 970:	ldmdami	r4, {r1, r4, r8, r9, sl, sp, lr, pc}^
 974:			; <UNDEFINED> instruction: 0xf0004478
 978:	ubfx	pc, fp, #18, #14
 97c:	stmdbls	r8, {r1, r4, r6, fp, lr}
 980:			; <UNDEFINED> instruction: 0xf0004478
 984:	ubfx	pc, r5, #18, #8
 988:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
 98c:			; <UNDEFINED> instruction: 0xf950f000
 990:	stmdami	pc, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
 994:			; <UNDEFINED> instruction: 0xf0004478
 998:	ldrb	pc, [sp, fp, asr #18]	; <UNPREDICTABLE>
 99c:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
 9a0:			; <UNDEFINED> instruction: 0xf946f000
 9a4:	blls	17a90c <close@plt+0x17a244>
 9a8:	stfcsd	f3, [r0], {163}	; 0xa3
 9ac:	movwcs	sp, #8511	; 0x213f
 9b0:	ldrb	r9, [r2, -r8, lsl #6]
 9b4:	ldrmi	r4, [r9], -r8, asr #16
 9b8:			; <UNDEFINED> instruction: 0xf0004478
 9bc:	stmdami	r7, {r0, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
 9c0:			; <UNDEFINED> instruction: 0xf7ff4478
 9c4:	andcs	lr, r1, sl, lsr lr
 9c8:	stmdami	r5, {r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
 9cc:			; <UNDEFINED> instruction: 0xf7ff4478
 9d0:	strb	lr, [r0, -ip, asr #28]
 9d4:	svceq	0x0000f1b8
 9d8:	svcge	0x003ff43f
 9dc:	cmple	r5, r0, lsl #24
 9e0:	movwls	r2, #33539	; 0x8303
 9e4:	ldmdami	pc!, {r0, r3, r4, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
 9e8:			; <UNDEFINED> instruction: 0xf7ff4478
 9ec:	smmlar	fp, lr, lr, lr
 9f0:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
 9f4:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 9f8:	strb	r2, [sp], r1
 9fc:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
 a00:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
 a04:	blls	1ba818 <close@plt+0x1ba150>
 a08:	bmi	e6f61c <close@plt+0xe6ef54>
 a0c:	ldmdbmi	r9!, {r1, r3, r4, r5, r6, sl, lr}
 a10:	ldrbtmi	r2, [r9], #-1
 a14:	mcr	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 a18:	blls	1ba738 <close@plt+0x1ba070>
 a1c:	bmi	daf1f0 <close@plt+0xdaeb28>
 a20:	ldmdbmi	r6!, {r1, r3, r4, r5, r6, sl, lr}
 a24:	ldrbtmi	r2, [r9], #-1
 a28:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 a2c:	ldmdami	r4!, {r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
 a30:			; <UNDEFINED> instruction: 0xf7ff4478
 a34:			; <UNDEFINED> instruction: 0xe7baee1a
 a38:	ldmdblt	r3, {r1, r2, r8, r9, fp, ip, pc}^
 a3c:	ldrbtmi	r4, [sl], #-2609	; 0xfffff5cf
 a40:	andcs	r4, r1, r1, lsr r9
 a44:			; <UNDEFINED> instruction: 0xf7ff4479
 a48:			; <UNDEFINED> instruction: 0xe72dee34
 a4c:	ldrbtmi	r4, [sl], #-2607	; 0xfffff5d1
 a50:	bmi	bfa9cc <close@plt+0xbfa304>
 a54:			; <UNDEFINED> instruction: 0xe7f3447a
 a58:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
 a5c:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
 a60:	stmdami	sp!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
 a64:			; <UNDEFINED> instruction: 0xf7ff4478
 a68:	ldr	lr, [sp, -r0, lsl #28]
 a6c:	ldrbtmi	r4, [r8], #-2091	; 0xfffff7d5
 a70:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
 a74:	svclt	0x0000e7b4
 a78:			; <UNDEFINED> instruction: 0x000118b4
 a7c:	andeq	r0, r0, r4, asr r0
 a80:	andeq	r0, r0, r4, asr fp
 a84:	muleq	r1, r4, r8
 a88:	strdeq	r1, [r1], -r8
 a8c:	andeq	r0, r0, r4, asr fp
 a90:	strdeq	r1, [r1], -r0
 a94:	andeq	r0, r0, ip, lsr #21
 a98:			; <UNDEFINED> instruction: 0x00000aba
 a9c:			; <UNDEFINED> instruction: 0x00000abe
 aa0:	andeq	r0, r0, r0, ror #20
 aa4:	andeq	r0, r0, r8, asr r0
 aa8:	andeq	r0, r0, r6, lsr sl
 aac:	andeq	r0, r0, lr, asr #19
 ab0:	andeq	r0, r0, r6, lsl sl
 ab4:	andeq	r0, r0, r8, asr #21
 ab8:	andeq	r0, r0, r6, ror #23
 abc:	andeq	r0, r0, r6, lsl ip
 ac0:	andeq	r0, r0, r6, lsr #24
 ac4:	andeq	r0, r0, r0, lsl #23
 ac8:	andeq	r0, r0, ip, lsr fp
 acc:	andeq	r0, r0, sl, lsl #21
 ad0:	strdeq	r0, [r0], -r4
 ad4:	muleq	r0, lr, sl
 ad8:	andeq	r0, r0, ip, lsl #19
 adc:	andeq	r0, r0, ip, lsr #18
 ae0:	muleq	r0, r4, r9
 ae4:	ldrdeq	r0, [r0], -r8
 ae8:	andeq	r0, r0, sl, lsl #25
 aec:	andeq	r0, r0, r2, lsl #19
 af0:	strdeq	r0, [r0], -r4
 af4:	ldrdeq	r0, [r0], -lr
 af8:	strdeq	r0, [r0], -ip
 afc:	andeq	r0, r0, lr, ror #23
 b00:	andeq	r0, r0, r0, ror r9
 b04:	strdeq	r0, [r0], -r2
 b08:	strdeq	r0, [r0], -r4
 b0c:	muleq	r0, lr, r8
 b10:	muleq	r0, r8, r8
 b14:	andeq	r0, r0, lr, lsl #17
 b18:	strdeq	r0, [r0], -r8
 b1c:	andeq	r0, r0, r2, asr r9
 b20:	bleq	3cc64 <close@plt+0x3c59c>
 b24:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 b28:	strbtmi	fp, [sl], -r2, lsl #24
 b2c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 b30:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 b34:	ldrmi	sl, [sl], #776	; 0x308
 b38:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 b3c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 b40:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 b44:			; <UNDEFINED> instruction: 0xf85a4b06
 b48:	stmdami	r6, {r0, r1, ip, sp}
 b4c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 b50:	ldc	7, cr15, [r0, #1020]	; 0x3fc
 b54:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
 b58:	andeq	r1, r1, r8, lsr r4
 b5c:	andeq	r0, r0, r8, asr #32
 b60:	andeq	r0, r0, r4, rrx
 b64:	andeq	r0, r0, r8, rrx
 b68:	ldr	r3, [pc, #20]	; b84 <close@plt+0x4bc>
 b6c:	ldr	r2, [pc, #20]	; b88 <close@plt+0x4c0>
 b70:	add	r3, pc, r3
 b74:	ldr	r2, [r3, r2]
 b78:	cmp	r2, #0
 b7c:	bxeq	lr
 b80:	b	68c <__gmon_start__@plt>
 b84:	andeq	r1, r1, r8, lsl r4
 b88:	andeq	r0, r0, r0, rrx
 b8c:	blmi	1d2bac <close@plt+0x1d24e4>
 b90:	bmi	1d1d78 <close@plt+0x1d16b0>
 b94:	addmi	r4, r3, #2063597568	; 0x7b000000
 b98:	andle	r4, r3, sl, ror r4
 b9c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 ba0:	ldrmi	fp, [r8, -r3, lsl #2]
 ba4:	svclt	0x00004770
 ba8:	andeq	r1, r1, r4, lsr #10
 bac:	andeq	r1, r1, r0, lsr #10
 bb0:	strdeq	r1, [r1], -r4
 bb4:	andeq	r0, r0, r0, asr r0
 bb8:	stmdbmi	r9, {r3, fp, lr}
 bbc:	bmi	251da4 <close@plt+0x2516dc>
 bc0:	bne	251dac <close@plt+0x2516e4>
 bc4:	svceq	0x00cb447a
 bc8:			; <UNDEFINED> instruction: 0x01a1eb03
 bcc:	andle	r1, r3, r9, asr #32
 bd0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 bd4:	ldrmi	fp, [r8, -r3, lsl #2]
 bd8:	svclt	0x00004770
 bdc:	strdeq	r1, [r1], -r8
 be0:	strdeq	r1, [r1], -r4
 be4:	andeq	r1, r1, r8, asr #7
 be8:	andeq	r0, r0, ip, rrx
 bec:	blmi	2ae014 <close@plt+0x2ad94c>
 bf0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 bf4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 bf8:	blmi	26f1ac <close@plt+0x26eae4>
 bfc:	ldrdlt	r5, [r3, -r3]!
 c00:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 c04:			; <UNDEFINED> instruction: 0xf7ff6818
 c08:			; <UNDEFINED> instruction: 0xf7ffed0c
 c0c:	blmi	1c0b10 <close@plt+0x1c0448>
 c10:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 c14:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 c18:	andeq	r1, r1, r2, asr #9
 c1c:	muleq	r1, r8, r3
 c20:	andeq	r0, r0, ip, asr #32
 c24:	strdeq	r1, [r1], -lr
 c28:	andeq	r1, r1, r2, lsr #9
 c2c:	svclt	0x0000e7c4
 c30:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
 c34:	ldcmi	0, cr11, [r1], {130}	; 0x82
 c38:	ldmdbmi	r1, {r2, r8, r9, fp, sp, pc}
 c3c:	ldmdami	r1, {r2, r3, r4, r5, r6, sl, lr}
 c40:	blcs	13ed94 <close@plt+0x13e6cc>
 c44:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
 c48:	stmdavs	r9, {r0, r1, r2, r3, sl, fp, lr}
 c4c:			; <UNDEFINED> instruction: 0xf04f9101
 c50:	movwls	r0, #256	; 0x100
 c54:	stmdbpl	r0, {r0, r8, sp}
 c58:			; <UNDEFINED> instruction: 0xf7ff6800
 c5c:	bmi	2fc0ac <close@plt+0x2fb9e4>
 c60:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
 c64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 c68:	subsmi	r9, sl, r1, lsl #22
 c6c:	andlt	sp, r2, r4, lsl #2
 c70:			; <UNDEFINED> instruction: 0x4010e8bd
 c74:	ldrbmi	fp, [r0, -r4]!
 c78:	ldcl	7, cr15, [r8], {255}	; 0xff
 c7c:	andeq	r1, r1, r0, asr r3
 c80:	andeq	r0, r0, r4, asr r0
 c84:	andeq	r1, r1, r6, asr #6
 c88:	andeq	r0, r0, ip, asr r0
 c8c:	andeq	r1, r1, sl, lsr #6
 c90:			; <UNDEFINED> instruction: 0x4604b510
 c94:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
 c98:			; <UNDEFINED> instruction: 0xffcaf7ff
 c9c:	stmdami	r8, {r2, r6, r8, ip, sp, pc}
 ca0:			; <UNDEFINED> instruction: 0xf7ff4478
 ca4:	stmdami	r7, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 ca8:			; <UNDEFINED> instruction: 0x4010e8bd
 cac:			; <UNDEFINED> instruction: 0xe7bf4478
 cb0:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
 cb4:			; <UNDEFINED> instruction: 0xffbcf7ff
 cb8:	svclt	0x0000e7f5
 cbc:	andeq	r0, r0, r2, lsl #1
 cc0:	andeq	r0, r0, r4, lsl #3
 cc4:	andeq	r0, r0, r0, asr r2
 cc8:	ldrdeq	r0, [r0], -lr
 ccc:	mvnsmi	lr, #737280	; 0xb4000
 cd0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 cd4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 cd8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 cdc:	ldc	7, cr15, [r0], {255}	; 0xff
 ce0:	blne	1d91edc <close@plt+0x1d91814>
 ce4:	strhle	r1, [sl], -r6
 ce8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 cec:	svccc	0x0004f855
 cf0:	strbmi	r3, [sl], -r1, lsl #8
 cf4:	ldrtmi	r4, [r8], -r1, asr #12
 cf8:	adcmi	r4, r6, #152, 14	; 0x2600000
 cfc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 d00:	svclt	0x000083f8
 d04:	andeq	r1, r1, lr, lsr #3
 d08:	andeq	r1, r1, r4, lsr #3
 d0c:	svclt	0x00004770

Disassembly of section .fini:

00000d10 <.fini>:
 d10:	push	{r3, lr}
 d14:	pop	{r3, pc}
