<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\impl\gwsynthesis\nano4k_hdmi_tx.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\nano4k_hdmi_tx.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Nano4KProjects\nano4k_hdmi_tx\FPGADesign\nano4k_hdmi_tx\src\nano4k_hdmi_tx.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Aug 07 02:22:42 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>502</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>279</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>21</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>crystalCLK </td>
</tr>
<tr>
<td>tmdsFreq</td>
<td>Generated</td>
<td>3.704</td>
<td>270.000
<td>0.000</td>
<td>1.852</td>
<td>crystalCLK </td>
<td>crystal_oscillator</td>
<td>video_transmitter/tmds_buff[0] video_transmitter/tmds_buff_0[1] video_transmitter/tmds_buff_1[2] </td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK </td>
<td>crystal_oscillator</td>
<td>video_transmitter/blue_tmds/serializer/FCLK </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>crystalCLK_ibuf/I</td>
<td>crystal_oscillator</td>
<td>clock_5x/pllvr_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>crystal_oscillator</td>
<td>27.000(MHz)</td>
<td>95.745(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>135.000(MHz)</td>
<td style="color: #FF0000;">71.954(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of tmdsFreq!</h4>
<h4>No timing paths to get frequency of pll_10xclock!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>crystal_oscillator</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmdsFreq</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tmdsFreq</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_10xclock</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-76.865</td>
<td>18</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_5x/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-6.490</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.498</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-6.394</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.402</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-6.270</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.278</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-6.107</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>13.115</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-5.913</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.921</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-5.335</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.342</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-5.335</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.342</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-5.268</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.275</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-5.268</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>12.275</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-4.741</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>11.749</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-4.741</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_2_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>11.749</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-4.741</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>11.749</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-4.741</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>11.749</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-4.243</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>11.250</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.494</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.501</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.437</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.444</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.436</td>
<td>video_transmitter/red_tmds/displayEnable_s0/Q</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>7.117</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-0.436</td>
<td>video_transmitter/red_tmds/displayEnable_s0/Q</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>7.117</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-0.202</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0/Q</td>
<td>video_transmitter/red_tmds/disparityCounter_4_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.209</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-0.145</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0/Q</td>
<td>video_transmitter/red_tmds/disparityCounter_3_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>7.152</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-0.035</td>
<td>video_transmitter/red_tmds/displayEnable_s0/Q</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>6.716</td>
</tr>
<tr>
<td>22</td>
<td>0.011</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_0_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.996</td>
</tr>
<tr>
<td>23</td>
<td>0.044</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.963</td>
</tr>
<tr>
<td>24</td>
<td>0.081</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1/Q</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.000</td>
<td>6.927</td>
</tr>
<tr>
<td>25</td>
<td>0.292</td>
<td>video_transmitter/red_tmds/displayEnable_s0/Q</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/RESET</td>
<td>crystal_oscillator:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.407</td>
<td>0.653</td>
<td>6.389</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/Q</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>video_transmitter/vPosCounter_0_s0/Q</td>
<td>video_transmitter/vPosCounter_0_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/Q</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/Q</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/Q</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0/Q</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>video_transmitter/blue_tmds/idleCounter_2_s0/Q</td>
<td>video_transmitter/blue_tmds/idleCounter_2_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>boxHpos_0_s0/Q</td>
<td>boxHpos_0_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.710</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/Q</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>10</td>
<td>0.710</td>
<td>video_transmitter/green_tmds/stage2Ready_s1/Q</td>
<td>video_transmitter/green_tmds/stage2Ready_s1/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>11</td>
<td>0.711</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/Q</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>12</td>
<td>0.727</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_5_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.937</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>video_transmitter/vPosCounter_2_s0/Q</td>
<td>video_transmitter/vPosCounter_2_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>video_transmitter/vPosCounter_6_s0/Q</td>
<td>video_transmitter/vPosCounter_6_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.731</td>
<td>video_transmitter/vPosCounter_8_s0/Q</td>
<td>video_transmitter/vPosCounter_8_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>16</td>
<td>0.731</td>
<td>boxHpos_2_s0/Q</td>
<td>boxHpos_2_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>17</td>
<td>0.731</td>
<td>boxHpos_8_s0/Q</td>
<td>boxHpos_8_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>18</td>
<td>0.732</td>
<td>video_transmitter/hPosCounter_2_s0/Q</td>
<td>video_transmitter/hPosCounter_2_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>19</td>
<td>0.733</td>
<td>boxHpos_6_s0/Q</td>
<td>boxHpos_6_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>20</td>
<td>0.736</td>
<td>video_transmitter/hPosCounter_6_s0/Q</td>
<td>video_transmitter/hPosCounter_6_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.736</td>
</tr>
<tr>
<td>21</td>
<td>0.736</td>
<td>video_transmitter/hPosCounter_8_s0/Q</td>
<td>video_transmitter/hPosCounter_8_s0/D</td>
<td>crystal_oscillator:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.736</td>
</tr>
<tr>
<td>22</td>
<td>0.745</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_6_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.955</td>
</tr>
<tr>
<td>23</td>
<td>0.745</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_7_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.955</td>
</tr>
<tr>
<td>24</td>
<td>0.745</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1/Q</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_9_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.955</td>
</tr>
<tr>
<td>25</td>
<td>0.773</td>
<td>video_transmitter/green_tmds/encoderStage2_2_s6/Q</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_6_s0/D</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>crystal_oscillator:[R]</td>
<td>0.000</td>
<td>-0.180</td>
<td>0.983</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td>9</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/green_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td>10</td>
<td>2.376</td>
<td>3.626</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>video_transmitter/red_tmds/disparityCounter_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
</tr>
<tr>
<td>2.994</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>4.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.970</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n121_s4/I3</td>
</tr>
<tr>
<td>9.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s4/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>10.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>11.145</td>
<td>0.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s1/I0</td>
</tr>
<tr>
<td>11.947</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C17[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>12.382</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C18[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/I3</td>
</tr>
<tr>
<td>12.932</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>12.932</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C18[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>12.989</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>12.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][B]</td>
<td>video_transmitter/blue_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>13.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>13.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[2][A]</td>
<td>video_transmitter/blue_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>13.103</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n157_1_s/COUT</td>
</tr>
<tr>
<td>13.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[2][B]</td>
<td>video_transmitter/blue_tmds/n156_1_s/CIN</td>
</tr>
<tr>
<td>13.666</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n156_1_s/SUM</td>
</tr>
<tr>
<td>14.156</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>video_transmitter/blue_tmds/n170_s0/I1</td>
</tr>
<tr>
<td>15.188</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n170_s0/F</td>
</tr>
<tr>
<td>15.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[2][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.055, 67.085%; route: 3.984, 29.519%; tC2Q: 0.458, 3.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
</tr>
<tr>
<td>2.994</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>4.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.970</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n121_s4/I3</td>
</tr>
<tr>
<td>9.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s4/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>10.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>11.145</td>
<td>0.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s1/I0</td>
</tr>
<tr>
<td>11.947</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C17[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>12.382</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C18[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/I3</td>
</tr>
<tr>
<td>12.932</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>12.932</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C18[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>12.989</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>12.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][B]</td>
<td>video_transmitter/blue_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>13.046</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>13.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[2][A]</td>
<td>video_transmitter/blue_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>13.574</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n157_1_s/SUM</td>
</tr>
<tr>
<td>13.993</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>video_transmitter/blue_tmds/n171_s0/I1</td>
</tr>
<tr>
<td>15.092</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n171_s0/F</td>
</tr>
<tr>
<td>15.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[0][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.030, 67.380%; route: 3.913, 29.200%; tC2Q: 0.458, 3.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
</tr>
<tr>
<td>2.994</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>4.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.970</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n121_s4/I3</td>
</tr>
<tr>
<td>9.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s4/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>10.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>11.145</td>
<td>0.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s1/I0</td>
</tr>
<tr>
<td>11.947</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C17[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>12.382</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C18[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/I3</td>
</tr>
<tr>
<td>12.932</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>12.932</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C18[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>12.989</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>12.989</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C18[1][B]</td>
<td>video_transmitter/blue_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>13.517</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C18[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n158_1_s/SUM</td>
</tr>
<tr>
<td>13.936</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>video_transmitter/blue_tmds/n172_s0/I1</td>
</tr>
<tr>
<td>14.968</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n172_s0/F</td>
</tr>
<tr>
<td>14.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.906, 67.075%; route: 3.913, 29.473%; tC2Q: 0.458, 3.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
</tr>
<tr>
<td>2.994</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>4.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.970</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n121_s4/I3</td>
</tr>
<tr>
<td>9.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s4/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>10.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>10.647</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td>video_transmitter/blue_tmds/n121_s5/I0</td>
</tr>
<tr>
<td>11.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C19[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s5/F</td>
</tr>
<tr>
<td>12.826</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C18[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>13.354</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/SUM</td>
</tr>
<tr>
<td>13.773</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>video_transmitter/blue_tmds/n174_s0/I1</td>
</tr>
<tr>
<td>14.805</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n174_s0/F</td>
</tr>
<tr>
<td>14.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.299, 63.281%; route: 4.357, 33.224%; tC2Q: 0.458, 3.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
</tr>
<tr>
<td>2.994</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>4.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.970</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n121_s4/I3</td>
</tr>
<tr>
<td>9.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s4/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>10.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>11.145</td>
<td>0.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[3][B]</td>
<td>video_transmitter/blue_tmds/n121_1_s1/I0</td>
</tr>
<tr>
<td>11.947</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C17[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>12.382</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C18[0][B]</td>
<td>video_transmitter/blue_tmds/n160_1_s/I3</td>
</tr>
<tr>
<td>12.932</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>12.932</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C18[1][A]</td>
<td>video_transmitter/blue_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>13.495</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n159_1_s/SUM</td>
</tr>
<tr>
<td>13.985</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][B]</td>
<td>video_transmitter/blue_tmds/n173_s0/I1</td>
</tr>
<tr>
<td>14.611</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n173_s0/F</td>
</tr>
<tr>
<td>14.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C20[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/disparityCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[2][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C20[2][B]</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.478, 65.615%; route: 3.984, 30.838%; tC2Q: 0.458, 3.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
</tr>
<tr>
<td>2.994</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>4.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.970</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n121_s4/I3</td>
</tr>
<tr>
<td>9.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s4/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>10.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>11.476</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I2</td>
</tr>
<tr>
<td>12.102</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.933</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>video_transmitter/blue_tmds/n253_s0/I2</td>
</tr>
<tr>
<td>14.032</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n253_s0/F</td>
</tr>
<tr>
<td>14.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.662, 62.081%; route: 4.222, 34.206%; tC2Q: 0.458, 3.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
</tr>
<tr>
<td>2.994</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>4.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.970</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n121_s4/I3</td>
</tr>
<tr>
<td>9.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s4/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>10.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>11.476</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I2</td>
</tr>
<tr>
<td>12.102</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.933</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>video_transmitter/blue_tmds/n251_s0/I2</td>
</tr>
<tr>
<td>14.032</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n251_s0/F</td>
</tr>
<tr>
<td>14.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.662, 62.081%; route: 4.222, 34.206%; tC2Q: 0.458, 3.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
</tr>
<tr>
<td>2.994</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>4.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.970</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n121_s4/I3</td>
</tr>
<tr>
<td>9.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s4/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>10.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>11.476</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I2</td>
</tr>
<tr>
<td>12.102</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.933</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>video_transmitter/blue_tmds/n258_s0/I2</td>
</tr>
<tr>
<td>13.965</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n258_s0/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.595, 61.874%; route: 4.222, 34.393%; tC2Q: 0.458, 3.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
</tr>
<tr>
<td>2.994</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>4.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.970</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n121_s4/I3</td>
</tr>
<tr>
<td>9.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s4/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>10.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>11.476</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I2</td>
</tr>
<tr>
<td>12.102</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.933</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>video_transmitter/blue_tmds/n252_s0/I2</td>
</tr>
<tr>
<td>13.965</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n252_s0/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.595, 61.874%; route: 4.222, 34.393%; tC2Q: 0.458, 3.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
</tr>
<tr>
<td>2.994</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>4.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.970</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n121_s4/I3</td>
</tr>
<tr>
<td>9.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s4/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>10.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>11.476</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I2</td>
</tr>
<tr>
<td>12.102</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.617</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][B]</td>
<td>video_transmitter/blue_tmds/n257_s0/I2</td>
</tr>
<tr>
<td>13.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n257_s0/F</td>
</tr>
<tr>
<td>13.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.385, 62.859%; route: 3.905, 33.240%; tC2Q: 0.458, 3.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
</tr>
<tr>
<td>2.994</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>4.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.970</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n121_s4/I3</td>
</tr>
<tr>
<td>9.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s4/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>10.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>11.476</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I2</td>
</tr>
<tr>
<td>12.102</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.617</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>video_transmitter/blue_tmds/n256_s0/I2</td>
</tr>
<tr>
<td>13.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n256_s0/F</td>
</tr>
<tr>
<td>13.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_2_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.385, 62.859%; route: 3.905, 33.240%; tC2Q: 0.458, 3.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
</tr>
<tr>
<td>2.994</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>4.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.970</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n121_s4/I3</td>
</tr>
<tr>
<td>9.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s4/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>10.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>11.476</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I2</td>
</tr>
<tr>
<td>12.102</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.617</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>video_transmitter/blue_tmds/n255_s0/I2</td>
</tr>
<tr>
<td>13.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n255_s0/F</td>
</tr>
<tr>
<td>13.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[0][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.385, 62.859%; route: 3.905, 33.240%; tC2Q: 0.458, 3.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
</tr>
<tr>
<td>2.994</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>4.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.970</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n121_s4/I3</td>
</tr>
<tr>
<td>9.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s4/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>10.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>11.476</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I2</td>
</tr>
<tr>
<td>12.102</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.617</td>
<td>0.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>video_transmitter/blue_tmds/n254_s0/I2</td>
</tr>
<tr>
<td>13.439</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n254_s0/F</td>
</tr>
<tr>
<td>13.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.385, 62.859%; route: 3.905, 33.240%; tC2Q: 0.458, 3.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage1_6_s0/Q</td>
</tr>
<tr>
<td>2.994</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/I1</td>
</tr>
<tr>
<td>4.055</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_0_s12/F</td>
</tr>
<tr>
<td>4.476</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/I1</td>
</tr>
<tr>
<td>5.298</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s3/F</td>
</tr>
<tr>
<td>5.309</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/I2</td>
</tr>
<tr>
<td>6.111</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C18[3][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s5/F</td>
</tr>
<tr>
<td>6.530</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][B]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/I0</td>
</tr>
<tr>
<td>7.575</td>
<td>1.045</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_1_s1/COUT</td>
</tr>
<tr>
<td>7.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C18[1][A]</td>
<td>video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/ones_in_tmds_stage1/onesIn_encoderStage1_2_s1/SUM</td>
</tr>
<tr>
<td>8.970</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>video_transmitter/blue_tmds/n121_s4/I3</td>
</tr>
<tr>
<td>9.792</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s4/F</td>
</tr>
<tr>
<td>9.798</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[3][A]</td>
<td>video_transmitter/blue_tmds/n121_s1/I2</td>
</tr>
<tr>
<td>10.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C19[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n121_s1/F</td>
</tr>
<tr>
<td>11.476</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>video_transmitter/blue_tmds/n249_s1/I2</td>
</tr>
<tr>
<td>12.102</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C17[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s1/F</td>
</tr>
<tr>
<td>12.118</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td>video_transmitter/blue_tmds/n249_s0/I0</td>
</tr>
<tr>
<td>12.940</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n249_s0/F</td>
</tr>
<tr>
<td>12.940</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C17[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.385, 65.643%; route: 3.407, 30.283%; tC2Q: 0.458, 4.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_1_s0/Q</td>
</tr>
<tr>
<td>2.982</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td>video_transmitter/green_tmds/n121_1_s1/I1</td>
</tr>
<tr>
<td>4.043</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>4.479</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>5.540</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>6.917</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>6.974</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>6.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>7.031</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>7.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>video_transmitter/green_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>7.088</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>7.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>video_transmitter/green_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>7.145</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n157_1_s/COUT</td>
</tr>
<tr>
<td>7.145</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][B]</td>
<td>video_transmitter/green_tmds/n156_1_s/CIN</td>
</tr>
<tr>
<td>7.673</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n156_1_s/SUM</td>
</tr>
<tr>
<td>8.092</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>video_transmitter/green_tmds/n170_s2/I1</td>
</tr>
<tr>
<td>9.191</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n170_s2/F</td>
</tr>
<tr>
<td>9.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.977, 53.020%; route: 3.066, 40.870%; tC2Q: 0.458, 6.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_1_s0/Q</td>
</tr>
<tr>
<td>2.982</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td>video_transmitter/green_tmds/n121_1_s1/I1</td>
</tr>
<tr>
<td>4.043</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>4.479</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>5.540</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>6.917</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>6.974</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>6.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>7.031</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/COUT</td>
</tr>
<tr>
<td>7.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][B]</td>
<td>video_transmitter/green_tmds/n158_1_s/CIN</td>
</tr>
<tr>
<td>7.088</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n158_1_s/COUT</td>
</tr>
<tr>
<td>7.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[2][A]</td>
<td>video_transmitter/green_tmds/n157_1_s/CIN</td>
</tr>
<tr>
<td>7.616</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C29[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n157_1_s/SUM</td>
</tr>
<tr>
<td>8.035</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>video_transmitter/green_tmds/n171_s1/I1</td>
</tr>
<tr>
<td>9.134</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n171_s1/F</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.920, 52.660%; route: 3.066, 41.183%; tC2Q: 0.458, 6.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/displayEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>video_transmitter/red_tmds/displayEnable_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>55</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/displayEnable_s0/Q</td>
</tr>
<tr>
<td>6.092</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>video_transmitter/green_tmds/n336_s2/I0</td>
</tr>
<tr>
<td>7.124</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n336_s2/F</td>
</tr>
<tr>
<td>7.135</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>video_transmitter/green_tmds/n184_s3/I3</td>
</tr>
<tr>
<td>7.937</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C29[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n184_s3/F</td>
</tr>
<tr>
<td>9.460</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td>9.024</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[0][B]</td>
<td>video_transmitter/green_tmds/idleCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 25.768%; route: 4.825, 67.792%; tC2Q: 0.458, 6.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/displayEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>video_transmitter/red_tmds/displayEnable_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>55</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/displayEnable_s0/Q</td>
</tr>
<tr>
<td>6.092</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>video_transmitter/green_tmds/n336_s2/I0</td>
</tr>
<tr>
<td>7.124</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n336_s2/F</td>
</tr>
<tr>
<td>7.135</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>video_transmitter/green_tmds/n184_s3/I3</td>
</tr>
<tr>
<td>7.937</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C29[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n184_s3/F</td>
</tr>
<tr>
<td>9.460</td>
<td>1.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td>9.024</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 25.768%; route: 4.825, 67.792%; tC2Q: 0.458, 6.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/disparityCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage1_8_s0/Q</td>
</tr>
<tr>
<td>3.472</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>video_transmitter/red_tmds/encoderStage1[8]_3_s1/I0</td>
</tr>
<tr>
<td>4.504</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/encoderStage1[8]_3_s1/F</td>
</tr>
<tr>
<td>6.272</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>video_transmitter/red_tmds/n114_1_s/CIN</td>
</tr>
<tr>
<td>6.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n114_1_s/COUT</td>
</tr>
<tr>
<td>6.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>video_transmitter/red_tmds/n113_1_s/CIN</td>
</tr>
<tr>
<td>6.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n113_1_s/COUT</td>
</tr>
<tr>
<td>6.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>video_transmitter/red_tmds/n112_1_s/CIN</td>
</tr>
<tr>
<td>6.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n112_1_s/COUT</td>
</tr>
<tr>
<td>6.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>video_transmitter/red_tmds/n111_1_s/CIN</td>
</tr>
<tr>
<td>6.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n111_1_s/COUT</td>
</tr>
<tr>
<td>6.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][B]</td>
<td>video_transmitter/red_tmds/n110_1_s/CIN</td>
</tr>
<tr>
<td>7.063</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n110_1_s/SUM</td>
</tr>
<tr>
<td>7.868</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>video_transmitter/red_tmds/n170_s0/I0</td>
</tr>
<tr>
<td>8.900</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n170_s0/F</td>
</tr>
<tr>
<td>8.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/disparityCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>video_transmitter/red_tmds/disparityCounter_4_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>video_transmitter/red_tmds/disparityCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.855, 39.601%; route: 3.896, 54.041%; tC2Q: 0.458, 6.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/disparityCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>video_transmitter/red_tmds/encoderStage1_8_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/encoderStage1_8_s0/Q</td>
</tr>
<tr>
<td>3.472</td>
<td>1.324</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>video_transmitter/red_tmds/encoderStage1[8]_3_s1/I0</td>
</tr>
<tr>
<td>4.504</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/encoderStage1[8]_3_s1/F</td>
</tr>
<tr>
<td>6.272</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[0][B]</td>
<td>video_transmitter/red_tmds/n114_1_s/CIN</td>
</tr>
<tr>
<td>6.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n114_1_s/COUT</td>
</tr>
<tr>
<td>6.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][A]</td>
<td>video_transmitter/red_tmds/n113_1_s/CIN</td>
</tr>
<tr>
<td>6.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n113_1_s/COUT</td>
</tr>
<tr>
<td>6.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[1][B]</td>
<td>video_transmitter/red_tmds/n112_1_s/CIN</td>
</tr>
<tr>
<td>6.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n112_1_s/COUT</td>
</tr>
<tr>
<td>6.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C26[2][A]</td>
<td>video_transmitter/red_tmds/n111_1_s/CIN</td>
</tr>
<tr>
<td>7.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n111_1_s/SUM</td>
</tr>
<tr>
<td>7.811</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>video_transmitter/red_tmds/n171_s0/I0</td>
</tr>
<tr>
<td>8.843</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n171_s0/F</td>
</tr>
<tr>
<td>8.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/disparityCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>video_transmitter/red_tmds/disparityCounter_3_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>video_transmitter/red_tmds/disparityCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.798, 39.120%; route: 3.896, 54.472%; tC2Q: 0.458, 6.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/displayEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>video_transmitter/red_tmds/displayEnable_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>55</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/displayEnable_s0/Q</td>
</tr>
<tr>
<td>6.092</td>
<td>3.290</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[3][A]</td>
<td>video_transmitter/green_tmds/n336_s2/I0</td>
</tr>
<tr>
<td>7.124</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n336_s2/F</td>
</tr>
<tr>
<td>7.135</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>video_transmitter/green_tmds/n184_s3/I3</td>
</tr>
<tr>
<td>7.937</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C29[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n184_s3/F</td>
</tr>
<tr>
<td>9.060</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td>9.024</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>video_transmitter/green_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.834, 27.306%; route: 4.424, 65.870%; tC2Q: 0.458, 6.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_1_s0/Q</td>
</tr>
<tr>
<td>2.982</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td>video_transmitter/green_tmds/n121_1_s1/I1</td>
</tr>
<tr>
<td>4.043</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>4.479</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>5.540</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>6.917</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>7.445</td>
<td>0.528</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/SUM</td>
</tr>
<tr>
<td>7.864</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>video_transmitter/green_tmds/n174_s1/I1</td>
</tr>
<tr>
<td>8.686</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n174_s1/F</td>
</tr>
<tr>
<td>8.686</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_0_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>video_transmitter/green_tmds/disparityCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.472, 49.628%; route: 3.066, 43.820%; tC2Q: 0.458, 6.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_1_s0/Q</td>
</tr>
<tr>
<td>2.982</td>
<td>0.833</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td>video_transmitter/green_tmds/n121_1_s1/I1</td>
</tr>
<tr>
<td>4.043</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R11C29[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_1_s1/F</td>
</tr>
<tr>
<td>4.479</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>video_transmitter/green_tmds/n121_s1/I0</td>
</tr>
<tr>
<td>5.540</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n121_s1/F</td>
</tr>
<tr>
<td>6.917</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C29[0][B]</td>
<td>video_transmitter/green_tmds/n160_1_s/CIN</td>
</tr>
<tr>
<td>6.974</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C29[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n160_1_s/COUT</td>
</tr>
<tr>
<td>6.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td>video_transmitter/green_tmds/n159_1_s/CIN</td>
</tr>
<tr>
<td>7.537</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n159_1_s/SUM</td>
</tr>
<tr>
<td>8.027</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/n173_s1/I1</td>
</tr>
<tr>
<td>8.653</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n173_s1/F</td>
</tr>
<tr>
<td>8.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[1][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.368, 48.369%; route: 3.137, 45.049%; tC2Q: 0.458, 6.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.081</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>video_transmitter/green_tmds/encoderStage1_8_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C27[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage1_8_s1/Q</td>
</tr>
<tr>
<td>3.492</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>video_transmitter/green_tmds/encoderStage1[8]_3_s1/I0</td>
</tr>
<tr>
<td>4.314</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/encoderStage1[8]_3_s1/F</td>
</tr>
<tr>
<td>6.087</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[0][B]</td>
<td>video_transmitter/green_tmds/n114_1_s/CIN</td>
</tr>
<tr>
<td>6.144</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n114_1_s/COUT</td>
</tr>
<tr>
<td>6.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][A]</td>
<td>video_transmitter/green_tmds/n113_1_s/CIN</td>
</tr>
<tr>
<td>6.201</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n113_1_s/COUT</td>
</tr>
<tr>
<td>6.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C30[1][B]</td>
<td>video_transmitter/green_tmds/n112_1_s/CIN</td>
</tr>
<tr>
<td>6.764</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C30[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n112_1_s/SUM</td>
</tr>
<tr>
<td>7.585</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>video_transmitter/green_tmds/n172_s1/I0</td>
</tr>
<tr>
<td>8.617</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n172_s1/F</td>
</tr>
<tr>
<td>8.617</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/disparityCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0/CLK</td>
</tr>
<tr>
<td>8.698</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>video_transmitter/green_tmds/disparityCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.531, 36.539%; route: 3.937, 56.844%; tC2Q: 0.458, 6.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/displayEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>2.343</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>video_transmitter/red_tmds/displayEnable_s0/CLK</td>
</tr>
<tr>
<td>2.801</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>55</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/displayEnable_s0/Q</td>
</tr>
<tr>
<td>5.493</td>
<td>2.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[2][B]</td>
<td>video_transmitter/red_tmds/n336_s2/I0</td>
</tr>
<tr>
<td>6.592</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C23[2][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n336_s2/F</td>
</tr>
<tr>
<td>7.402</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>video_transmitter/red_tmds/n184_s3/I3</td>
</tr>
<tr>
<td>8.027</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n184_s3/F</td>
</tr>
<tr>
<td>8.732</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.098</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>9.068</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td>9.024</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.653</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 41.904%; route: 1.361, 58.096%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.724, 26.983%; route: 4.207, 65.844%; tC2Q: 0.458, 7.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>video_transmitter/red_tmds/n176_s0/I2</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n176_s0/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>video_transmitter/red_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>video_transmitter/vPosCounter_0_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_0_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>video_transmitter/n48_s2/I0</td>
</tr>
<tr>
<td>2.518</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n48_s2/F</td>
</tr>
<tr>
<td>2.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>video_transmitter/vPosCounter_0_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>video_transmitter/vPosCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>video_transmitter/red_tmds/n178_s3/I1</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n178_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/idleCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>video_transmitter/green_tmds/n176_s0/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n176_s0/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/idleCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>video_transmitter/green_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/n178_s3/I0</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n178_s3/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_1_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>video_transmitter/blue_tmds/n177_s0/I1</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n177_s0/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/idleCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/n176_s0/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/blue_tmds/n176_s0/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/idleCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>video_transmitter/blue_tmds/idleCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>boxHpos_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>boxHpos_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>boxHpos_0_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">boxHpos_0_s0/Q</td>
</tr>
<tr>
<td>2.149</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>n93_s2/I0</td>
</tr>
<tr>
<td>2.521</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" background: #97FFFF;">n93_s2/F</td>
</tr>
<tr>
<td>2.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td style=" font-weight:bold;">boxHpos_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>boxHpos_0_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C11[0][A]</td>
<td>boxHpos_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/stage1Ready_s13/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>video_transmitter/red_tmds/n543_s2/I2</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/red_tmds/n543_s2/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/red_tmds/stage1Ready_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/stage2Ready_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/stage2Ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/stage2Ready_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/stage2Ready_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/stage2Ready_s6/I3</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/stage2Ready_s6/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/stage2Ready_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/stage2Ready_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>video_transmitter/green_tmds/stage2Ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/stage1Ready_s13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/stage1Ready_s13/Q</td>
</tr>
<tr>
<td>1.970</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>video_transmitter/green_tmds/n543_s3/I2</td>
</tr>
<tr>
<td>2.342</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/green_tmds/n543_s3/F</td>
</tr>
<tr>
<td>2.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/stage1Ready_s13/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>video_transmitter/green_tmds/stage1Ready_s13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_5_s1/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C19[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_5_s1/Q</td>
</tr>
<tr>
<td>39.604</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_5_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_5_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C20[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>video_transmitter/vPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>video_transmitter/n46_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n46_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>video_transmitter/vPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>video_transmitter/vPosCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>video_transmitter/vPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>2.146</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>video_transmitter/n42_s/I1</td>
</tr>
<tr>
<td>2.540</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n42_s/SUM</td>
</tr>
<tr>
<td>2.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>video_transmitter/vPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>video_transmitter/vPosCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/vPosCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/vPosCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>video_transmitter/vPosCounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_8_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td>video_transmitter/n40_s/I1</td>
</tr>
<tr>
<td>2.542</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n40_s/SUM</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/vPosCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>video_transmitter/vPosCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>video_transmitter/vPosCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>boxHpos_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>boxHpos_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>boxHpos_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">boxHpos_2_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C10[1][A]</td>
<td>n91_s/I1</td>
</tr>
<tr>
<td>2.542</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" background: #97FFFF;">n91_s/SUM</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">boxHpos_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>boxHpos_2_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>boxHpos_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>boxHpos_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>boxHpos_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>boxHpos_8_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">boxHpos_8_s0/Q</td>
</tr>
<tr>
<td>2.148</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C11[1][A]</td>
<td>n85_s/I1</td>
</tr>
<tr>
<td>2.542</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">n85_s/SUM</td>
</tr>
<tr>
<td>2.542</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">boxHpos_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>boxHpos_8_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>boxHpos_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>video_transmitter/hPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.149</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>video_transmitter/n67_s/I1</td>
</tr>
<tr>
<td>2.543</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n67_s/SUM</td>
</tr>
<tr>
<td>2.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>video_transmitter/hPosCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>video_transmitter/hPosCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>boxHpos_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>boxHpos_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>boxHpos_6_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">boxHpos_6_s0/Q</td>
</tr>
<tr>
<td>2.150</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C11[0][A]</td>
<td>n87_s/I1</td>
</tr>
<tr>
<td>2.544</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">n87_s/SUM</td>
</tr>
<tr>
<td>2.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">boxHpos_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>boxHpos_6_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>boxHpos_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/Q</td>
</tr>
<tr>
<td>2.152</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td>video_transmitter/n63_s/I1</td>
</tr>
<tr>
<td>2.546</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n63_s/SUM</td>
</tr>
<tr>
<td>2.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>video_transmitter/hPosCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.562%; route: 0.008, 1.123%; tC2Q: 0.333, 45.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/hPosCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/hPosCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/hPosCounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.144</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_8_s0/Q</td>
</tr>
<tr>
<td>2.152</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/n61_s/I1</td>
</tr>
<tr>
<td>2.546</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">video_transmitter/n61_s/SUM</td>
</tr>
<tr>
<td>2.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/hPosCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>1.811</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/hPosCounter_8_s0/CLK</td>
</tr>
<tr>
<td>1.811</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>video_transmitter/hPosCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.562%; route: 0.008, 1.123%; tC2Q: 0.333, 45.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_6_s1/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C19[1][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_6_s1/Q</td>
</tr>
<tr>
<td>39.623</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_6_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_6_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[0][B]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td>video_transmitter/blue_tmds/encoderStage2_7_s1/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C19[2][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_7_s1/Q</td>
</tr>
<tr>
<td>39.623</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_7_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_7_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td>video_transmitter/blue_tmds/encoderStage2_9_s1/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C17[2][B]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/encoderStage2_9_s1/Q</td>
</tr>
<tr>
<td>39.623</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/blue_tmds/tmdsCharacterOut_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_9_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_9_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>video_transmitter/blue_tmds/tmdsCharacterOut_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 65.086%; tC2Q: 0.333, 34.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>39.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>video_transmitter/green_tmds/encoderStage2_2_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal_oscillator:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>38.483</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>59</td>
<td>PLL_L</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>38.668</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>video_transmitter/green_tmds/encoderStage2_2_s6/CLK</td>
</tr>
<tr>
<td>39.001</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/encoderStage2_2_s6/Q</td>
</tr>
<tr>
<td>39.651</td>
<td>0.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">video_transmitter/green_tmds/tmdsCharacterOut_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal_oscillator</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/I</td>
</tr>
<tr>
<td>37.881</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>62</td>
<td>IOT13[A]</td>
<td>crystalCLK_ibuf/O</td>
</tr>
<tr>
<td>38.848</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_6_s0/CLK</td>
</tr>
<tr>
<td>38.878</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_6_s0</td>
</tr>
<tr>
<td>38.878</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>video_transmitter/green_tmds/tmdsCharacterOut_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.180</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.650, 66.099%; tC2Q: 0.333, 33.901%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 46.631%; route: 0.966, 53.369%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/blue_tmds/encoderStage1_7_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/blue_tmds/encoderStage1_6_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/blue_tmds/disparityCounter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/blue_tmds/disparityCounter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/blue_tmds/disparityCounter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/blue_tmds/disparityCounter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/idleCounter_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/stage1Ready_s13</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/stage1Ready_s13/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/green_tmds/stage1Ready_s13</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/green_tmds/stage1Ready_s13/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.376</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.626</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>video_transmitter/red_tmds/disparityCounter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.150</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>video_transmitter/red_tmds/disparityCounter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_5x/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.854</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>clock_5x/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.038</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>video_transmitter/red_tmds/disparityCounter_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>62</td>
<td>crystalCLK_d</td>
<td>-1.999</td>
<td>1.727</td>
</tr>
<tr>
<td>59</td>
<td>multiplierClkOut</td>
<td>-6.490</td>
<td>0.262</td>
</tr>
<tr>
<td>55</td>
<td>displayEnable</td>
<td>-0.436</td>
<td>3.330</td>
</tr>
<tr>
<td>21</td>
<td>encoderStage1_0[6]</td>
<td>-6.490</td>
<td>1.349</td>
</tr>
<tr>
<td>21</td>
<td>n32_8</td>
<td>29.787</td>
<td>0.853</td>
</tr>
<tr>
<td>14</td>
<td>encoderStage1[8]</td>
<td>-0.202</td>
<td>1.349</td>
</tr>
<tr>
<td>13</td>
<td>encoderStage1[8]</td>
<td>-0.017</td>
<td>1.813</td>
</tr>
<tr>
<td>11</td>
<td>encoderStage1_0[8]</td>
<td>0.081</td>
<td>1.343</td>
</tr>
<tr>
<td>10</td>
<td>n82_11</td>
<td>29.400</td>
<td>1.631</td>
</tr>
<tr>
<td>10</td>
<td>n49_4</td>
<td>29.787</td>
<td>0.851</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C14</td>
<td>43.06%</td>
</tr>
<tr>
<td>R9C15</td>
<td>43.06%</td>
</tr>
<tr>
<td>R9C11</td>
<td>37.50%</td>
</tr>
<tr>
<td>R9C16</td>
<td>37.50%</td>
</tr>
<tr>
<td>R9C13</td>
<td>34.72%</td>
</tr>
<tr>
<td>R11C18</td>
<td>34.72%</td>
</tr>
<tr>
<td>R9C10</td>
<td>33.33%</td>
</tr>
<tr>
<td>R12C19</td>
<td>31.94%</td>
</tr>
<tr>
<td>R9C23</td>
<td>31.94%</td>
</tr>
<tr>
<td>R9C12</td>
<td>30.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name crystal_oscillator -period 37.037 -waveform {0 18.518} [get_ports {crystalCLK}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name tmdsFreq -source [get_ports {crystalCLK}] -master_clock crystal_oscillator -multiply_by 10 [get_nets {video_transmitter/tmds_buff[0] video_transmitter/tmds_buff_0[1] video_transmitter/tmds_buff_1[2]}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name pll_10xclock -source [get_ports {crystalCLK}] -master_clock crystal_oscillator -multiply_by 5 [get_pins {video_transmitter/blue_tmds/serializer/FCLK}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
