<profile>

<section name = "Vivado HLS Report for 'scurve_adder'" level="0">
<item name = "Date">Sat Dec  7 12:24:30 2019
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">scurve_adder_1</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z035ffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Estimated clock period (ns)">3.77</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">73, 2097196, 73, 2097196, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">32, 32, 1, 1, 1, 32, yes</column>
<column name="- Loop 2">0, 2097123, 5, 1, 1, 0 ~ 2097120, yes</column>
<column name="- Loop 3">34, 34, 4, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 411</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 58, 72</column>
<column name="Memory">4, -, 26, 7</column>
<column name="Multiplexer">-, -, -, 503</column>
<column name="Register">0, -, 856, 160</column>
<specialColumn name="Available">1000, 900, 343800, 171900</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="scurve_adder_CTRL_BUS_s_axi_U">scurve_adder_CTRL_BUS_s_axi, 0, 0, 58, 72</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dub_pix_ch0_user_V_U">scurve_adder_dub_dEe, 0, 4, 1, 32, 2, 1, 64</column>
<column name="dub_pix_ch0_id_V_U">scurve_adder_dub_eOg, 0, 10, 3, 32, 5, 1, 160</column>
<column name="dub_pix_ch0_dest_V_U">scurve_adder_dub_fYi, 0, 12, 3, 32, 6, 1, 192</column>
<column name="sum_pix1_ch0_U">scurve_adder_sum_bkb, 2, 0, 0, 32, 32, 1, 1024</column>
<column name="sum_pix2_ch0_U">scurve_adder_sum_bkb, 2, 0, 0, 32, 32, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_3_fu_352_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_4_fu_467_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_5_fu_396_p2">+, 0, 0, 15, 1, 6</column>
<column name="indvar_flatten_next_fu_376_p2">+, 0, 0, 28, 21, 1</column>
<column name="tmp_11_fu_455_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_8_fu_446_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="in_stream0_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_stream0_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="in_stream0_V_dest_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_stream0_V_dest_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="in_stream0_V_id_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_stream0_V_id_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="in_stream0_V_user_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_stream0_V_user_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_dest_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_dest_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_id_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_id_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_last_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_last_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_user_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_stream_V_user_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_346_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="exitcond2_fu_382_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="exitcond_flatten_fu_371_p2">icmp, 0, 0, 18, 21, 21</column>
<column name="exitcond_fu_461_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="in_stream0_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="in_stream0_V_dest_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="in_stream0_V_id_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="in_stream0_V_user_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_stream_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_stream_V_dest_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_stream_V_id_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_stream_V_last_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_stream_V_user_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_last_V_fu_479_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="ap_block_pp2_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15">or, 0, 0, 2, 1, 1</column>
<column name="tmp_data_V_1_fu_497_p2">or, 0, 0, 64, 64, 64</column>
<column name="i_1_mid2_fu_388_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter4">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter3">9, 2, 1, 2</column>
<column name="dub_pix_ch0_dest_V_address0">15, 3, 5, 15</column>
<column name="dub_pix_ch0_id_V_address0">15, 3, 5, 15</column>
<column name="dub_pix_ch0_user_V_address0">15, 3, 5, 15</column>
<column name="i_1_reg_314">9, 2, 6, 12</column>
<column name="i_2_reg_325">9, 2, 6, 12</column>
<column name="i_reg_292">9, 2, 6, 12</column>
<column name="in_stream0_TDATA_blk_n">9, 2, 1, 2</column>
<column name="in_stream0_V_data_V_0_data_out">9, 2, 16, 32</column>
<column name="in_stream0_V_data_V_0_state">15, 3, 2, 6</column>
<column name="in_stream0_V_dest_V_0_data_out">9, 2, 6, 12</column>
<column name="in_stream0_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="in_stream0_V_id_V_0_data_out">9, 2, 5, 10</column>
<column name="in_stream0_V_id_V_0_state">15, 3, 2, 6</column>
<column name="in_stream0_V_user_V_0_data_out">9, 2, 2, 4</column>
<column name="in_stream0_V_user_V_0_state">15, 3, 2, 6</column>
<column name="indvar_flatten_reg_303">9, 2, 21, 42</column>
<column name="out_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="out_stream_V_data_V_1_data_out">9, 2, 64, 128</column>
<column name="out_stream_V_data_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_dest_V_1_data_out">9, 2, 6, 12</column>
<column name="out_stream_V_dest_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_id_V_1_data_out">9, 2, 5, 10</column>
<column name="out_stream_V_id_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_keep_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_last_V_1_data_out">9, 2, 1, 2</column>
<column name="out_stream_V_last_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_strb_V_1_state">15, 3, 2, 6</column>
<column name="out_stream_V_user_V_1_data_out">9, 2, 2, 4</column>
<column name="out_stream_V_user_V_1_state">15, 3, 2, 6</column>
<column name="reg_336">9, 2, 32, 64</column>
<column name="reg_341">9, 2, 32, 64</column>
<column name="sum_pix1_ch0_address0">15, 3, 5, 15</column>
<column name="sum_pix1_ch0_address1">15, 3, 5, 15</column>
<column name="sum_pix2_ch0_address0">15, 3, 5, 15</column>
<column name="sum_pix2_ch0_address1">15, 3, 5, 15</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="N_ADDS_read_reg_504">16, 0, 16, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter3">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_522">1, 0, 1, 0</column>
<column name="exitcond_reg_603">1, 0, 1, 0</column>
<column name="i_1_mid2_reg_531">6, 0, 6, 0</column>
<column name="i_1_reg_314">6, 0, 6, 0</column>
<column name="i_2_reg_325">6, 0, 6, 0</column>
<column name="i_reg_292">6, 0, 6, 0</column>
<column name="in_stream0_V_data_V_0_payload_A">16, 0, 16, 0</column>
<column name="in_stream0_V_data_V_0_payload_B">16, 0, 16, 0</column>
<column name="in_stream0_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_stream0_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_stream0_V_data_V_0_state">2, 0, 2, 0</column>
<column name="in_stream0_V_dest_V_0_payload_A">6, 0, 6, 0</column>
<column name="in_stream0_V_dest_V_0_payload_B">6, 0, 6, 0</column>
<column name="in_stream0_V_dest_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_stream0_V_dest_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_stream0_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="in_stream0_V_id_V_0_payload_A">5, 0, 5, 0</column>
<column name="in_stream0_V_id_V_0_payload_B">5, 0, 5, 0</column>
<column name="in_stream0_V_id_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_stream0_V_id_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_stream0_V_id_V_0_state">2, 0, 2, 0</column>
<column name="in_stream0_V_user_V_0_payload_A">2, 0, 2, 0</column>
<column name="in_stream0_V_user_V_0_payload_B">2, 0, 2, 0</column>
<column name="in_stream0_V_user_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_stream0_V_user_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_stream0_V_user_V_0_state">2, 0, 2, 0</column>
<column name="indvar_flatten_reg_303">21, 0, 21, 0</column>
<column name="out_stream_V_data_V_1_payload_A">64, 0, 64, 0</column>
<column name="out_stream_V_data_V_1_payload_B">64, 0, 64, 0</column>
<column name="out_stream_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_V_data_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_dest_V_1_payload_A">6, 0, 6, 0</column>
<column name="out_stream_V_dest_V_1_payload_B">6, 0, 6, 0</column>
<column name="out_stream_V_dest_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_dest_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_V_dest_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_id_V_1_payload_A">5, 0, 5, 0</column>
<column name="out_stream_V_id_V_1_payload_B">5, 0, 5, 0</column>
<column name="out_stream_V_id_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_id_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_V_id_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_keep_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_keep_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_last_V_1_payload_A">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_payload_B">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_V_last_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_strb_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_strb_V_1_state">2, 0, 2, 0</column>
<column name="out_stream_V_user_V_1_payload_A">2, 0, 2, 0</column>
<column name="out_stream_V_user_V_1_payload_B">2, 0, 2, 0</column>
<column name="out_stream_V_user_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_stream_V_user_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_stream_V_user_V_1_state">2, 0, 2, 0</column>
<column name="phitmp_reg_546">8, 0, 8, 0</column>
<column name="phitmp_reg_546_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="reg_336">32, 0, 32, 0</column>
<column name="reg_341">32, 0, 32, 0</column>
<column name="sum_pix1_ch0_addr_2_reg_551">5, 0, 5, 0</column>
<column name="sum_pix2_ch0_addr_2_reg_557">5, 0, 5, 0</column>
<column name="sum_pix_tot_dest_V_reg_598">6, 0, 6, 0</column>
<column name="sum_pix_tot_id_V_reg_593">5, 0, 5, 0</column>
<column name="sum_pix_tot_user_V_reg_588">2, 0, 2, 0</column>
<column name="tmp_11_reg_568">32, 0, 32, 0</column>
<column name="tmp_2_reg_541">8, 0, 8, 0</column>
<column name="tmp_2_reg_541_pp1_iter2_reg">8, 0, 8, 0</column>
<column name="tmp_8_reg_563">32, 0, 32, 0</column>
<column name="tmp_last_V_reg_622">1, 0, 1, 0</column>
<column name="tmp_reg_517">16, 0, 21, 5</column>
<column name="exitcond_flatten_reg_522">64, 32, 1, 0</column>
<column name="exitcond_reg_603">64, 32, 1, 0</column>
<column name="sum_pix1_ch0_addr_2_reg_551">64, 32, 5, 0</column>
<column name="sum_pix2_ch0_addr_2_reg_557">64, 32, 5, 0</column>
<column name="tmp_last_V_reg_622">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_BUS_AWVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWADDR">in, 5, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WDATA">in, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WSTRB">in, 4, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARADDR">in, 5, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RDATA">out, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, scurve_adder, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, scurve_adder, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, scurve_adder, return value</column>
<column name="in_stream0_TDATA">in, 16, axis, in_stream0_V_data_V, pointer</column>
<column name="in_stream0_TVALID">in, 1, axis, in_stream0_V_dest_V, pointer</column>
<column name="in_stream0_TREADY">out, 1, axis, in_stream0_V_dest_V, pointer</column>
<column name="in_stream0_TDEST">in, 6, axis, in_stream0_V_dest_V, pointer</column>
<column name="in_stream0_TKEEP">in, 2, axis, in_stream0_V_keep_V, pointer</column>
<column name="in_stream0_TSTRB">in, 2, axis, in_stream0_V_strb_V, pointer</column>
<column name="in_stream0_TUSER">in, 2, axis, in_stream0_V_user_V, pointer</column>
<column name="in_stream0_TLAST">in, 1, axis, in_stream0_V_last_V, pointer</column>
<column name="in_stream0_TID">in, 5, axis, in_stream0_V_id_V, pointer</column>
<column name="out_stream_TDATA">out, 64, axis, out_stream_V_data_V, pointer</column>
<column name="out_stream_TVALID">out, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TREADY">in, 1, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TDEST">out, 6, axis, out_stream_V_dest_V, pointer</column>
<column name="out_stream_TKEEP">out, 8, axis, out_stream_V_keep_V, pointer</column>
<column name="out_stream_TSTRB">out, 8, axis, out_stream_V_strb_V, pointer</column>
<column name="out_stream_TUSER">out, 2, axis, out_stream_V_user_V, pointer</column>
<column name="out_stream_TLAST">out, 1, axis, out_stream_V_last_V, pointer</column>
<column name="out_stream_TID">out, 5, axis, out_stream_V_id_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.77</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'i'">phi, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, &apos;i&apos;, scurve_adder.cpp:53</column>
<column name="'exitcond2', scurve_adder.cpp:53">icmp, 1.19, 1.19, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'i_1_mid2', scurve_adder.cpp:53">select, 0.97, 2.16, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'i', scurve_adder.cpp:53">add, 1.61, 3.77, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
