$date
	Mon Sep 21 12:13:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module majority_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! F $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ' w3 $end
$var wire 1 ( w4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1$
#20
0$
1#
#30
1!
1(
1&
1$
#40
0!
0(
0&
0$
0#
1"
#50
1!
1'
1$
#60
1(
0'
1%
0$
1#
#70
1&
1'
1$
#80
