OpenROAD 6f9b2bb8b808b1bb5831d4525d868212ae50517a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/ram/runs/RUN_2023.12.24_10.45.30/tmp/merged.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/ram/runs/RUN_2023.12.24_10.45.30/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/ram/runs/RUN_2023.12.24_10.45.30/results/routing/single_port_ram.def
[INFO ODB-0128] Design: single_port_ram
[INFO ODB-0130]     Created 26 pins.
[INFO ODB-0131]     Created 6503 components and 33103 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 24584 connections.
[INFO ODB-0133]     Created 2847 nets and 8519 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/ram/runs/RUN_2023.12.24_10.45.30/results/routing/single_port_ram.def
Top-level design name: single_port_ram
Found default power net 'VPWR'
Found default ground net 'VGND'
Found 1 power ports.
Found 1 ground ports.
Modified power connections of 6503/6503 cells.
