%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$dist/default/production\PIC18F4550_Registro.X.production.o
cinit CODE 0 33B4 33B4 3C 1
idloc IDLOC 5 200000 200000 8 1
intcode_body CODE 0 32EA 32EA 46 1
text0 CODE 0 224C 224C E2 1
text1 CODE 0 B4E B4E 2AA 1
text2 CODE 0 2A7A 2A7A 9A 1
text3 CODE 0 342A 342A 38 1
text4 CODE 0 1F3C 1F3C 106 1
text5 CODE 0 2D14 2D14 68 1
text6 CODE 0 2D7C 2D7C 68 1
text7 CODE 0 2DE4 2DE4 68 1
text8 CODE 0 359A 359A 2C 1
text9 CODE 0 35F0 35F0 28 1
text10 CODE 0 3618 3618 28 1
text11 CODE 0 3640 3640 28 1
text12 CODE 0 2B14 2B14 8E 1
text13 CODE 0 37E4 37E4 16 1
text14 CODE 0 1086 1086 1CA 1
text15 CODE 0 1250 1250 1B4 1
text16 CODE 0 2042 2042 106 1
text17 CODE 0 32A4 32A4 46 1
text18 CODE 0 12 12 4C0 1
text19 CODE 0 2148 2148 104 1
text20 CODE 0 4D2 4D2 39A 1
text21 CODE 0 3762 3762 1C 1
text22 CODE 0 31B6 31B6 52 1
text23 CODE 0 1E2A 1E2A 112 1
text24 CODE 0 2E4C 2E4C 68 1
text25 CODE 0 2EB4 2EB4 68 1
text26 CODE 0 2F1C 2F1C 68 1
text27 CODE 0 18CE 18CE 16C 1
text28 CODE 0 2662 2662 C0 1
text29 CODE 0 3162 3162 54 1
text30 CODE 0 36B8 36B8 26 1
text31 CODE 0 2932 2932 A8 1
text32 CODE 0 3726 3726 1E 1
text33 CODE 0 3668 3668 28 1
text34 CODE 0 30B2 30B2 58 1
text35 CODE 0 377E 377E 1A 1
text36 CODE 0 3826 3826 12 1
text37 CODE 0 386E 386E C 1
text38 CODE 0 232E 232E E0 1
text39 CODE 0 1A3A 1A3A 16A 1
text40 CODE 0 1D08 1D08 122 1
text41 CODE 0 3208 3208 52 1
text42 CODE 0 3050 3050 62 1
text43 CODE 0 1404 1404 1B4 1
text44 CODE 0 86C 86C 2E2 1
text45 CODE 0 24D8 24D8 C6 1
text46 CODE 0 34D2 34D2 36 1
text47 CODE 0 3330 3330 44 1
text48 CODE 0 240E 240E CA 1
text49 CODE 0 3886 3886 2 1
text50 CODE 0 3374 3374 40 1
text51 CODE 0 1BA4 1BA4 164 1
text52 CODE 0 1746 1746 188 1
text53 CODE 0 37FA 37FA 16 1
text54 CODE 0 27D6 27D6 B0 1
text55 CODE 0 259E 259E C4 1
text56 CODE 0 2BA2 2BA2 82 1
text57 CODE 0 353A 353A 30 1
text58 CODE 0 3810 3810 16 1
text59 CODE 0 15B8 15B8 18E 1
text60 CODE 0 36DE 36DE 26 1
text61 CODE 0 3690 3690 28 1
text62 CODE 0 2F84 2F84 68 1
text63 CODE 0 3462 3462 38 1
text64 CODE 0 2722 2722 B4 1
text65 CODE 0 310A 310A 58 1
text66 CODE 0 DF8 DF8 28E 1
text67 CODE 0 29DA 29DA A0 1
text68 CODE 0 37CC 37CC 18 1
text69 CODE 0 3798 3798 1A 1
text70 CODE 0 2C24 2C24 7C 1
text71 CODE 0 2886 2886 AC 1
text72 CODE 0 33F0 33F0 3A 1
text73 CODE 0 3744 3744 1E 1
text74 CODE 0 325A 325A 4A 1
text75 CODE 0 2FEC 2FEC 64 1
text76 CODE 0 2CA0 2CA0 74 1
text77 CODE 0 356A 356A 30 1
text78 CODE 0 349A 349A 38 1
text79 CODE 0 35C6 35C6 2A 1
text80 CODE 0 3838 3838 12 1
text81 CODE 0 37B2 37B2 1A 1
text82 CODE 0 384A 384A 12 1
text83 CODE 0 3508 3508 32 1
text84 CODE 0 3704 3704 22 1
text85 CODE 0 385C 385C 12 1
cstackCOMRAM COMRAM 1 1 1 5D 1
cstackBANK0 BANK0 1 D9 D9 12 1
temp COMRAM 1 5F 5F 1 1
bssBANK0 BANK0 1 60 60 79 1
intcode CODE 0 8 8 6 1
idataBANK0 CODE 0 387A 387A B 1
dataBANK0 BANK0 1 EB EB B 1
bssCOMRAM COMRAM 1 5E 5E 1 1
mediumconst MEDIUMCONST 0 7070 7070 F90 1
config CONFIG 4 300000 300000 E 1
$C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
idloc IDLOC 5 200000 200000 8 1
init CODE 0 E E 4 1
reset_vec CODE 0 0 0 4 1
config CONFIG 4 300000 300000 E 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
RAM F6-7FF 1
SFR F60-FFF 1
BANK0 F6-FF 1
BANK1 100-1FF 1
BANK2 200-2FF 1
BANK3 300-3FF 1
BANK4 400-4FF 1
BANK5 500-5FF 1
BANK6 600-6FF 1
BANK7 700-7FF 1
CONST 4-7 1
CONST 3885-3885 1
CONST 3888-706F 1
STACK F6-7FF 1
SMALLCONST 3885-3885 1
SMALLCONST 3888-706F 1
CODE 4-7 1
CODE 3885-3885 1
CODE 3888-706F 1
BIGRAM F6-7FF 1
EEDATA F00000-F000FF 1
MEDIUMCONST 3885-3885 1
MEDIUMCONST 3888-706F 1
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <address> <psect name> <class name> ><line number>:<file name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/default/production\PIC18F4550_Registro.X.production.o
8 intcode CODE >24242:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
8 intcode CODE >68:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
32EA intcode_body CODE >68:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
32EC intcode_body CODE >69:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
32FA intcode_body CODE >70:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
3300 intcode_body CODE >71:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
3316 intcode_body CODE >72:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
331A intcode_body CODE >73:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
3322 intcode_body CODE >74:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
3322 intcode_body CODE >75:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
332A intcode_body CODE >76:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
332C intcode_body CODE >78:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
385C text85 CODE >61:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
385C text85 CODE >64:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
385E text85 CODE >65:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
385E text85 CODE >66:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
386C text85 CODE >67:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3704 text84 CODE >72:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3704 text84 CODE >75:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3704 text84 CODE >76:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3712 text84 CODE >78:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3720 text84 CODE >80:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3724 text84 CODE >82:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3508 text83 CODE >99:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3508 text83 CODE >102:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
350A text83 CODE >103:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
350A text83 CODE >104:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3518 text83 CODE >105:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
351C text83 CODE >106:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3520 text83 CODE >107:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3522 text83 CODE >108:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3524 text83 CODE >109:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3524 text83 CODE >110:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3532 text83 CODE >111:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3536 text83 CODE >112:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3538 text83 CODE >113:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
384A text82 CODE >49:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
384A text82 CODE >52:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
384C text82 CODE >54:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
384C text82 CODE >55:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
385A text82 CODE >56:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
37B2 text81 CODE >88:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
37B4 text81 CODE >90:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
37B8 text81 CODE >91:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
37C6 text81 CODE >92:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
37CA text81 CODE >93:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3838 text80 CODE >37:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3838 text80 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
383A text80 CODE >42:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
383A text80 CODE >43:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3848 text80 CODE >44:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
35C6 text79 CODE >19:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
35C6 text79 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
35CA text79 CODE >21:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
35D0 text79 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
35D6 text79 CODE >23:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
35DC text79 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
35E0 text79 CODE >25:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
35E6 text79 CODE >27:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
35EC text79 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
35EE text79 CODE >29:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
349A text78 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
349A text78 CODE >32:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
349A text78 CODE >33:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
34AE text78 CODE >34:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
34C8 text78 CODE >35:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
34D0 text78 CODE >36:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
356A text77 CODE >9:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
356A text77 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
356E text77 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
3574 text77 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
357A text77 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
3580 text77 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
3586 text77 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
358A text77 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
3598 text77 CODE >17:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2CA0 text76 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2CA0 text76 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2CA8 text76 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2CBA text76 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2CBE text76 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2CC2 text76 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2CC8 text76 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2CCA text76 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2CD8 text76 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2CDE text76 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2CF4 text76 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2CFC text76 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2CFE text76 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2D04 text76 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2D0A text76 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2D0A text76 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2D12 text76 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2FEC text75 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
2FEC text75 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
2FFE text75 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
3002 text75 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
3006 text75 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
300C text75 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
300E text75 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
301C text75 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
3032 text75 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
303A text75 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
3040 text75 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
3046 text75 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
3046 text75 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
304E text75 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
325A text74 CODE >38:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
325A text74 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
327E text74 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
32A2 text74 CODE >41:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
3744 text73 CODE >43:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
3744 text73 CODE >44:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
3750 text73 CODE >45:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
3754 text73 CODE >46:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
3760 text73 CODE >47:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
33F0 text72 CODE >336:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
33F0 text72 CODE >338:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
33F8 text72 CODE >340:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3408 text72 CODE >341:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3428 text72 CODE >342:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2886 text71 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2888 text71 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2890 text71 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2892 text71 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2894 text71 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28A8 text71 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28B0 text71 CODE >19:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28BE text71 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28C0 text71 CODE >21:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28C4 text71 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28C4 text71 CODE >23:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28C6 text71 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28C6 text71 CODE >25:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28C8 text71 CODE >26:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28CE text71 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28D0 text71 CODE >29:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28E8 text71 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28F0 text71 CODE >34:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28F2 text71 CODE >35:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
28F8 text71 CODE >36:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2910 text71 CODE >38:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2912 text71 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
292A text71 CODE >43:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
292C text71 CODE >45:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
292E text71 CODE >46:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2930 text71 CODE >47:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C24 text70 CODE >48:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C26 text70 CODE >53:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C28 text70 CODE >55:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C2A text70 CODE >56:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C32 text70 CODE >57:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C36 text70 CODE >59:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C4A text70 CODE >60:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C4C text70 CODE >62:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C4E text70 CODE >63:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C52 text70 CODE >65:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C54 text70 CODE >66:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C66 text70 CODE >67:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C6A text70 CODE >70:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C7E text70 CODE >71:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C80 text70 CODE >73:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C82 text70 CODE >74:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C86 text70 CODE >76:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C88 text70 CODE >77:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C9A text70 CODE >79:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C9C text70 CODE >81:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2C9E text70 CODE >82:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3798 text69 CODE >83:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
379A text69 CODE >84:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
379A text69 CODE >85:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
37A2 text69 CODE >86:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
37B0 text69 CODE >87:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
37CC text68 CODE >88:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
37CE text68 CODE >89:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
37CE text68 CODE >90:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
37D6 text68 CODE >91:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
37E2 text68 CODE >92:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29DA text67 CODE >253:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29DA text67 CODE >256:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29E4 text67 CODE >257:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29EE text67 CODE >260:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
29F6 text67 CODE >262:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A0C text67 CODE >263:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A20 text67 CODE >265:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A2A text67 CODE >267:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A2C text67 CODE >269:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A2C text67 CODE >271:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A34 text67 CODE >272:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A36 text67 CODE >273:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A54 text67 CODE >276:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A64 text67 CODE >277:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A78 text67 CODE >278:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
DF8 text66 CODE >143:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
DFA text66 CODE >145:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
DFE text66 CODE >146:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E02 text66 CODE >147:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E06 text66 CODE >152:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E0A text66 CODE >156:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E0E text66 CODE >157:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E12 text66 CODE >158:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E16 text66 CODE >162:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E1A text66 CODE >163:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E1E text66 CODE >164:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E22 text66 CODE >168:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E4C text66 CODE >169:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E58 text66 CODE >170:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E62 text66 CODE >171:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E6C text66 CODE >172:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E76 text66 CODE >174:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E82 text66 CODE >176:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
E98 text66 CODE >177:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
EB8 text66 CODE >179:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
EC2 text66 CODE >180:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
ED4 text66 CODE >182:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
EDE text66 CODE >185:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
EE2 text66 CODE >186:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
EE2 text66 CODE >189:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
EEA text66 CODE >190:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
EF0 text66 CODE >191:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
F24 text66 CODE >193:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
F2E text66 CODE >194:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
F40 text66 CODE >196:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
F5A text66 CODE >198:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
F5E text66 CODE >199:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
F72 text66 CODE >201:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
F76 text66 CODE >203:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
F88 text66 CODE >205:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
F90 text66 CODE >206:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
F9A text66 CODE >207:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
FAA text66 CODE >209:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
FEA text66 CODE >210:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
FEE text66 CODE >213:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1002 text66 CODE >215:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1012 text66 CODE >217:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1016 text66 CODE >219:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1026 text66 CODE >221:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
102A text66 CODE >222:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
102A text66 CODE >224:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1036 text66 CODE >226:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
104A text66 CODE >227:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
106A text66 CODE >229:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
107E text66 CODE >234:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1082 text66 CODE >236:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1082 text66 CODE >238:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1084 text66 CODE >239:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
310A text65 CODE >281:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
310A text65 CODE >286:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
310E text65 CODE >287:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3112 text65 CODE >288:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
312A text65 CODE >289:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3134 text65 CODE >290:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3156 text65 CODE >291:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3160 text65 CODE >292:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2722 text64 CODE >293:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2722 text64 CODE >297:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2726 text64 CODE >299:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2730 text64 CODE >300:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
273C text64 CODE >301:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
274C text64 CODE >302:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2756 text64 CODE >303:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
277A text64 CODE >304:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
278A text64 CODE >306:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
278E text64 CODE >308:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
279E text64 CODE >309:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
27B0 text64 CODE >311:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
27CE text64 CODE >313:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
27D2 text64 CODE >315:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
27D2 text64 CODE >316:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
27D4 text64 CODE >317:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3462 text63 CODE >325:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3462 text63 CODE >328:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3470 text63 CODE >329:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3480 text63 CODE >330:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3490 text63 CODE >331:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3496 text63 CODE >333:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3498 text63 CODE >334:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2F84 text62 CODE >240:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2F86 text62 CODE >244:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2F90 text62 CODE >245:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2F9C text62 CODE >246:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2FC0 text62 CODE >247:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2FE4 text62 CODE >249:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2FE8 text62 CODE >250:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2FE8 text62 CODE >251:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2FEA text62 CODE >252:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3690 text61 CODE >318:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3690 text61 CODE >320:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
36AE text61 CODE >321:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
36B4 text61 CODE >323:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
36B6 text61 CODE >324:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
36DE text60 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
36DE text60 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
36EA text60 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
36F2 text60 CODE >39:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
36FA text60 CODE >52:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
3702 text60 CODE >53:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
15B8 text59 CODE >49:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
15B8 text59 CODE >50:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
15DC text59 CODE >51:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1604 text59 CODE >52:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
162C text59 CODE >53:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1654 text59 CODE >54:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
167C text59 CODE >55:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
16A4 text59 CODE >56:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
16CC text59 CODE >57:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
16F4 text59 CODE >58:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
171C text59 CODE >59:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1744 text59 CODE >60:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
3810 text58 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
3812 text58 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
3816 text58 CODE >41:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
3824 text58 CODE >42:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
353A text57 CODE >55:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
353A text57 CODE >56:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
353E text57 CODE >57:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
354C text57 CODE >58:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
3550 text57 CODE >56:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
3568 text57 CODE >60:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2BA2 text56 CODE >44:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2BA2 text56 CODE >45:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2BA6 text56 CODE >46:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2BCA text56 CODE >47:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2BCE text56 CODE >45:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2BFE text56 CODE >49:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2C02 text56 CODE >50:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2C10 text56 CODE >51:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2C14 text56 CODE >52:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2C22 text56 CODE >53:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
259E text55 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
259E text55 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
25A2 text55 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
25B0 text55 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
25B8 text55 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
25BC text55 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
25CA text55 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
25D2 text55 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
25D6 text55 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
25DE text55 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
25F0 text55 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
25F4 text55 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
25F8 text55 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
25FE text55 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
2600 text55 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
260E text55 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
2614 text55 CODE >31:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
262A text55 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
2632 text55 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
2634 text55 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
263A text55 CODE >36:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
2640 text55 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
2650 text55 CODE >39:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
2658 text55 CODE >40:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
2660 text55 CODE >41:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
27D6 text54 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
27D6 text54 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
27DA text54 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
27E8 text54 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
27F0 text54 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
27F4 text54 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2802 text54 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
280A text54 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
281C text54 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2820 text54 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2824 text54 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
282A text54 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
282C text54 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
283A text54 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2850 text54 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2858 text54 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
285E text54 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2864 text54 CODE >31:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2874 text54 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
287C text54 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2884 text54 CODE >34:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
37FA text53 CODE >173:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
37FC text53 CODE >174:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
380E text53 CODE >175:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1746 text52 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1746 text52 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
174A text52 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1758 text52 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1778 text52 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
177C text52 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
178A text52 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
17AA text52 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
17AE text52 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
17BA text52 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
17D8 text52 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
17DC text52 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
17E0 text52 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
17F2 text52 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
17F4 text52 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1802 text52 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1814 text52 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1842 text52 CODE >34:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1862 text52 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1864 text52 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1876 text52 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
187C text52 CODE >40:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
188C text52 CODE >41:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
18AC text52 CODE >42:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
18CC text52 CODE >43:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1BA4 text51 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1BA4 text51 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1BA8 text51 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1BB6 text51 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1BD6 text51 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1BDA text51 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1BE8 text51 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1C08 text51 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1C26 text51 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1C2A text51 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1C2E text51 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1C40 text51 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1C42 text51 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1C50 text51 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1C7E text51 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1C9E text51 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1CB0 text51 CODE >31:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1CB6 text51 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1CC6 text51 CODE >34:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1CE6 text51 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1D06 text51 CODE >36:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
3374 text50 CODE >1:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abs.c
3374 text50 CODE >3:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abs.c
33B2 text50 CODE >4:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abs.c
3886 text49 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\putch.c
3886 text49 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\putch.c
240E text48 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
240E text48 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
2432 text48 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
2438 text48 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
243C text48 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
2490 text48 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
24C4 text48 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
24D6 text48 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
3330 text47 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
3330 text47 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
3338 text47 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
333C text47 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
334E text47 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
3352 text47 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
3372 text47 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
34D2 text46 CODE >5:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
34D2 text46 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
34DA text46 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
34DE text46 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
34E2 text46 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
34FA text46 CODE >11:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
3506 text46 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
24D8 text45 CODE >72:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
24D8 text45 CODE >77:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
24E8 text45 CODE >78:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
24FC text45 CODE >82:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
251E text45 CODE >83:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2526 text45 CODE >84:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
252A text45 CODE >85:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
253E text45 CODE >86:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2542 text45 CODE >84:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2560 text45 CODE >90:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2570 text45 CODE >91:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2584 text45 CODE >94:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
259C text45 CODE >95:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
86C text44 CODE >287:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
86C text44 CODE >293:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
88C text44 CODE >294:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8A2 text44 CODE >295:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8B4 text44 CODE >296:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8D4 text44 CODE >300:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8E4 text44 CODE >301:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8E6 text44 CODE >303:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
914 text44 CODE >304:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
91C text44 CODE >305:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
93C text44 CODE >306:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
942 text44 CODE >310:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
94A text44 CODE >311:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
94E text44 CODE >312:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
952 text44 CODE >313:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
958 text44 CODE >314:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
9DA text44 CODE >315:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
9E0 text44 CODE >316:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
9E6 text44 CODE >317:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
A4A text44 CODE >312:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
AC6 text44 CODE >321:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
AE8 text44 CODE >322:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
AEE text44 CODE >323:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
B24 text44 CODE >327:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
B4C text44 CODE >328:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1404 text43 CODE >692:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1404 text43 CODE >702:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1428 text43 CODE >703:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1436 text43 CODE >705:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1448 text43 CODE >706:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
144C text43 CODE >847:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1494 text43 CODE >849:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
14A2 text43 CODE >850:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
14DC text43 CODE >852:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1514 text43 CODE >1372:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1538 text43 CODE >1373:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1546 text43 CODE >1374:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
155A text43 CODE >1375:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1566 text43 CODE >1379:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1574 text43 CODE >1380:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1580 text43 CODE >1384:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
15A4 text43 CODE >1385:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
15B6 text43 CODE >1387:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
3050 text42 CODE >1390:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
3050 text42 CODE >1395:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
3058 text42 CODE >1396:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
3062 text42 CODE >1397:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
3066 text42 CODE >1398:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
308C text42 CODE >1397:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
30A8 text42 CODE >1400:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
30B0 text42 CODE >1404:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
3208 text41 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
3208 text41 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
3212 text41 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
321A text41 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
3222 text41 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
322A text41 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
3246 text41 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
3258 text41 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
1D08 text40 CODE >317:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1D08 text40 CODE >318:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1D14 text40 CODE >319:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1D1E text40 CODE >320:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1D28 text40 CODE >321:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1D70 text40 CODE >322:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1D7C text40 CODE >323:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1DC6 text40 CODE >324:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1DD2 text40 CODE >325:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1E1C text40 CODE >326:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1E28 text40 CODE >327:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1A3A text39 CODE >62:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1A3A text39 CODE >63:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1A46 text39 CODE >64:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1A52 text39 CODE >65:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1A78 text39 CODE >66:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1A8C text39 CODE >67:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1AB2 text39 CODE >68:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1AC6 text39 CODE >69:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1AEC text39 CODE >70:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1B00 text39 CODE >71:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1B26 text39 CODE >72:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1B3A text39 CODE >73:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1B60 text39 CODE >74:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1B74 text39 CODE >75:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1B80 text39 CODE >79:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1B80 text39 CODE >81:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1B9A text39 CODE >82:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
1BA2 text39 CODE >83:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
232E text38 CODE >330:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
232E text38 CODE >331:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
234A text38 CODE >332:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2366 text38 CODE >333:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
236E text38 CODE >334:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2376 text38 CODE >335:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2392 text38 CODE >336:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23B2 text38 CODE >337:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23BE text38 CODE >338:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23D0 text38 CODE >339:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23D4 text38 CODE >340:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23D8 text38 CODE >341:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23DC text38 CODE >342:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23E0 text38 CODE >343:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23E4 text38 CODE >344:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23E8 text38 CODE >345:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23EC text38 CODE >346:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23F8 text38 CODE >348:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
23FC text38 CODE >349:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2408 text38 CODE >351:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
240C text38 CODE >353:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
386E text37 CODE >115:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
386E text37 CODE >117:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3878 text37 CODE >118:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3826 text36 CODE >109:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3826 text36 CODE >112:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
382C text36 CODE >113:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3836 text36 CODE >114:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
377E text35 CODE >93:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
377E text35 CODE >97:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3780 text35 CODE >98:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3782 text35 CODE >100:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3784 text35 CODE >101:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3786 text35 CODE >103:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3788 text35 CODE >104:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
378A text35 CODE >105:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3794 text35 CODE >106:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3796 text35 CODE >108:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30B2 text34 CODE >119:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30B2 text34 CODE >121:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30B4 text34 CODE >122:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30B6 text34 CODE >123:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30B8 text34 CODE >124:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30BA text34 CODE >125:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30BC text34 CODE >129:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30BE text34 CODE >130:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30C0 text34 CODE >131:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30C4 text34 CODE >132:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30CE text34 CODE >133:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30D8 text34 CODE >134:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30E2 text34 CODE >135:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30EC text34 CODE >136:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30F6 text34 CODE >137:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3100 text34 CODE >140:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3104 text34 CODE >141:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3108 text34 CODE >142:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3668 text33 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
366A text33 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
366C text33 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
366E text33 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
367E text33 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3680 text33 CODE >17:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3684 text33 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3686 text33 CODE >30:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
368A text33 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
368E text33 CODE >32:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3726 text32 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3728 text32 CODE >5:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3728 text32 CODE >6:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
372C text32 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3732 text32 CODE >8:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3738 text32 CODE >9:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
373E text32 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3742 text32 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2932 text31 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2932 text31 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2938 text31 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
293C text31 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2942 text31 CODE >17:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2948 text31 CODE >18:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
294E text31 CODE >19:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2954 text31 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
295A text31 CODE >21:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2960 text31 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2966 text31 CODE >23:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
296C text31 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2972 text31 CODE >26:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2978 text31 CODE >27:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
297E text31 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2984 text31 CODE >29:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
298A text31 CODE >30:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2990 text31 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2996 text31 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
299C text31 CODE >41:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
29A2 text31 CODE >43:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
29A8 text31 CODE >46:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
29AE text31 CODE >48:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
29B4 text31 CODE >49:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
29BA text31 CODE >50:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
29C0 text31 CODE >51:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
29C6 text31 CODE >52:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
29CC text31 CODE >53:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
29D2 text31 CODE >54:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
29D8 text31 CODE >55:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
36B8 text30 CODE >57:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
36B8 text30 CODE >58:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
36BE text30 CODE >59:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
36C4 text30 CODE >60:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
36CA text30 CODE >61:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
36D0 text30 CODE >62:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
36D6 text30 CODE >63:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
36DC text30 CODE >64:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3162 text29 CODE >105:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3162 text29 CODE >106:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3176 text29 CODE >107:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
317A text29 CODE >108:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3180 text29 CODE >109:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3186 text29 CODE >110:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
318E text29 CODE >111:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3194 text29 CODE >112:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
31B0 text29 CODE >113:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
31B4 text29 CODE >114:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2662 text28 CODE >66:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2662 text28 CODE >67:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2666 text28 CODE >68:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
266C text28 CODE >69:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2672 text28 CODE >70:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2676 text28 CODE >71:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2684 text28 CODE >72:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2690 text28 CODE >73:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
26AC text28 CODE >74:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
26B4 text28 CODE >75:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
26DC text28 CODE >76:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
26FC text28 CODE >77:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2700 text28 CODE >70:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
271C text28 CODE >79:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2720 text28 CODE >80:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
18CE text27 CODE >82:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
18CE text27 CODE >83:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
18E2 text27 CODE >84:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
18E6 text27 CODE >85:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
18EE text27 CODE >86:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
18FA text27 CODE >87:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
190E text27 CODE >88:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1912 text27 CODE >89:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1918 text27 CODE >90:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
191E text27 CODE >91:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1940 text27 CODE >92:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
194C text27 CODE >93:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1988 text27 CODE >94:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1990 text27 CODE >95:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
19B8 text27 CODE >96:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
19D8 text27 CODE >97:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
19DC text27 CODE >98:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
19FC text27 CODE >99:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1A04 text27 CODE >100:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1A08 text27 CODE >84:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1A38 text27 CODE >103:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2F1C text26 CODE >139:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2F1C text26 CODE >140:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2F66 text26 CODE >141:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2F82 text26 CODE >142:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2EB4 text25 CODE >143:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2EB4 text25 CODE >144:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2EFE text25 CODE >145:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2F1A text25 CODE >146:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2E4C text24 CODE >147:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2E4C text24 CODE >148:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2E96 text24 CODE >149:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2EB2 text24 CODE >150:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1E2A text23 CODE >163:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1E2A text23 CODE >164:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1E56 text23 CODE >165:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1E82 text23 CODE >166:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1EB0 text23 CODE >167:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1EDE text23 CODE >168:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F0C text23 CODE >169:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F3A text23 CODE >170:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
31B6 text22 CODE >129:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
31B6 text22 CODE >130:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
31BA text22 CODE >131:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
31D6 text22 CODE >132:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
31EA text22 CODE >133:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
31F6 text22 CODE >134:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
31FA text22 CODE >135:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
31FE text22 CODE >136:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
3202 text22 CODE >137:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
3206 text22 CODE >138:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
3762 text21 CODE >6:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3762 text21 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3764 text21 CODE >8:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3766 text21 CODE >9:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3768 text21 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
376A text21 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3772 text21 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3774 text21 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3778 text21 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
377A text21 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
377C text21 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
4D2 text20 CODE >11:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4D2 text20 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4D8 text20 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4DE text20 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4EC text20 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4EE text20 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4FE text20 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
50E text20 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
51E text20 CODE >40:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
520 text20 CODE >42:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
524 text20 CODE >43:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
528 text20 CODE >46:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
538 text20 CODE >49:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
53E text20 CODE >50:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
544 text20 CODE >51:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
552 text20 CODE >52:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
554 text20 CODE >56:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
564 text20 CODE >58:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
574 text20 CODE >60:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
584 text20 CODE >63:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
586 text20 CODE >65:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
58A text20 CODE >66:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
58E text20 CODE >69:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
59E text20 CODE >75:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5B4 text20 CODE >76:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5C4 text20 CODE >77:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5CC text20 CODE >78:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5D0 text20 CODE >79:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5E4 text20 CODE >83:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5F4 text20 CODE >84:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5F4 text20 CODE >85:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
608 text20 CODE >89:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
622 text20 CODE >92:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
632 text20 CODE >93:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
642 text20 CODE >94:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
652 text20 CODE >96:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
656 text20 CODE >97:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
65A text20 CODE >100:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
66A text20 CODE >101:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
674 text20 CODE >102:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
67E text20 CODE >103:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
68C text20 CODE >104:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
68E text20 CODE >105:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
68E text20 CODE >106:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
698 text20 CODE >112:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6B6 text20 CODE >115:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6B8 text20 CODE >116:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6C8 text20 CODE >118:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6CA text20 CODE >97:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6CA text20 CODE >119:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6DA text20 CODE >122:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6F0 text20 CODE >123:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6F6 text20 CODE >128:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
700 text20 CODE >129:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
70E text20 CODE >130:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
710 text20 CODE >131:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
710 text20 CODE >132:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
71A text20 CODE >133:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
720 text20 CODE >127:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
72E text20 CODE >139:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
732 text20 CODE >140:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
740 text20 CODE >141:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
76E text20 CODE >142:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
772 text20 CODE >143:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
776 text20 CODE >144:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
776 text20 CODE >145:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
788 text20 CODE >149:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
788 text20 CODE >150:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
798 text20 CODE >151:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7A4 text20 CODE >152:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7B2 text20 CODE >153:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7DC text20 CODE >154:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7E0 text20 CODE >159:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7FA text20 CODE >160:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
800 text20 CODE >161:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
810 text20 CODE >165:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
82A text20 CODE >166:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
832 text20 CODE >167:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
842 text20 CODE >169:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
846 text20 CODE >173:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
84A text20 CODE >175:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
858 text20 CODE >176:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
85A text20 CODE >177:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
85E text20 CODE >180:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
860 text20 CODE >182:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
86A text20 CODE >185:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
2148 text19 CODE >4:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
2148 text19 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
2176 text19 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
2186 text19 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
21B4 text19 CODE >10:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
21C4 text19 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
21D2 text19 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
21E4 text19 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
21F2 text19 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
2204 text19 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
2214 text19 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
2224 text19 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
224A text19 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
12 text18 CODE >10:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
12 text18 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
18 text18 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1E text18 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2C text18 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2E text18 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3E text18 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4E text18 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
5E text18 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
60 text18 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
64 text18 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
68 text18 CODE >41:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
78 text18 CODE >44:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
7E text18 CODE >46:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
90 text18 CODE >47:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
92 text18 CODE >49:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
98 text18 CODE >50:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
A6 text18 CODE >51:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
A8 text18 CODE >55:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
B8 text18 CODE >57:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
C8 text18 CODE >59:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
D8 text18 CODE >62:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
DA text18 CODE >64:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
DE text18 CODE >65:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
E2 text18 CODE >68:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
F2 text18 CODE >75:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
104 text18 CODE >77:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
112 text18 CODE >78:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
116 text18 CODE >81:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
11A text18 CODE >82:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
11E text18 CODE >83:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
122 text18 CODE >84:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
126 text18 CODE >85:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
12A text18 CODE >86:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
12E text18 CODE >87:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
132 text18 CODE >88:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
136 text18 CODE >89:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
13A text18 CODE >90:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
13E text18 CODE >91:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
142 text18 CODE >92:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
146 text18 CODE >93:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
14A text18 CODE >94:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
14E text18 CODE >95:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
152 text18 CODE >98:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
156 text18 CODE >100:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
180 text18 CODE >101:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
19C text18 CODE >102:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1AC text18 CODE >103:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1B0 text18 CODE >104:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1B4 text18 CODE >106:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1B4 text18 CODE >109:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1C2 text18 CODE >110:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1CA text18 CODE >111:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1CE text18 CODE >113:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1D2 text18 CODE >115:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1E0 text18 CODE >116:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1E2 text18 CODE >118:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1EC text18 CODE >119:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1EE text18 CODE >106:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1EE text18 CODE >120:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
200 text18 CODE >121:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
200 text18 CODE >124:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
20E text18 CODE >127:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
21E text18 CODE >128:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
232 text18 CODE >132:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
242 text18 CODE >134:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
250 text18 CODE >135:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
25E text18 CODE >136:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
266 text18 CODE >137:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
26A text18 CODE >139:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
26E text18 CODE >141:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
27C text18 CODE >142:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
27E text18 CODE >144:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
288 text18 CODE >145:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
28E text18 CODE >153:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2B4 text18 CODE >154:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2E4 text18 CODE >155:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2E8 text18 CODE >156:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2EA text18 CODE >157:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2FA text18 CODE >158:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
30A text18 CODE >162:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
31A text18 CODE >163:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
31A text18 CODE >166:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
340 text18 CODE >167:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
354 text18 CODE >172:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
35E text18 CODE >173:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
36C text18 CODE >174:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
36E text18 CODE >176:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
37C text18 CODE >177:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
380 text18 CODE >178:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
384 text18 CODE >180:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
388 text18 CODE >182:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
398 text18 CODE >183:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
39A text18 CODE >171:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3A8 text18 CODE >192:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3AC text18 CODE >193:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3BA text18 CODE >194:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3D0 text18 CODE >195:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3D4 text18 CODE >196:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3D8 text18 CODE >197:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3D8 text18 CODE >198:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3EA text18 CODE >202:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3EA text18 CODE >203:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3FA text18 CODE >204:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
406 text18 CODE >205:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
414 text18 CODE >206:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
43E text18 CODE >207:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
44E text18 CODE >208:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
450 text18 CODE >215:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
470 text18 CODE >216:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
480 text18 CODE >218:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
490 text18 CODE >219:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
494 text18 CODE >225:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4A2 text18 CODE >226:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4A4 text18 CODE >227:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4A8 text18 CODE >230:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4AA text18 CODE >232:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4B0 text18 CODE >233:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4BE text18 CODE >234:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4C0 text18 CODE >236:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4D0 text18 CODE >237:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
32A4 text17 CODE >245:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
32A4 text17 CODE >248:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
32B4 text17 CODE >249:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
32E8 text17 CODE >250:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2042 text16 CODE >43:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
2042 text16 CODE >47:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
2058 text16 CODE >48:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
206C text16 CODE >49:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
2096 text16 CODE >50:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
2098 text16 CODE >51:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
20A8 text16 CODE >52:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
20AC text16 CODE >53:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
20BA text16 CODE >54:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
20D2 text16 CODE >57:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
20E6 text16 CODE >60:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
20FA text16 CODE >63:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
2104 text16 CODE >64:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
2106 text16 CODE >62:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
2116 text16 CODE >67:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
2126 text16 CODE >68:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
2136 text16 CODE >69:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
2146 text16 CODE >70:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1250 text15 CODE >10:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1252 text15 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1270 text15 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
12A2 text15 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
12A6 text15 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
12A6 text15 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
12B6 text15 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
12CC text15 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
12E0 text15 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
12E4 text15 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
12E8 text15 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
12EA text15 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
12F4 text15 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1326 text15 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1328 text15 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1334 text15 CODE >31:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
133E text15 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
133E text15 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1370 text15 CODE >34:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1372 text15 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
137C text15 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
139A text15 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
13A8 text15 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
13AA text15 CODE >39:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
13AE text15 CODE >40:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
13D2 text15 CODE >41:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
13F0 text15 CODE >42:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
13F2 text15 CODE >43:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1402 text15 CODE >44:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1086 text14 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
1086 text14 CODE >21:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
1096 text14 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
10BC text14 CODE >23:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
10F0 text14 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
110A text14 CODE >25:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
110C text14 CODE >26:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
1140 text14 CODE >27:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
1144 text14 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
1146 text14 CODE >29:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
117A text14 CODE >30:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
117A text14 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
11AE text14 CODE >32:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
11D2 text14 CODE >33:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
123E text14 CODE >34:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
124A text14 CODE >36:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
124E text14 CODE >37:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
37E4 text13 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
37E4 text13 CODE >6:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
37E6 text13 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
37E8 text13 CODE >8:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
37EA text13 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
37EC text13 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
37EE text13 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
37F0 text13 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
37F2 text13 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
37F4 text13 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
37F6 text13 CODE >17:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
37F8 text13 CODE >18:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2B14 text12 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2B16 text12 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2B3A text12 CODE >32:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2B3C text12 CODE >33:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2B60 text12 CODE >34:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2B64 text12 CODE >35:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2B88 text12 CODE >37:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2B9C text12 CODE >38:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2B9E text12 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2BA0 text12 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
3640 text11 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
3640 text11 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
3664 text11 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
3666 text11 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
3618 text10 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
3618 text10 CODE >6:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
363C text10 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
363E text10 CODE >8:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
35F0 text9 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
35F0 text9 CODE >18:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
3614 text9 CODE >19:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
3616 text9 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
359A text8 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
359C text8 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
35C0 text8 CODE >25:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
35C4 text8 CODE >26:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2DE4 text7 CODE >159:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2DE4 text7 CODE >160:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2E2E text7 CODE >161:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2E4A text7 CODE >162:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2D7C text6 CODE >151:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2D7C text6 CODE >152:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2DC6 text6 CODE >153:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2DE2 text6 CODE >154:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2D14 text5 CODE >155:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2D14 text5 CODE >156:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2D5E text5 CODE >157:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2D7A text5 CODE >158:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F3C text4 CODE >179:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F3C text4 CODE >180:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F40 text4 CODE >181:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F46 text4 CODE >182:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F4C text4 CODE >183:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F50 text4 CODE >184:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F56 text4 CODE >185:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F60 text4 CODE >186:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F6A text4 CODE >187:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F74 text4 CODE >188:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F86 text4 CODE >189:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F8A text4 CODE >190:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1F8E text4 CODE >192:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1FA2 text4 CODE >193:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1FA6 text4 CODE >194:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1FAA text4 CODE >196:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1FBE text4 CODE >197:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1FC2 text4 CODE >198:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1FC6 text4 CODE >200:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1FCC text4 CODE >201:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1FD6 text4 CODE >202:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1FE0 text4 CODE >203:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1FEA text4 CODE >204:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1FFC text4 CODE >205:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2000 text4 CODE >206:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2004 text4 CODE >208:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2018 text4 CODE >209:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
201C text4 CODE >210:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2020 text4 CODE >212:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2034 text4 CODE >213:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2038 text4 CODE >214:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
203C text4 CODE >216:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2040 text4 CODE >217:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
342A text3 CODE >176:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
342C text3 CODE >177:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
3460 text3 CODE >178:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2A7A text2 CODE >218:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2A7A text2 CODE >219:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2A86 text2 CODE >220:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2A90 text2 CODE >221:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2A9A text2 CODE >222:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AA4 text2 CODE >223:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AAE text2 CODE >224:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AB8 text2 CODE >227:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2ABC text2 CODE >228:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AC2 text2 CODE >229:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AC8 text2 CODE >230:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AD0 text2 CODE >231:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AD8 text2 CODE >232:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AE0 text2 CODE >233:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AE6 text2 CODE >234:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AEE text2 CODE >235:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AF6 text2 CODE >236:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2AFE text2 CODE >237:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2B02 text2 CODE >238:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2B12 text2 CODE >239:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
B4E text1 CODE >240:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
B4E text1 CODE >241:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
B5C text1 CODE >242:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
B6A text1 CODE >243:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
B6C text1 CODE >244:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
B7C text1 CODE >245:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
B80 text1 CODE >246:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
B84 text1 CODE >248:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
B88 text1 CODE >249:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
B8A text1 CODE >250:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
BA0 text1 CODE >251:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
BA2 text1 CODE >252:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
BB8 text1 CODE >253:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
BC6 text1 CODE >255:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
BC6 text1 CODE >256:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
BD4 text1 CODE >257:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
BE4 text1 CODE >258:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
BE8 text1 CODE >259:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
BFC text1 CODE >260:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
C00 text1 CODE >262:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
C12 text1 CODE >263:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
C16 text1 CODE >264:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
C2A text1 CODE >265:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
C2E text1 CODE >267:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
C40 text1 CODE >268:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
C44 text1 CODE >269:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
C58 text1 CODE >270:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
C5C text1 CODE >272:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
C6E text1 CODE >273:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
C72 text1 CODE >274:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
C86 text1 CODE >275:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
C8A text1 CODE >277:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
C9C text1 CODE >278:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
CA0 text1 CODE >279:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
CB4 text1 CODE >280:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
CB8 text1 CODE >282:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
CD0 text1 CODE >283:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
CDE text1 CODE >284:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
CDE text1 CODE >285:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
CEC text1 CODE >286:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
CFC text1 CODE >287:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
D12 text1 CODE >288:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
D14 text1 CODE >289:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
D18 text1 CODE >291:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
D2A text1 CODE >292:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
D40 text1 CODE >293:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
D42 text1 CODE >294:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
D46 text1 CODE >296:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
D58 text1 CODE >297:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
D6E text1 CODE >298:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
D70 text1 CODE >299:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
D74 text1 CODE >301:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
D86 text1 CODE >302:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
D9C text1 CODE >303:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
D9E text1 CODE >304:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
DA2 text1 CODE >306:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
DB4 text1 CODE >307:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
DCA text1 CODE >308:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
DCC text1 CODE >309:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
DD0 text1 CODE >311:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
DE8 text1 CODE >312:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
DF6 text1 CODE >314:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
224C text0 CODE >80:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
224C text0 CODE >83:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2250 text0 CODE >84:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2254 text0 CODE >85:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2256 text0 CODE >86:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2258 text0 CODE >87:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
225A text0 CODE >88:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
225C text0 CODE >91:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2260 text0 CODE >94:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2264 text0 CODE >95:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2278 text0 CODE >96:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2284 text0 CODE >98:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
229A text0 CODE >99:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
229E text0 CODE >100:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
22A2 text0 CODE >103:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
22A6 text0 CODE >106:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
22C2 text0 CODE >107:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
22CE text0 CODE >108:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
22DE text0 CODE >109:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
22E2 text0 CODE >110:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
22EE text0 CODE >114:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
22F2 text0 CODE >115:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2302 text0 CODE >117:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2314 text0 CODE >118:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2318 text0 CODE >119:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
231C text0 CODE >120:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2322 text0 CODE >123:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
33B4 cinit CODE >6898:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33B4 cinit CODE >6900:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33B4 cinit CODE >6903:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33B4 cinit CODE >7033:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33B6 cinit CODE >7034:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33B8 cinit CODE >7035:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33BA cinit CODE >7036:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33BC cinit CODE >7037:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33BE cinit CODE >7038:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33C0 cinit CODE >7039:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33C4 cinit CODE >7040:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33C8 cinit CODE >7041:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33C8 cinit CODE >7042:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33CA cinit CODE >7043:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33CE cinit CODE >7044:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33D0 cinit CODE >7045:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33D2 cinit CODE >7046:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33D4 cinit CODE >7050:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33D8 cinit CODE >7051:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33DA cinit CODE >7052:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33DA cinit CODE >7053:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33DC cinit CODE >7054:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33DE cinit CODE >7055:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33E0 cinit CODE >7058:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33E2 cinit CODE >7064:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33E2 cinit CODE >7066:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33E4 cinit CODE >7067:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33E6 cinit CODE >7069:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33E8 cinit CODE >7070:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33EA cinit CODE >7071:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
33EC cinit CODE >7072:C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.s
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
EEPROM_getRegistro@registro F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@counter 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___lwmod@counter 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__LdataBANK0 0 0 ABS 0 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Send@data 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lmediumconst 7070 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
Guarda_ID@registro 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hspace_0 8000 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hspace_1 F6 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hspace_2 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hspace_4 60000E 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_Bit@addr C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_Bit@mask A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_decimal_to_bcd 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
UART_Begin@aux 2D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_Write@data A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__HidataBANK0 0 0 ABS 0 idataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Request@TagType 20 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Clear_Bit 3798 0 CODE 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Clear_UID 33F0 0 CODE 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
_CHECK_TAG 232E 0 CODE 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
__Hibigdata 0 0 CODE 0 ibigdata dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_UID@j 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__mediumconst 7070 0 MEDIUMCONST 0 mediumconst C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
__Heeprom_data 0 0 EEDATA 0 eeprom_data dist/default/production\PIC18F4550_Registro.X.production.o
Registro_busqueda@registro 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Halt@unLen 24 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_T1CONbits FCD 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
?_abs 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?_pad 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Start 384A 0 CODE 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Anio 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Hora 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Menu 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_contador_t1 9C 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
?_vfprintf 50 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lsmallconst 0 0 SMALLCONST 0 smallconst dist/default/production\PIC18F4550_Registro.X.production.o
_Hora F5 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_RCEN 7E2B 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_RSEN 7E29 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_TMR1 FCE 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___sp 0 0 STACK 2 stack C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
_anio F2 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_dbuf A5 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_diax ED 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_dtoa 86C 0 CODE 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
_main 224C 0 CODE 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
_mesx EE 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_nout 92 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_prec 96 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
abs@a 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Start 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@length F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
btemp 5F 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
pad@i 18 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
pad@p 15 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
pad@w 1A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
start E 0 CODE 0 init C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
_Segundo F3 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
___aomod@counter 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Registro_busqueda 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___aodiv 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___aomod 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___awdiv 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___awmod 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___fladd 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___fldiv 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___flsub 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___fltol 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_dtoa 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_main 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___lwdiv 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___lwmod 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_EEPROM_getRegistro 349A 0 CODE 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
__HbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
pad@fp 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Request@reqMode 22 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_get_RTC 1F3C 0 CODE 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
_get_key B4E 0 CODE 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@lastBits 1A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___wmul 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@buffer C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_AntennaOn 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Read 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Send 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Stop 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Wait 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Read_DS 2B14 0 CODE 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
__LidataBANK0 0 0 ABS 0 idataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Restart 384A 0 CODE 0 text82 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Start 3838 0 CODE 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
__Hpowerup E 0 CODE 0 powerup dist/default/production\PIC18F4550_Registro.X.production.o
_EEPROM_Read 35C6 0 CODE 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
bcd_to_decimal@number 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Segundox A1 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_vfpfcnvrt 15B8 0 CODE 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
___awmod@sign 6 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
Registro_busqueda@i 16 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
ttemp5 60 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
ttemp6 63 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
ttemp7 67 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_vfpfcnvrt 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLEDClear 31B6 0 CODE 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
OLED_NPuts@buffer 7 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLED_Init 29DA 0 CODE 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
__accesstop 60 0 ABS 0 - C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
intlevel0 0 0 CODE 0 text C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
intlevel1 0 0 CODE 0 text C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
intlevel2 0 0 CODE 0 text C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
intlevel3 0 0 CODE 0 text C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
__size_of_OLEDClear 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_isCard 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Request 2FEC 0 CODE 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
__LbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
UART_Print@buffer 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_set_RTC 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_OLED_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_OLEDsetCursor 36B8 0 CODE 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
__LnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Begin 1086 0 CODE 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
wtemp8 60 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Print 353A 0 CODE 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_Bit@tmp B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_Write@add 8 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Halt@buff 20 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Write 3810 0 CODE 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Timer1_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hifardata 0 0 CODE 0 ifardata dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@sign 6 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hclrtext 0 0 ABS 0 clrtext dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Guarda_ID 3762 0 CODE 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
_vfpfcnvrt 1404 0 CODE 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@fp 1C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Repeated_Start_DS 3668 0 CODE 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_ssd1306_command 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Guarda_ID 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_OLEDClear 3162 0 CODE 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
___wmul@multiplicand 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Muestra_ID 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_OLED_Init 2932 0 CODE 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@valve 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_ADCON1 FC1 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Wr@value 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___inthi_sp 0 0 STACK 2 stack C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
Registro_busqueda@datox 15 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___intlo_sp 0 0 STACK 2 stack C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
__size_of_I2C_Stop_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_bcd_to_decimal 37FA 0 CODE 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Init 3668 0 CODE 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Read 3508 0 CODE 0 text83 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Send 37B2 0 CODE 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Stop 385C 0 CODE 0 text85 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Wait 3704 0 CODE 0 text84 dist/default/production\PIC18F4550_Registro.X.production.o
__Hintcode_body 0 0 ABS 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___flge 224C 0 CODE 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___wmul 3704 0 CODE 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Repeated_Start_DS 3640 0 CODE 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
_Guarda_ID 3744 0 CODE 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
__Lintsave_regs 0 0 BIGRAM 1 intsave_regs dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@serNum 20 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_EEPROM_setRegistro 32A4 0 CODE 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_sprintf 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Rd 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Wr 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_BAUDCONbits FB8 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@aexp 19 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@bexp 18 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@sign 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hmediumconst 8000 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Init 3690 0 CODE 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Read 353A 0 CODE 0 text83 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Send 37CC 0 CODE 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Stop 386E 0 CODE 0 text85 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Wait 3726 0 CODE 0 text84 dist/default/production\PIC18F4550_Registro.X.production.o
__Hintcodelo E 0 CODE 0 intcodelo dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_barras 7FB0 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@divisor 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___lwmod@divisor 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_OLED_NPuts 2662 0 CODE 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Request 2F84 0 CODE 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___aodiv 18CE 0 CODE 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___aomod 1D08 0 CODE 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___awdiv 2662 0 CODE 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___awmod 2886 0 CODE 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
_OLED_SPuts 18CE 0 CODE 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Reset 377E 0 CODE 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___fladd 4D2 0 CODE 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___fldiv 86C 0 CODE 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___flsub 32EA 0 CODE 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___fltol 2148 0 CODE 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___lwdiv 2D14 0 CODE 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___lwmod 3050 0 CODE 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Rd@ucAddr 4 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@quotient 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_ReadCardSerial 349A 0 CODE 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
?_strlen 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Begin 1250 0 CODE 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Halt 310A 0 CODE 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Init 30B2 0 CODE 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_CRC 29DA 0 CODE 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
___aomod@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Print 356A 0 CODE 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Write 3826 0 CODE 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_BIG_FONTS 7C51 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv@quotient 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_fputc 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_fputs 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@a 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@b 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@a 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@b 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_putch 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Registro_busqueda 1BA4 0 CODE 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
___flsub@a 15 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___flsub@b 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Minutox A2 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Read_DS@data 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___lwmod@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Println 2BA2 0 CODE 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
__Lintcodelo E 0 CODE 0 intcodelo dist/default/production\PIC18F4550_Registro.X.production.o
___aomod@divisor 9 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Minuto F4 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
start_initialization 33B4 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_Read@temp 9 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_AntennaOn 3838 0 CODE 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
_EEPROM_setRegistro 325A 0 CODE 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_bcd_to_decimal 3810 0 CODE 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
__HnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_set_RTC 2B14 0 CODE 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
_TagType 9E 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_TRISBbits F93 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_TRISCbits F94 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_TRISDbits F95 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ReadCardSerial@str 28 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_OLEDsetCursor 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
OLEDsetCursor@x 4 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLEDsetCursor@y 6 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___rparam_used 1 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_BIG_FONTS 7071 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Init@speed 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Write_DS@i2c_data 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__pcstackBANK0 D9 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_SSPADD FC8 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SSPBUF FC9 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Halt 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_AntiColl 2722 0 CODE 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLED_NPuts 2722 0 CODE 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLED_SPuts 1A3A 0 CODE 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_ToCard DF8 0 CODE 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
fputc@fp 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
fputs@fp C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Wr@Address 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Println 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank0 0 0 ABS 0 bank0 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank1 0 0 ABS 0 bank1 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank2 0 0 ABS 0 bank2 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank3 0 0 ABS 0 bank3 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank4 0 0 ABS 0 bank4 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank5 0 0 ABS 0 bank5 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank6 0 0 ABS 0 bank6 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank7 0 0 ABS 0 bank7 dist/default/production\PIC18F4550_Registro.X.production.o
__Hcinit 0 0 ABS 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
__Hconst 0 0 CONST 0 const dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_strlen 3508 0 CODE 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
__Hidata 0 0 CODE 0 idata dist/default/production\PIC18F4550_Registro.X.production.o
__Hidloc 200008 0 IDLOC 5 idloc dist/default/production\PIC18F4550_Registro.X.production.o
__Hnvbit 0 0 COMRAM 1 nvbit dist/default/production\PIC18F4550_Registro.X.production.o
__Hparam 0 0 COMRAM 1 rparam dist/default/production\PIC18F4550_Registro.X.production.o
__Hrdata 0 0 COMRAM 1 rdata dist/default/production\PIC18F4550_Registro.X.production.o
__Hstack 0 0 STACK 2 stack dist/default/production\PIC18F4550_Registro.X.production.o
__Htext0 0 0 ABS 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext1 0 0 ABS 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext2 0 0 ABS 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext3 0 0 ABS 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext4 0 0 ABS 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext5 0 0 ABS 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext6 0 0 ABS 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext7 0 0 ABS 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext8 0 0 ABS 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext9 0 0 ABS 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv@counter 7 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___xxtofl 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SMALL_FONTS 7C51 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
__Hbigbss 0 0 BIGRAM 1 bigbss dist/default/production\PIC18F4550_Registro.X.production.o
__Hbigram 0 0 ABS 0 bigram dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLEDsetCursor 36DE 0 CODE 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
__smallconst 0 0 SMALLCONST 0 smallconst C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
___xxtofl@arg B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___xxtofl@exp A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___xxtofl@val 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_sprintf 325A 0 CODE 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_isCard@TagType 26 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hcomram 0 0 ABS 0 comram dist/default/production\PIC18F4550_Registro.X.production.o
__Hconfig 30000E 0 CONFIG 4 config dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_EEPROM_getRegistro 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Segundo 2E4C 0 CODE 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Set_Bit 37E4 0 CODE 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Halt 3162 0 CODE 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Init 310A 0 CODE 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Request 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank0 0 0 ABS 0 bank0 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank1 0 0 ABS 0 bank1 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank2 0 0 ABS 0 bank2 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank3 0 0 ABS 0 bank3 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank4 0 0 ABS 0 bank4 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank5 0 0 ABS 0 bank5 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank6 0 0 ABS 0 bank6 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank7 0 0 ABS 0 bank7 dist/default/production\PIC18F4550_Registro.X.production.o
__Lcinit 0 0 ABS 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
__Lconst 0 0 CONST 0 const dist/default/production\PIC18F4550_Registro.X.production.o
__Lidata 0 0 CODE 0 idata dist/default/production\PIC18F4550_Registro.X.production.o
__Lidloc 0 0 IDLOC 5 idloc dist/default/production\PIC18F4550_Registro.X.production.o
__Lnvbit 0 0 COMRAM 1 nvbit dist/default/production\PIC18F4550_Registro.X.production.o
__Lparam 0 0 COMRAM 1 rparam dist/default/production\PIC18F4550_Registro.X.production.o
__Lrdata 0 0 COMRAM 1 rdata dist/default/production\PIC18F4550_Registro.X.production.o
__Lstack 0 0 STACK 2 stack dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext0 0 0 ABS 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext1 0 0 ABS 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext2 0 0 ABS 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext3 0 0 ABS 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext4 0 0 ABS 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext5 0 0 ABS 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext6 0 0 ABS 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext7 0 0 ABS 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext8 0 0 ABS 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext9 0 0 ABS 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@xi 15 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Reset 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hfarbss 0 0 FARRAM 0 farbss dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Wr@ucAddr 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lintcode_body 0 0 ABS 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
_PORTDbits F83 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_PORTEbits F84 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_decimal_to_bcd 342A 0 CODE 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
_INTCONbits FF2 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Habs1 0 0 ABS 0 abs1 dist/default/production\PIC18F4550_Registro.X.production.o
__Hdata 0 0 ABS 0 data dist/default/production\PIC18F4550_Registro.X.production.o
__Hinit 12 0 CODE 0 init dist/default/production\PIC18F4550_Registro.X.production.o
__Hrbit 0 0 COMRAM 1 rbit dist/default/production\PIC18F4550_Registro.X.production.o
__Hrbss 0 0 COMRAM 1 rbss dist/default/production\PIC18F4550_Registro.X.production.o
__Htemp 60 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
__Htext 0 0 ABS 0 text dist/default/production\PIC18F4550_Registro.X.production.o
__Labs1 0 0 ABS 0 abs1 dist/default/production\PIC18F4550_Registro.X.production.o
__Ldata 0 0 ABS 0 data dist/default/production\PIC18F4550_Registro.X.production.o
__Linit E 0 CODE 0 init dist/default/production\PIC18F4550_Registro.X.production.o
__Lrbit 0 0 COMRAM 1 rbit dist/default/production\PIC18F4550_Registro.X.production.o
__Lrbss 0 0 COMRAM 1 rbss dist/default/production\PIC18F4550_Registro.X.production.o
__Ltemp 5F 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext 0 0 ABS 0 text dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@c 14 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@i 17 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@j 19 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@x 8 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@y A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Println 2C24 0 CODE 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@counter 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___flge 2148 0 CODE 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
___wmul 36DE 0 CODE 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
___aomod@sign 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__LcstackBANK0 0 0 ABS 0 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
int$flags 5F 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
_Registro_busqueda 1A3A 0 CODE 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
__HcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
UART_Begin@aux2 29 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
UART_Begin@baud 25 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hintret 0 0 ABS 0 intret dist/default/production\PIC18F4550_Registro.X.production.o
__Hirdata 0 0 CODE 0 irdata dist/default/production\PIC18F4550_Registro.X.production.o
_Aux 88 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_PEN 7E2A 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SEN 7E28 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_UID CF 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__S0 8000 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__S1 F6 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__S2 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__S4 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__S5 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_abs 3374 0 CODE 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
_add EB 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_dia F0 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_mes F1 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_pad 24D8 0 CODE 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
_scr 8 0 CODE 0 intcode dist/default/production\PIC18F4550_Registro.X.production.o
_sms C5 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
decimal_to_bcd@number B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Timer1_Init 3762 0 CODE 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Read_DS 2BA2 0 CODE 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Request@_status 23 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Restart 385C 0 CODE 0 text82 dist/default/production\PIC18F4550_Registro.X.production.o
_barras 7FA8 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_AntennaOn 3826 0 CODE 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_EEPROM_Read 35F0 0 CODE 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@dataOut 10 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_ToCard 1086 0 CODE 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_AntennaOff 387A 0 CODE 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@irqEn 1B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@sign 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lbigdata 0 0 BIGRAM 1 bigdata dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Reset 3798 0 CODE 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_get_RTC 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_get_key 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hnvrram 0 0 COMRAM 1 nvrram dist/default/production\PIC18F4550_Registro.X.production.o
sprintf@fmt DB 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Stop_DS 35F0 0 CODE 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@backLen 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_dtoa$1997 2E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___xxtofl 1250 0 CODE 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_abs 33B4 0 CODE 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_pad 259E 0 CODE 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_scr 3330 0 CODE 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
_EEPROM_Write 356A 0 CODE 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
int_func 32EA 0 CODE 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@i 1D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@n 1F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_valores 60 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Set_Bit 37CC 0 CODE 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
__Lintentry 0 0 ABS 0 intentry dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_AntiColl 27D6 0 CODE 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Request@backBits 24 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_UID@u_i 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hramtop 800 0 RAM 0 ramtop dist/default/production\PIC18F4550_Registro.X.production.o
strlen@a 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
strlen@s 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Start_DS 3618 0 CODE 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
__Hrparam 0 0 COMRAM 1 rparam dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___xxtofl 1404 0 CODE 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_setRegistro@registro C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__pdataBANK0 EB 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__activetblptr 2 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hstruct 0 0 COMRAM 1 struct dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___flge 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___wmul 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_AntiColl 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__LbssBANK0 0 0 ABS 0 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_decimal_to_bcd 3462 0 CODE 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext10 0 0 ABS 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext11 0 0 ABS 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext12 0 0 ABS 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext13 0 0 ABS 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext14 0 0 ABS 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext15 0 0 ABS 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext16 0 0 ABS 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext17 0 0 ABS 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext18 0 0 ABS 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext19 0 0 ABS 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext20 0 0 ABS 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext21 0 0 ABS 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext22 0 0 ABS 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext23 0 0 ABS 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext24 0 0 ABS 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext25 0 0 ABS 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext26 0 0 ABS 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext27 0 0 ABS 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext28 0 0 ABS 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext29 0 0 ABS 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext30 0 0 ABS 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext31 0 0 ABS 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext32 0 0 ABS 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext33 0 0 ABS 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext34 0 0 ABS 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext35 0 0 ABS 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext36 0 0 ABS 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext37 0 0 ABS 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext38 0 0 ABS 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext39 0 0 ABS 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext40 0 0 ABS 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext41 0 0 ABS 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext42 0 0 ABS 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext43 0 0 ABS 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext44 0 0 ABS 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext45 0 0 ABS 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext46 0 0 ABS 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext47 0 0 ABS 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext48 0 0 ABS 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext49 0 0 ABS 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext50 0 0 ABS 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext51 0 0 ABS 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext52 0 0 ABS 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext53 0 0 ABS 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext54 0 0 ABS 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext55 0 0 ABS 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext56 0 0 ABS 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext57 0 0 ABS 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext58 0 0 ABS 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext59 0 0 ABS 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext60 0 0 ABS 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext61 0 0 ABS 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext62 0 0 ABS 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext63 0 0 ABS 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext64 0 0 ABS 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext65 0 0 ABS 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext66 0 0 ABS 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext67 0 0 ABS 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext68 0 0 ABS 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext69 0 0 ABS 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext70 0 0 ABS 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext71 0 0 ABS 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext72 0 0 ABS 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext73 0 0 ABS 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext74 0 0 ABS 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext75 0 0 ABS 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext76 0 0 ABS 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext77 0 0 ABS 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext78 0 0 ABS 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext79 0 0 ABS 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext80 0 0 ABS 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext81 0 0 ABS 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext82 0 0 ABS 0 text82 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext83 0 0 ABS 0 text83 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext84 0 0 ABS 0 text84 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext85 0 0 ABS 0 text85 dist/default/production\PIC18F4550_Registro.X.production.o
_TINY_FONTS 7E8B 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_isCard 3690 0 CODE 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_ReadCardSerial 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
OLEDClear@i 8 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfpfcnvrt@fmt 42 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Begin 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___awmod@counter 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Print 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_RCSTAbits FAB 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_AntennaOff 386E 0 CODE 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
_PIE1bits F9D 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Write 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
pad@buf 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@signs D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Anio 2DE4 0 CODE 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Hora 2F1C 0 CODE 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Menu 31B6 0 CODE 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Clear_Bit 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Clear_UID 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__ptext10 3618 0 CODE 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext11 3640 0 CODE 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext12 2B14 0 CODE 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext13 37E4 0 CODE 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext14 1086 0 CODE 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext15 1250 0 CODE 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext16 2042 0 CODE 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext17 32A4 0 CODE 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext18 12 0 CODE 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext19 2148 0 CODE 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext20 4D2 0 CODE 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext21 3762 0 CODE 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext22 31B6 0 CODE 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext23 1E2A 0 CODE 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext24 2E4C 0 CODE 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext25 2EB4 0 CODE 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext26 2F1C 0 CODE 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext27 18CE 0 CODE 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext28 2662 0 CODE 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext29 3162 0 CODE 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext30 36B8 0 CODE 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext31 2932 0 CODE 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext32 3726 0 CODE 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext33 3668 0 CODE 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext34 30B2 0 CODE 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext35 377E 0 CODE 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext36 3826 0 CODE 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext37 386E 0 CODE 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext38 232E 0 CODE 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext39 1A3A 0 CODE 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext40 1D08 0 CODE 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext41 3208 0 CODE 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext42 3050 0 CODE 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext43 1404 0 CODE 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext44 86C 0 CODE 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext45 24D8 0 CODE 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext46 34D2 0 CODE 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext47 3330 0 CODE 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext48 240E 0 CODE 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext49 3886 0 CODE 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext50 3374 0 CODE 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext51 1BA4 0 CODE 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext52 1746 0 CODE 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext53 37FA 0 CODE 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext54 27D6 0 CODE 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext55 259E 0 CODE 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext56 2BA2 0 CODE 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext57 353A 0 CODE 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext58 3810 0 CODE 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext59 15B8 0 CODE 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext60 36DE 0 CODE 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext61 3690 0 CODE 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext62 2F84 0 CODE 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext63 3462 0 CODE 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext64 2722 0 CODE 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext65 310A 0 CODE 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext66 DF8 0 CODE 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext67 29DA 0 CODE 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext68 37CC 0 CODE 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext69 3798 0 CODE 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext70 2C24 0 CODE 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext71 2886 0 CODE 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext72 33F0 0 CODE 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext73 3744 0 CODE 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext74 325A 0 CODE 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext75 2FEC 0 CODE 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext76 2CA0 0 CODE 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext77 356A 0 CODE 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext78 349A 0 CODE 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext79 35C6 0 CODE 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext80 3838 0 CODE 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext81 37B2 0 CODE 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext82 384A 0 CODE 0 text82 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext83 3508 0 CODE 0 text83 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext84 3704 0 CODE 0 text84 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext85 385C 0 CODE 0 text85 dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Read_DS@ack 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_Read@add 7 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv 1746 0 CODE 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
___aomod 1BA4 0 CODE 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv 259E 0 CODE 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
___awmod 27D6 0 CODE 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
___fladd 12 0 CODE 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv 4D2 0 CODE 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
___flsub 32A4 0 CODE 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
___fltol 2042 0 CODE 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
__pintcode_body 32EA 0 CODE 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv 2CA0 0 CODE 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
___lwmod 2FEC 0 CODE 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbigbss 0 0 BIGRAM 1 bigbss dist/default/production\PIC18F4550_Registro.X.production.o
__Lbigram 0 0 ABS 0 bigram dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ReadCardSerial@_status 2A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Minuto 2EB4 0 CODE 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
CHECK_TAG@i 5A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?_dtoa 1C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lcomram 0 0 ABS 0 comram dist/default/production\PIC18F4550_Registro.X.production.o
__Lconfig 0 0 CONFIG 4 config dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Segundo 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Repeated_Start_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@i 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@n 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___wmul@multiplier 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_LATCbits F8B 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_LATDbits F8C 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_EEPROM_Write 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Read@temp 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@grs 14 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@rem D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Set_Bit@addr C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Set_Bit@mask A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lfarbss 0 0 FARRAM 0 farbss dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv@divisor 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_strlen 34D2 0 CODE 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
__Lfardata 0 0 FARRAM 0 fardata dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Start_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@new_exp 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_vfprintf 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
stackhi 7FF 0 ABS 0 - C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
stacklo F6 0 ABS 0 - C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
__end_of_MFRC522_CRC 2A7A 0 CODE 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_EEPROM_setRegistro 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lintcode 8 0 CODE 0 intcode dist/default/production\PIC18F4550_Registro.X.production.o
__Lintret 0 0 ABS 0 intret dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@sendLen F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lirdata 0 0 CODE 0 irdata dist/default/production\PIC18F4550_Registro.X.production.o
_set_RTC 2A7A 0 CODE 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Ticket 1D08 0 CODE 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@grs 10 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@sendData D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_OLED_NPuts 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_OLED_SPuts 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
?_vfpfcnvrt 40 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_isCard 36B8 0 CODE 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
__Lspace_0 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lspace_1 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lspace_2 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lspace_4 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@backData 10 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_EEPROM_Write 359A 0 CODE 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
__pbssCOMRAM 5E 0 COMRAM 1 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__HcstackBANK0 0 0 ABS 0 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
___flge@ff1 19 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___flge@ff2 1D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Rd@ucResult 6 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Segundo 2EB4 0 CODE 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
_PIR1bits F9E 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_TINY_FONTS 7FA8 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_get_RTC 2042 0 CODE 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_get_key DF8 0 CODE 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@divisor 9 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_registro 9A 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__LcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fltol@exp1 A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Minuto 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Start_DS 3640 0 CODE 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
end_of_initialization 33E2 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Write_DS 359A 0 CODE 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
__Lnvrram 0 0 COMRAM 1 nvrram dist/default/production\PIC18F4550_Registro.X.production.o
__Hintentry 0 0 ABS 0 intentry dist/default/production\PIC18F4550_Registro.X.production.o
fputc@c 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
fputs@c E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
fputs@i F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
fputs@s A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Anio 2E4C 0 CODE 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Hora 2F84 0 CODE 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Menu 3208 0 CODE 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Set_Bit 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_Muestra_ID 15B8 0 CODE 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@quotient 7 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___aodiv 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___aomod 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___awdiv 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___awmod 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___fladd 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___fldiv 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___flsub 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___fltol 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Rd@i 8 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Wr@i 4 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___lwdiv 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___lwmod 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfprintf@fmt 52 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hreset_vec 4 0 CODE 0 reset_vec dist/default/production\PIC18F4550_Registro.X.production.o
?_EEPROM_getRegistro A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_bcd_to_decimal 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__HbssBANK0 0 0 ABS 0 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
___awmod@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Read_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lramtop 800 0 RAM 0 ramtop dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_strlen 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Init 37FA 0 CODE 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Restart 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lrparam 0 0 COMRAM 1 rparam dist/default/production\PIC18F4550_Registro.X.production.o
__pcinit 33B4 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
_SSPCON2bits FC5 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
vfpfcnvrt@ap 44 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfpfcnvrt@fp 40 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfpfcnvrt@ll 48 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__ptext0 224C 0 CODE 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext1 B4E 0 CODE 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext2 2A7A 0 CODE 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext3 342A 0 CODE 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext4 1F3C 0 CODE 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext5 2D14 0 CODE 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext6 2D7C 0 CODE 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext7 2DE4 0 CODE 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext8 359A 0 CODE 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext9 35F0 0 CODE 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_EEPROM_Read 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lstruct 0 0 COMRAM 1 struct dist/default/production\PIC18F4550_Registro.X.production.o
vfprintf@ap 54 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfprintf@fp 50 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfprintf@cfmt 56 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext10 0 0 ABS 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext11 0 0 ABS 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext12 0 0 ABS 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext13 0 0 ABS 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext14 0 0 ABS 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext15 0 0 ABS 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext16 0 0 ABS 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext17 0 0 ABS 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext18 0 0 ABS 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext19 0 0 ABS 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext20 0 0 ABS 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext21 0 0 ABS 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext22 0 0 ABS 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext23 0 0 ABS 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext24 0 0 ABS 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext25 0 0 ABS 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext26 0 0 ABS 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext27 0 0 ABS 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext28 0 0 ABS 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext29 0 0 ABS 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext30 0 0 ABS 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext31 0 0 ABS 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext32 0 0 ABS 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext33 0 0 ABS 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext34 0 0 ABS 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext35 0 0 ABS 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext36 0 0 ABS 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext37 0 0 ABS 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext38 0 0 ABS 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext39 0 0 ABS 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext40 0 0 ABS 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext41 0 0 ABS 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext42 0 0 ABS 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext43 0 0 ABS 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext44 0 0 ABS 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext45 0 0 ABS 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext46 0 0 ABS 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext47 0 0 ABS 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext48 0 0 ABS 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext49 0 0 ABS 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext50 0 0 ABS 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext51 0 0 ABS 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext52 0 0 ABS 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext53 0 0 ABS 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext54 0 0 ABS 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext55 0 0 ABS 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext56 0 0 ABS 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext57 0 0 ABS 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext58 0 0 ABS 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext59 0 0 ABS 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext60 0 0 ABS 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext61 0 0 ABS 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext62 0 0 ABS 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext63 0 0 ABS 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext64 0 0 ABS 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext65 0 0 ABS 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext66 0 0 ABS 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext67 0 0 ABS 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext68 0 0 ABS 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext69 0 0 ABS 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext70 0 0 ABS 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext71 0 0 ABS 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext72 0 0 ABS 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext73 0 0 ABS 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext74 0 0 ABS 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext75 0 0 ABS 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext76 0 0 ABS 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext77 0 0 ABS 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext78 0 0 ABS 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext79 0 0 ABS 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext80 0 0 ABS 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext81 0 0 ABS 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext82 0 0 ABS 0 text82 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext83 0 0 ABS 0 text83 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext84 0 0 ABS 0 text84 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext85 0 0 ABS 0 text85 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Minuto 2F1C 0 CODE 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Ticket 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__ramtop 800 0 RAM 0 ramtop C:\Users\EAVELL~1\AppData\Local\Temp\sgsg.o
_sprintf 3208 0 CODE 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Rd 2886 0 CODE 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Wr 2C24 0 CODE 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
_vfprintf 3050 0 CODE 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
__Lpowerup E 0 CODE 0 powerup dist/default/production\PIC18F4550_Registro.X.production.o
?___xxtofl 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
UART_Write@data 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Leeprom_data 0 0 EEDATA 0 eeprom_data dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@_status 19 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
sprintf@ap E3 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@aexp E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@bexp F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fltol@sign1 9 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lreset_vec 0 0 CODE 0 reset_vec dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_SMALL_FONTS 7E8B 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Init 37E4 0 CODE 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_vfprintf 30B2 0 CODE 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Write_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_Print_config 1E2A 0 CODE 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
Muestra_ID@valor A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fltol@f1 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?_Registro_busqueda 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___param_bank 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Clear_Bit 37B2 0 CODE 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Clear_UID 342A 0 CODE 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbigdata 0 0 BIGRAM 1 bigdata dist/default/production\PIC18F4550_Registro.X.production.o
_flag_t1 A0 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of__initialization 33E2 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
___awmod@divisor 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@serNumCheck 23 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Libigdata 0 0 CODE 0 ibigdata dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Ticket 1E2A 0 CODE 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@waitIRq 18 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__pidataBANK0 387A 0 CODE 0 idataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__Lclrtext 0 0 ABS 0 clrtext dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Dia 2DE4 0 CODE 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Mes 2D7C 0 CODE 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Muestra_ID 1746 0 CODE 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_ssd1306_command 3744 0 CODE 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
ssd1306_command@command 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Dia 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Mes 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__pcstackCOMRAM 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_TXSTAbits FAC 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Timer1_Init 377E 0 CODE 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Write_DS 35C6 0 CODE 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
__pmediumconst 7070 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
_SSPCON1 FC6 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SSPCON2 FC5 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SSPSTAT FC7 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Set_Bit@tmp B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
sprintf@f E5 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
sprintf@s D9 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_dtoa B4E 0 CODE 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_main 232E 0 CODE 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
__pintcode 8 0 CODE 0 intcode dist/default/production\PIC18F4550_Registro.X.production.o
UART_Println@buffer 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_ACKDT 7E2D 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_ACKEN 7E2C 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_FOUNT A4 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_Horax A3 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_fputc 24D8 0 CODE 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_fputs 3374 0 CODE 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
?_sprintf D9 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_SPBRG FAF 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_TRISE F96 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_TXREG FAD 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_putch 3888 0 CODE 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
__HRAM 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hbss 0 0 RAM 1 bss dist/default/production\PIC18F4550_Registro.X.production.o
__Hram 0 0 ABS 0 ram dist/default/production\PIC18F4550_Registro.X.production.o
__Hsfr 0 0 ABS 0 sfr dist/default/production\PIC18F4550_Registro.X.production.o
__LRAM 1 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lbss 0 0 RAM 1 bss dist/default/production\PIC18F4550_Registro.X.production.o
__Lram 0 0 ABS 0 ram dist/default/production\PIC18F4550_Registro.X.production.o
__Lsfr 0 0 ABS 0 sfr dist/default/production\PIC18F4550_Registro.X.production.o
_aniox EF 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_config 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_flags 98 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_fputc 240E 0 CODE 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
_fputs 3330 0 CODE 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Dia 2D7C 0 CODE 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Mes 2D14 0 CODE 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
_putch 3886 0 CODE 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Rd 2932 0 CODE 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Wr 2CA0 0 CODE 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
_width 94 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_Valores 8D 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Stop_DS 3618 0 CODE 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
_SSPSTATbits FC7 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@_status 26 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_abs 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_pad 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_scr 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__HdataBANK0 0 0 ABS 0 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_ToCard 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Rd@Address 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
CHECK_TAG@valor 58 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@i 27 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@unLen 24 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_CRC 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_configuracion 5E 0 COMRAM 1 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__initialization 33B4 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_AntennaOff 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___xxtofl@sign 9 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__pbssBANK0 60 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_ReadCardSerial 3462 0 CODE 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
OLED_NPuts@c B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_NPuts@i E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_NPuts@x C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_CHECK_TAG 240E 0 CODE 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@command 1C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hfardata 0 0 FARRAM 0 fardata dist/default/production\PIC18F4550_Registro.X.production.o
___wmul@product 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hsmallconst 0 0 SMALLCONST 0 smallconst dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@d 1E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@i 3E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@n 36 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@p 30 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@s 34 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@w 32 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_CHECK_TAG 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lifardata 0 0 CODE 0 ifardata dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@dataIn D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_EEPROM_getRegistro 34D2 0 CODE 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_config 1F3C 0 CODE 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
__Hintsave_regs 0 0 BIGRAM 1 intsave_regs dist/default/production\PIC18F4550_Registro.X.production.o
_ssd1306_command 3726 0 CODE 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
__Hintcode E 0 CODE 0 intcode dist/default/production\PIC18F4550_Registro.X.production.o
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect is on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
text49 0 3886 3886 2 1
cstackCOMRAM 1 1 1 5F 1
reset_vec 0 0 0 4 1
bssBANK0 1 60 60 96 1
intcode 0 8 8 387D 1
mediumconst 0 7070 7070 F90 1
# %NOTES Section
# This section contains data of all the note-psects.  The beginning of the section
# is indicated by %NOTES. The first line indicates the name and decimal
# byte-length of the first note-psect, e.g.
#   $codecov_info_hdr 16
# Each line that follows contains the byte-data of the psect in hexadecimal as a
# space-separated list. These lines are limited to 16 bytes of data.
%NOTES
