-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity run_run_test is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    regions_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_ce0 : OUT STD_LOGIC;
    regions_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (5 downto 0);
    regions_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_2_ce0 : OUT STD_LOGIC;
    regions_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_3_ce0 : OUT STD_LOGIC;
    regions_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    regions_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    regions_4_ce0 : OUT STD_LOGIC;
    regions_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
    AOV_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    AOV_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_c_full_n : IN STD_LOGIC;
    AOV_c_write : OUT STD_LOGIC;
    AOV_1_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    AOV_1_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_1_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_1_c_full_n : IN STD_LOGIC;
    AOV_1_c_write : OUT STD_LOGIC;
    AOV_2_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    AOV_2_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_2_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_2_c_full_n : IN STD_LOGIC;
    AOV_2_c_write : OUT STD_LOGIC;
    AOV_3_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    AOV_3_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_3_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_3_c_full_n : IN STD_LOGIC;
    AOV_3_c_write : OUT STD_LOGIC;
    AOV_4_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    AOV_4_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_4_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_4_c_full_n : IN STD_LOGIC;
    AOV_4_c_write : OUT STD_LOGIC;
    AOV_5_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    AOV_5_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_5_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_5_c_full_n : IN STD_LOGIC;
    AOV_5_c_write : OUT STD_LOGIC;
    AOV_6_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    AOV_6_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_6_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_6_c_full_n : IN STD_LOGIC;
    AOV_6_c_write : OUT STD_LOGIC;
    AOV_7_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    AOV_7_c_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_7_c_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    AOV_7_c_full_n : IN STD_LOGIC;
    AOV_7_c_write : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of run_run_test is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal AOV_c_blk_n : STD_LOGIC;
    signal AOV_1_c_blk_n : STD_LOGIC;
    signal AOV_2_c_blk_n : STD_LOGIC;
    signal AOV_3_c_blk_n : STD_LOGIC;
    signal AOV_4_c_blk_n : STD_LOGIC;
    signal AOV_5_c_blk_n : STD_LOGIC;
    signal AOV_6_c_blk_n : STD_LOGIC;
    signal AOV_7_c_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_3_fu_291_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_420 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_249_ap_return : STD_LOGIC_VECTOR (0 downto 0);
    signal targetBlock_reg_425 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_429 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_1_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_1_reg_440 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln49_fu_318_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln49_reg_444 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1073_fu_324_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1073_reg_449 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_348_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_s_reg_454 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_249_ap_start : STD_LOGIC;
    signal grp_run_test_Pipeline_is_valid_label2_fu_249_ap_done : STD_LOGIC;
    signal grp_run_test_Pipeline_is_valid_label2_fu_249_ap_idle : STD_LOGIC;
    signal grp_run_test_Pipeline_is_valid_label2_fu_249_ap_ready : STD_LOGIC;
    signal grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_ce : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_start : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_done : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_idle : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_ready : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_ce0 : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_2_ce0 : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_3_ce0 : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_4_ce0 : STD_LOGIC;
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_return : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_ce : STD_LOGIC;
    signal ap_phi_mux_phi_ln451_phi_fu_238_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln451_reg_234 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_predicate_op54_call_state4 : BOOLEAN;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal cond_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_run_test_Pipeline_is_valid_label2_fu_249_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call27 : BOOLEAN;
    signal grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_start_reg : STD_LOGIC := '0';
    signal i_1_fu_106 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_8_fu_329_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln59_fu_339_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln59_fu_343_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_462_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_462_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_462_ce : STD_LOGIC;
    signal grp_fu_462_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component run_run_test_Pipeline_is_valid_label2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_462_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_462_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_462_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_462_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_462_p_ce : OUT STD_LOGIC );
    end component;


    component run_run_test_Pipeline_VITIS_LOOP_55_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp_11 : IN STD_LOGIC_VECTOR (11 downto 0);
        regions_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        regions_ce0 : OUT STD_LOGIC;
        regions_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        regions_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        regions_2_ce0 : OUT STD_LOGIC;
        regions_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        regions_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        regions_3_ce0 : OUT STD_LOGIC;
        regions_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        regions_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        regions_4_ce0 : OUT STD_LOGIC;
        regions_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        trunc_ln1 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_462_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_462_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_462_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_462_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_462_p_ce : OUT STD_LOGIC );
    end component;


    component run_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    grp_run_test_Pipeline_is_valid_label2_fu_249 : component run_run_test_Pipeline_is_valid_label2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_run_test_Pipeline_is_valid_label2_fu_249_ap_start,
        ap_done => grp_run_test_Pipeline_is_valid_label2_fu_249_ap_done,
        ap_idle => grp_run_test_Pipeline_is_valid_label2_fu_249_ap_idle,
        ap_ready => grp_run_test_Pipeline_is_valid_label2_fu_249_ap_ready,
        p_read3 => p_read3,
        p_read4 => p_read4,
        p_read5 => p_read5,
        p_read6 => p_read6,
        p_read7 => p_read7,
        p_read8 => p_read8,
        p_read9 => p_read9,
        p_read10 => p_read10,
        ap_return => grp_run_test_Pipeline_is_valid_label2_fu_249_ap_return,
        grp_fu_462_p_din0 => grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_din0,
        grp_fu_462_p_din1 => grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_din1,
        grp_fu_462_p_opcode => grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_opcode,
        grp_fu_462_p_dout0 => grp_fu_462_p2,
        grp_fu_462_p_ce => grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_ce);

    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269 : component run_run_test_Pipeline_VITIS_LOOP_55_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_start,
        ap_done => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_done,
        ap_idle => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_idle,
        ap_ready => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_ready,
        tmp_11 => tmp_s_reg_454,
        regions_address0 => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_address0,
        regions_ce0 => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_ce0,
        regions_q0 => regions_q0,
        regions_2_address0 => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_2_address0,
        regions_2_ce0 => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_2_ce0,
        regions_2_q0 => regions_2_q0,
        regions_3_address0 => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_3_address0,
        regions_3_ce0 => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_3_ce0,
        regions_3_q0 => regions_3_q0,
        regions_4_address0 => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_4_address0,
        regions_4_ce0 => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_4_ce0,
        regions_4_q0 => regions_4_q0,
        trunc_ln1 => trunc_ln1073_reg_449,
        p_read3 => p_read3,
        p_read4 => p_read4,
        p_read5 => p_read5,
        p_read6 => p_read6,
        p_read7 => p_read7,
        p_read8 => p_read8,
        p_read9 => p_read9,
        p_read10 => p_read10,
        ap_return => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_return,
        grp_fu_462_p_din0 => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_din0,
        grp_fu_462_p_din1 => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_din1,
        grp_fu_462_p_opcode => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_opcode,
        grp_fu_462_p_dout0 => grp_fu_462_p2,
        grp_fu_462_p_ce => grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_ce);

    fcmp_32ns_32ns_1_2_no_dsp_1_U863 : component run_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_462_p0,
        din1 => grp_fu_462_p1,
        ce => grp_fu_462_ce,
        opcode => grp_fu_462_opcode,
        dout => grp_fu_462_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4) and ((targetBlock_reg_425 = ap_const_lv1_0) or ((icmp_ln1073_reg_429 = ap_const_lv1_1) or ((cond_fu_357_p2 = ap_const_lv1_1) or (icmp_ln1073_1_reg_440 = ap_const_lv1_0)))))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln1073_1_fu_313_p2 = ap_const_lv1_1) and (icmp_ln1073_reg_429 = ap_const_lv1_0))) then 
                    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_ready = ap_const_logic_1)) then 
                    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_run_test_Pipeline_is_valid_label2_fu_249_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_run_test_Pipeline_is_valid_label2_fu_249_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = AOV_5_c_full_n) or (ap_const_logic_0 = AOV_4_c_full_n) or (ap_const_logic_0 = AOV_3_c_full_n) or (ap_const_logic_0 = AOV_2_c_full_n) or (ap_const_logic_0 = AOV_1_c_full_n) or (ap_const_logic_0 = AOV_c_full_n) or (ap_const_logic_0 = AOV_7_c_full_n) or (ap_const_logic_0 = AOV_6_c_full_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_run_test_Pipeline_is_valid_label2_fu_249_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_run_test_Pipeline_is_valid_label2_fu_249_ap_ready = ap_const_logic_1)) then 
                    grp_run_test_Pipeline_is_valid_label2_fu_249_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_run_test_Pipeline_is_valid_label2_fu_249_ap_done = ap_const_logic_1) and (icmp_ln1073_fu_299_p2 = ap_const_lv1_0) and (grp_run_test_Pipeline_is_valid_label2_fu_249_ap_return = ap_const_lv1_1))) then 
                i_1_fu_106 <= ap_const_lv8_0;
            elsif (((cond_fu_357_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln1073_1_reg_440 = ap_const_lv1_1) and (icmp_ln1073_reg_429 = ap_const_lv1_0) and (targetBlock_reg_425 = ap_const_lv1_1))) then 
                i_1_fu_106 <= add_ln49_reg_444;
            end if; 
        end if;
    end process;

    phi_ln451_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((cond_fu_357_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln1073_1_reg_440 = ap_const_lv1_1) and (icmp_ln1073_reg_429 = ap_const_lv1_0) and (targetBlock_reg_425 = ap_const_lv1_1))) then 
                phi_ln451_reg_234 <= ap_const_lv1_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_state3) and ((icmp_ln1073_1_fu_313_p2 = ap_const_lv1_0) or (icmp_ln1073_reg_429 = ap_const_lv1_1))) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_run_test_Pipeline_is_valid_label2_fu_249_ap_done = ap_const_logic_1) and (grp_run_test_Pipeline_is_valid_label2_fu_249_ap_return = ap_const_lv1_0)))) then 
                phi_ln451_reg_234 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln1073_reg_429 = ap_const_lv1_0))) then
                add_ln49_reg_444 <= add_ln49_fu_318_p2;
                icmp_ln1073_1_reg_440 <= icmp_ln1073_1_fu_313_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_run_test_Pipeline_is_valid_label2_fu_249_ap_return = ap_const_lv1_1))) then
                icmp_ln1073_reg_429 <= icmp_ln1073_fu_299_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                targetBlock_reg_425 <= grp_run_test_Pipeline_is_valid_label2_fu_249_ap_return;
                    tmp_3_reg_420(8 downto 3) <= tmp_3_fu_291_p3(8 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln1073_1_fu_313_p2 = ap_const_lv1_1) and (icmp_ln1073_reg_429 = ap_const_lv1_0))) then
                    tmp_s_reg_454(11 downto 3) <= tmp_s_fu_348_p3(11 downto 3);
                trunc_ln1073_reg_449 <= trunc_ln1073_fu_324_p1;
            end if;
        end if;
    end process;
    tmp_3_reg_420(2 downto 0) <= "000";
    tmp_s_reg_454(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, AOV_c_full_n, AOV_1_c_full_n, AOV_2_c_full_n, AOV_3_c_full_n, AOV_4_c_full_n, AOV_5_c_full_n, AOV_6_c_full_n, AOV_7_c_full_n, ap_CS_fsm_state2, grp_run_test_Pipeline_is_valid_label2_fu_249_ap_return, targetBlock_reg_425, icmp_ln1073_reg_429, icmp_ln1073_1_reg_440, grp_run_test_Pipeline_is_valid_label2_fu_249_ap_done, ap_CS_fsm_state4, ap_block_state4_on_subcall_done, cond_fu_357_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = AOV_5_c_full_n) or (ap_const_logic_0 = AOV_4_c_full_n) or (ap_const_logic_0 = AOV_3_c_full_n) or (ap_const_logic_0 = AOV_2_c_full_n) or (ap_const_logic_0 = AOV_1_c_full_n) or (ap_const_logic_0 = AOV_c_full_n) or (ap_const_logic_0 = AOV_7_c_full_n) or (ap_const_logic_0 = AOV_6_c_full_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_run_test_Pipeline_is_valid_label2_fu_249_ap_done = ap_const_logic_1) and (grp_run_test_Pipeline_is_valid_label2_fu_249_ap_return = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_run_test_Pipeline_is_valid_label2_fu_249_ap_done = ap_const_logic_1) and (grp_run_test_Pipeline_is_valid_label2_fu_249_ap_return = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4) and ((targetBlock_reg_425 = ap_const_lv1_0) or ((icmp_ln1073_reg_429 = ap_const_lv1_1) or ((cond_fu_357_p2 = ap_const_lv1_1) or (icmp_ln1073_1_reg_440 = ap_const_lv1_0)))))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((cond_fu_357_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln1073_1_reg_440 = ap_const_lv1_1) and (icmp_ln1073_reg_429 = ap_const_lv1_0) and (targetBlock_reg_425 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    AOV_1_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_1_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_1_c_blk_n <= AOV_1_c_full_n;
        else 
            AOV_1_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    AOV_1_c_din <= p_read4;

    AOV_1_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_c_full_n, AOV_1_c_full_n, AOV_2_c_full_n, AOV_3_c_full_n, AOV_4_c_full_n, AOV_5_c_full_n, AOV_6_c_full_n, AOV_7_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = AOV_5_c_full_n) or (ap_const_logic_0 = AOV_4_c_full_n) or (ap_const_logic_0 = AOV_3_c_full_n) or (ap_const_logic_0 = AOV_2_c_full_n) or (ap_const_logic_0 = AOV_1_c_full_n) or (ap_const_logic_0 = AOV_c_full_n) or (ap_const_logic_0 = AOV_7_c_full_n) or (ap_const_logic_0 = AOV_6_c_full_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_1_c_write <= ap_const_logic_1;
        else 
            AOV_1_c_write <= ap_const_logic_0;
        end if; 
    end process;


    AOV_2_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_2_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_2_c_blk_n <= AOV_2_c_full_n;
        else 
            AOV_2_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    AOV_2_c_din <= p_read5;

    AOV_2_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_c_full_n, AOV_1_c_full_n, AOV_2_c_full_n, AOV_3_c_full_n, AOV_4_c_full_n, AOV_5_c_full_n, AOV_6_c_full_n, AOV_7_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = AOV_5_c_full_n) or (ap_const_logic_0 = AOV_4_c_full_n) or (ap_const_logic_0 = AOV_3_c_full_n) or (ap_const_logic_0 = AOV_2_c_full_n) or (ap_const_logic_0 = AOV_1_c_full_n) or (ap_const_logic_0 = AOV_c_full_n) or (ap_const_logic_0 = AOV_7_c_full_n) or (ap_const_logic_0 = AOV_6_c_full_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_2_c_write <= ap_const_logic_1;
        else 
            AOV_2_c_write <= ap_const_logic_0;
        end if; 
    end process;


    AOV_3_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_3_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_3_c_blk_n <= AOV_3_c_full_n;
        else 
            AOV_3_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    AOV_3_c_din <= p_read6;

    AOV_3_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_c_full_n, AOV_1_c_full_n, AOV_2_c_full_n, AOV_3_c_full_n, AOV_4_c_full_n, AOV_5_c_full_n, AOV_6_c_full_n, AOV_7_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = AOV_5_c_full_n) or (ap_const_logic_0 = AOV_4_c_full_n) or (ap_const_logic_0 = AOV_3_c_full_n) or (ap_const_logic_0 = AOV_2_c_full_n) or (ap_const_logic_0 = AOV_1_c_full_n) or (ap_const_logic_0 = AOV_c_full_n) or (ap_const_logic_0 = AOV_7_c_full_n) or (ap_const_logic_0 = AOV_6_c_full_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_3_c_write <= ap_const_logic_1;
        else 
            AOV_3_c_write <= ap_const_logic_0;
        end if; 
    end process;


    AOV_4_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_4_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_4_c_blk_n <= AOV_4_c_full_n;
        else 
            AOV_4_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    AOV_4_c_din <= p_read7;

    AOV_4_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_c_full_n, AOV_1_c_full_n, AOV_2_c_full_n, AOV_3_c_full_n, AOV_4_c_full_n, AOV_5_c_full_n, AOV_6_c_full_n, AOV_7_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = AOV_5_c_full_n) or (ap_const_logic_0 = AOV_4_c_full_n) or (ap_const_logic_0 = AOV_3_c_full_n) or (ap_const_logic_0 = AOV_2_c_full_n) or (ap_const_logic_0 = AOV_1_c_full_n) or (ap_const_logic_0 = AOV_c_full_n) or (ap_const_logic_0 = AOV_7_c_full_n) or (ap_const_logic_0 = AOV_6_c_full_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_4_c_write <= ap_const_logic_1;
        else 
            AOV_4_c_write <= ap_const_logic_0;
        end if; 
    end process;


    AOV_5_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_5_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_5_c_blk_n <= AOV_5_c_full_n;
        else 
            AOV_5_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    AOV_5_c_din <= p_read8;

    AOV_5_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_c_full_n, AOV_1_c_full_n, AOV_2_c_full_n, AOV_3_c_full_n, AOV_4_c_full_n, AOV_5_c_full_n, AOV_6_c_full_n, AOV_7_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = AOV_5_c_full_n) or (ap_const_logic_0 = AOV_4_c_full_n) or (ap_const_logic_0 = AOV_3_c_full_n) or (ap_const_logic_0 = AOV_2_c_full_n) or (ap_const_logic_0 = AOV_1_c_full_n) or (ap_const_logic_0 = AOV_c_full_n) or (ap_const_logic_0 = AOV_7_c_full_n) or (ap_const_logic_0 = AOV_6_c_full_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_5_c_write <= ap_const_logic_1;
        else 
            AOV_5_c_write <= ap_const_logic_0;
        end if; 
    end process;


    AOV_6_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_6_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_6_c_blk_n <= AOV_6_c_full_n;
        else 
            AOV_6_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    AOV_6_c_din <= p_read9;

    AOV_6_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_c_full_n, AOV_1_c_full_n, AOV_2_c_full_n, AOV_3_c_full_n, AOV_4_c_full_n, AOV_5_c_full_n, AOV_6_c_full_n, AOV_7_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = AOV_5_c_full_n) or (ap_const_logic_0 = AOV_4_c_full_n) or (ap_const_logic_0 = AOV_3_c_full_n) or (ap_const_logic_0 = AOV_2_c_full_n) or (ap_const_logic_0 = AOV_1_c_full_n) or (ap_const_logic_0 = AOV_c_full_n) or (ap_const_logic_0 = AOV_7_c_full_n) or (ap_const_logic_0 = AOV_6_c_full_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_6_c_write <= ap_const_logic_1;
        else 
            AOV_6_c_write <= ap_const_logic_0;
        end if; 
    end process;


    AOV_7_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_7_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_7_c_blk_n <= AOV_7_c_full_n;
        else 
            AOV_7_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    AOV_7_c_din <= p_read10;

    AOV_7_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_c_full_n, AOV_1_c_full_n, AOV_2_c_full_n, AOV_3_c_full_n, AOV_4_c_full_n, AOV_5_c_full_n, AOV_6_c_full_n, AOV_7_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = AOV_5_c_full_n) or (ap_const_logic_0 = AOV_4_c_full_n) or (ap_const_logic_0 = AOV_3_c_full_n) or (ap_const_logic_0 = AOV_2_c_full_n) or (ap_const_logic_0 = AOV_1_c_full_n) or (ap_const_logic_0 = AOV_c_full_n) or (ap_const_logic_0 = AOV_7_c_full_n) or (ap_const_logic_0 = AOV_6_c_full_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_7_c_write <= ap_const_logic_1;
        else 
            AOV_7_c_write <= ap_const_logic_0;
        end if; 
    end process;


    AOV_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_c_blk_n <= AOV_c_full_n;
        else 
            AOV_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    AOV_c_din <= p_read3;

    AOV_c_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, AOV_c_full_n, AOV_1_c_full_n, AOV_2_c_full_n, AOV_3_c_full_n, AOV_4_c_full_n, AOV_5_c_full_n, AOV_6_c_full_n, AOV_7_c_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_const_logic_0 = AOV_5_c_full_n) or (ap_const_logic_0 = AOV_4_c_full_n) or (ap_const_logic_0 = AOV_3_c_full_n) or (ap_const_logic_0 = AOV_2_c_full_n) or (ap_const_logic_0 = AOV_1_c_full_n) or (ap_const_logic_0 = AOV_c_full_n) or (ap_const_logic_0 = AOV_7_c_full_n) or (ap_const_logic_0 = AOV_6_c_full_n) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            AOV_c_write <= ap_const_logic_1;
        else 
            AOV_c_write <= ap_const_logic_0;
        end if; 
    end process;

    add_ln49_fu_318_p2 <= std_logic_vector(unsigned(i_1_fu_106) + unsigned(ap_const_lv8_1));
    add_ln59_fu_343_p2 <= std_logic_vector(unsigned(tmp_3_reg_420) + unsigned(zext_ln59_fu_339_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, AOV_c_full_n, AOV_1_c_full_n, AOV_2_c_full_n, AOV_3_c_full_n, AOV_4_c_full_n, AOV_5_c_full_n, AOV_6_c_full_n, AOV_7_c_full_n)
    begin
        if (((ap_start = ap_const_logic_0) or (ap_const_logic_0 = AOV_5_c_full_n) or (ap_const_logic_0 = AOV_4_c_full_n) or (ap_const_logic_0 = AOV_3_c_full_n) or (ap_const_logic_0 = AOV_2_c_full_n) or (ap_const_logic_0 = AOV_1_c_full_n) or (ap_const_logic_0 = AOV_c_full_n) or (ap_const_logic_0 = AOV_7_c_full_n) or (ap_const_logic_0 = AOV_6_c_full_n) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_run_test_Pipeline_is_valid_label2_fu_249_ap_done)
    begin
        if ((grp_run_test_Pipeline_is_valid_label2_fu_249_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, AOV_c_full_n, AOV_1_c_full_n, AOV_2_c_full_n, AOV_3_c_full_n, AOV_4_c_full_n, AOV_5_c_full_n, AOV_6_c_full_n, AOV_7_c_full_n)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_const_logic_0 = AOV_5_c_full_n) or (ap_const_logic_0 = AOV_4_c_full_n) or (ap_const_logic_0 = AOV_3_c_full_n) or (ap_const_logic_0 = AOV_2_c_full_n) or (ap_const_logic_0 = AOV_1_c_full_n) or (ap_const_logic_0 = AOV_c_full_n) or (ap_const_logic_0 = AOV_7_c_full_n) or (ap_const_logic_0 = AOV_6_c_full_n) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state1_ignore_call27_assign_proc : process(ap_start, ap_done_reg, AOV_c_full_n, AOV_1_c_full_n, AOV_2_c_full_n, AOV_3_c_full_n, AOV_4_c_full_n, AOV_5_c_full_n, AOV_6_c_full_n, AOV_7_c_full_n)
    begin
                ap_block_state1_ignore_call27 <= ((ap_start = ap_const_logic_0) or (ap_const_logic_0 = AOV_5_c_full_n) or (ap_const_logic_0 = AOV_4_c_full_n) or (ap_const_logic_0 = AOV_3_c_full_n) or (ap_const_logic_0 = AOV_2_c_full_n) or (ap_const_logic_0 = AOV_1_c_full_n) or (ap_const_logic_0 = AOV_c_full_n) or (ap_const_logic_0 = AOV_7_c_full_n) or (ap_const_logic_0 = AOV_6_c_full_n) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_done, ap_predicate_op54_call_state4)
    begin
                ap_block_state4_on_subcall_done <= ((ap_predicate_op54_call_state4 = ap_const_boolean_1) and (grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, targetBlock_reg_425, icmp_ln1073_reg_429, icmp_ln1073_1_reg_440, ap_CS_fsm_state4, ap_block_state4_on_subcall_done, cond_fu_357_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4) and ((targetBlock_reg_425 = ap_const_lv1_0) or ((icmp_ln1073_reg_429 = ap_const_lv1_1) or ((cond_fu_357_p2 = ap_const_lv1_1) or (icmp_ln1073_1_reg_440 = ap_const_lv1_0)))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_phi_ln451_phi_fu_238_p6_assign_proc : process(targetBlock_reg_425, icmp_ln1073_reg_429, icmp_ln1073_1_reg_440, phi_ln451_reg_234, ap_CS_fsm_state4, cond_fu_357_p2)
    begin
        if (((cond_fu_357_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln1073_1_reg_440 = ap_const_lv1_1) and (icmp_ln1073_reg_429 = ap_const_lv1_0) and (targetBlock_reg_425 = ap_const_lv1_1))) then 
            ap_phi_mux_phi_ln451_phi_fu_238_p6 <= ap_const_lv1_0;
        else 
            ap_phi_mux_phi_ln451_phi_fu_238_p6 <= phi_ln451_reg_234;
        end if; 
    end process;


    ap_predicate_op54_call_state4_assign_proc : process(targetBlock_reg_425, icmp_ln1073_reg_429, icmp_ln1073_1_reg_440)
    begin
                ap_predicate_op54_call_state4 <= ((icmp_ln1073_1_reg_440 = ap_const_lv1_1) and (icmp_ln1073_reg_429 = ap_const_lv1_0) and (targetBlock_reg_425 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(targetBlock_reg_425, icmp_ln1073_reg_429, icmp_ln1073_1_reg_440, ap_CS_fsm_state4, ap_block_state4_on_subcall_done, cond_fu_357_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4) and ((targetBlock_reg_425 = ap_const_lv1_0) or ((icmp_ln1073_reg_429 = ap_const_lv1_1) or ((cond_fu_357_p2 = ap_const_lv1_1) or (icmp_ln1073_1_reg_440 = ap_const_lv1_0)))))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_phi_mux_phi_ln451_phi_fu_238_p6;
    cond_fu_357_p2 <= "1" when (grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_return = ap_const_lv2_1) else "0";

    grp_fu_462_ce_assign_proc : process(ap_CS_fsm_state2, grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_ce, grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_ce, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_462_ce <= grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_462_ce <= grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_ce;
        else 
            grp_fu_462_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_462_opcode_assign_proc : process(ap_CS_fsm_state2, grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_opcode, grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_opcode, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_462_opcode <= grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_462_opcode <= grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_opcode;
        else 
            grp_fu_462_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_462_p0_assign_proc : process(ap_CS_fsm_state2, grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_din0, grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_din0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_462_p0 <= grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_462_p0 <= grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_din0;
        else 
            grp_fu_462_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_462_p1_assign_proc : process(ap_CS_fsm_state2, grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_din1, grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_din1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_462_p1 <= grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_grp_fu_462_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_462_p1 <= grp_run_test_Pipeline_is_valid_label2_fu_249_grp_fu_462_p_din1;
        else 
            grp_fu_462_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_start <= grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_ap_start_reg;
    grp_run_test_Pipeline_is_valid_label2_fu_249_ap_start <= grp_run_test_Pipeline_is_valid_label2_fu_249_ap_start_reg;
    icmp_ln1073_1_fu_313_p2 <= "1" when (unsigned(i_1_fu_106) < unsigned(p_read2)) else "0";
    icmp_ln1073_fu_299_p2 <= "1" when (p_read2 = ap_const_lv8_0) else "0";
    regions_2_address0 <= grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_2_address0;
    regions_2_ce0 <= grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_2_ce0;
    regions_3_address0 <= grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_3_address0;
    regions_3_ce0 <= grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_3_ce0;
    regions_4_address0 <= grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_4_address0;
    regions_4_ce0 <= grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_4_ce0;
    regions_address0 <= grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_address0;
    regions_ce0 <= grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269_regions_ce0;
    tmp_3_fu_291_p3 <= (p_read1 & ap_const_lv3_0);
    tmp_8_fu_329_p4 <= i_1_fu_106(7 downto 1);
    tmp_s_fu_348_p3 <= (add_ln59_fu_343_p2 & ap_const_lv3_0);
    trunc_ln1073_fu_324_p1 <= i_1_fu_106(1 - 1 downto 0);
    zext_ln59_fu_339_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_329_p4),9));
end behav;
