

================================================================
== Vitis HLS Report for 'operator_2'
================================================================
* Date:           Tue Feb  8 11:02:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.886 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_p_sum_1_fu_381                               |p_sum_1                               |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393   |operator_2_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403   |operator_2_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417  |operator_2_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     435|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1532|    1570|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     674|    -|
|Register         |        -|     -|     600|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2132|    2679|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417  |operator_2_Pipeline_VITIS_LOOP_104_3  |        0|   0|   166|   162|    0|
    |grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393   |operator_2_Pipeline_VITIS_LOOP_84_1   |        0|   0|    75|   178|    0|
    |grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403   |operator_2_Pipeline_VITIS_LOOP_92_2   |        0|   0|   200|   139|    0|
    |grp_p_sum_1_fu_381                               |p_sum_1                               |        0|   0|  1091|  1091|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|   0|  1532|  1570|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_821_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln117_1_fu_680_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln117_2_fu_693_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln117_fu_634_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln136_1_fu_485_p2   |         +|   0|  0|  13|           6|           2|
    |add_ln136_fu_474_p2     |         +|   0|  0|  13|           6|           1|
    |base_fu_783_p2          |         +|   0|  0|   9|           2|           1|
    |tmp_100_fu_800_p2       |         +|   0|  0|  39|          32|          32|
    |diff_p_1_fu_620_p2      |         -|   0|  0|   9|           1|           2|
    |diff_p_fu_588_p2        |         -|   0|  0|  39|          32|          32|
    |sub_ln61_fu_463_p2      |         -|   0|  0|  13|           6|           6|
    |sub_ln92_fu_778_p2      |         -|   0|  0|  10|           3|           2|
    |and_ln61_3_fu_582_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln61_fu_536_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_739_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_4_fu_815_p2  |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln104_fu_805_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln116_fu_626_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln141_fu_600_p2    |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln144_fu_606_p2    |      icmp|   0|  0|  20|          32|           3|
    |icmp_ln61_10_fu_542_p2  |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln61_12_fu_520_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln61_13_fu_526_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln61_14_fu_564_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln61_15_fu_570_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln61_fu_496_p2     |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln77_4_fu_727_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln77_fu_721_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln92_fu_753_p2     |      icmp|   0|  0|  20|          32|           2|
    |or_ln61_2_fu_576_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln61_fu_532_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_733_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln104_fu_827_p3  |    select|   0|  0|   3|           1|           2|
    |select_ln117_fu_672_p3  |    select|   0|  0|   2|           1|           2|
    |xor_ln100_fu_790_p2     |       xor|   0|  0|   3|           2|           3|
    |xor_ln117_fu_667_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln92_fu_759_p2      |       xor|   0|  0|   2|           2|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 435|         411|         168|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                     | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |agg_result_01_0_reg_273                        |    9|          2|   32|         64|
    |agg_result_01_4_reg_357                        |   26|          5|   32|        160|
    |agg_result_112_2_reg_240                       |    9|          2|   32|         64|
    |agg_result_112_5_reg_219                       |    9|          2|   32|         64|
    |agg_result_112_6_reg_309                       |   37|          7|   32|        224|
    |agg_result_12_2_reg_251                        |    9|          2|   32|         64|
    |agg_result_12_5_reg_334                        |   37|          7|   32|        224|
    |agg_result_1_0_reg_209                         |    9|          2|   32|         64|
    |agg_result_1_3_reg_229                         |    9|          2|   32|         64|
    |agg_result_1_6_reg_284                         |   31|          6|   32|        192|
    |ap_NS_fsm                                      |  152|         33|    1|         33|
    |ap_phi_mux_agg_result_01_4_phi_fu_360_p18      |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_112_6_phi_fu_312_p18     |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_12_5_phi_fu_337_p18      |    9|          2|   32|         64|
    |ap_phi_mux_agg_result_1_6_phi_fu_287_p18       |    9|          2|   32|         64|
    |ap_phi_mux_base_0_lcssa_i_i1720_phi_fu_265_p4  |    9|          2|    2|          4|
    |ap_return_0                                    |    9|          2|   32|         64|
    |ap_return_1                                    |    9|          2|   32|         64|
    |ap_return_2                                    |    9|          2|   32|         64|
    |ap_return_3                                    |    9|          2|   32|         64|
    |base_0_lcssa_i_i1720_reg_261                   |    9|          2|    2|          4|
    |grp_fu_1175_ce                                 |   14|          3|    1|          3|
    |grp_fu_1175_opcode                             |   14|          3|    5|         15|
    |grp_fu_1175_p0                                 |   14|          3|   32|         96|
    |grp_fu_1175_p1                                 |   14|          3|   32|         96|
    |grp_fu_433_ce                                  |    9|          2|    1|          2|
    |grp_fu_433_p0                                  |   14|          3|   32|         96|
    |grp_fu_433_p1                                  |   26|          5|   32|        160|
    |grp_fu_438_ce                                  |    9|          2|    1|          2|
    |grp_fu_438_opcode                              |   14|          3|    5|         15|
    |grp_fu_438_p0                                  |   26|          5|   32|        160|
    |grp_fu_438_p1                                  |   14|          3|   32|         96|
    |this_1_address0                                |   37|          7|    6|         42|
    |this_1_address1                                |   14|          3|    6|         18|
    |this_1_ce0                                     |   14|          3|    1|          3|
    |this_1_ce1                                     |   14|          3|    1|          3|
    +-----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                          |  674|        141|  800|       2544|
    +-----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |agg_result_01_0_reg_273                                       |  32|   0|   32|          0|
    |agg_result_01_4_reg_357                                       |  32|   0|   32|          0|
    |agg_result_112_2_reg_240                                      |  32|   0|   32|          0|
    |agg_result_112_5_reg_219                                      |  32|   0|   32|          0|
    |agg_result_112_6_reg_309                                      |  32|   0|   32|          0|
    |agg_result_12_2_reg_251                                       |  32|   0|   32|          0|
    |agg_result_12_5_reg_334                                       |  32|   0|   32|          0|
    |agg_result_1_0_reg_209                                        |  32|   0|   32|          0|
    |agg_result_1_3_reg_229                                        |  32|   0|   32|          0|
    |agg_result_1_6_reg_284                                        |  32|   0|   32|          0|
    |and_ln61_3_reg_1013                                           |   1|   0|    1|          0|
    |and_ln61_reg_1005                                             |   1|   0|    1|          0|
    |and_ln77_reg_1102                                             |   1|   0|    1|          0|
    |ap_CS_fsm                                                     |  32|   0|   32|          0|
    |ap_return_0_preg                                              |  32|   0|   32|          0|
    |ap_return_1_preg                                              |  32|   0|   32|          0|
    |ap_return_2_preg                                              |  32|   0|   32|          0|
    |ap_return_3_preg                                              |  32|   0|   32|          0|
    |base_0_lcssa_i_i1720_reg_261                                  |   2|   0|    2|          0|
    |diff_p_1_reg_1040                                             |   2|   0|    2|          0|
    |empty_reg_1106                                                |   2|   0|    2|          0|
    |grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417_ap_start_reg  |   1|   0|    1|          0|
    |grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393_ap_start_reg   |   1|   0|    1|          0|
    |grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403_ap_start_reg   |   1|   0|    1|          0|
    |grp_p_sum_1_fu_381_ap_start_reg                               |   1|   0|    1|          0|
    |icmp_ln104_reg_1136                                           |   1|   0|    1|          0|
    |icmp_ln116_reg_1045                                           |   1|   0|    1|          0|
    |icmp_ln141_reg_1028                                           |   1|   0|    1|          0|
    |icmp_ln144_reg_1032                                           |   1|   0|    1|          0|
    |icmp_ln61_10_reg_1009                                         |   1|   0|    1|          0|
    |icmp_ln61_12_reg_995                                          |   1|   0|    1|          0|
    |icmp_ln61_13_reg_1000                                         |   1|   0|    1|          0|
    |icmp_ln61_reg_991                                             |   1|   0|    1|          0|
    |icmp_ln92_reg_1112                                            |   1|   0|    1|          0|
    |reg_445                                                       |  32|   0|   32|          0|
    |select_ln104_reg_1140                                         |   3|   0|    3|          0|
    |sub_ln61_reg_968                                              |   6|   0|    6|          0|
    |this_1_addr_3_reg_981                                         |   6|   0|    6|          0|
    |this_1_addr_4_reg_986                                         |   6|   0|    6|          0|
    |this_1_addr_reg_975                                           |   6|   0|    6|          0|
    |tmp_94_reg_1093                                               |  32|   0|   32|          0|
    |tmp_98_reg_1074                                               |   1|   0|    1|          0|
    |tmp_reg_1036                                                  |   1|   0|    1|          0|
    |trunc_ln138_1_reg_1022                                        |   1|   0|    1|          0|
    |trunc_ln138_reg_1017                                          |   2|   0|    2|          0|
    |xor_ln92_reg_1116                                             |   2|   0|    2|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 600|   0|  600|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|    operator+.2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    operator+.2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    operator+.2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    operator+.2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    operator+.2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    operator+.2|  return value|
|ap_return_0            |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|ap_return_1            |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|ap_return_2            |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|ap_return_3            |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_4235_p_din0     |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_4235_p_din1     |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_4235_p_opcode   |  out|    5|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_4235_p_dout0    |   in|    1|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_4235_p_ce       |  out|    1|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12725_p_din0    |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12725_p_din1    |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12725_p_opcode  |  out|    2|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12725_p_dout0   |   in|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12725_p_ce      |  out|    1|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12733_p_din0    |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12733_p_din1    |  out|   32|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12733_p_opcode  |  out|    5|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12733_p_dout0   |   in|    1|  ap_ctrl_hs|    operator+.2|  return value|
|grp_fu_12733_p_ce      |  out|    1|  ap_ctrl_hs|    operator+.2|  return value|
|this_p_read            |   in|   32|     ap_none|    this_p_read|        scalar|
|this_1_address0        |  out|    6|   ap_memory|         this_1|         array|
|this_1_ce0             |  out|    1|   ap_memory|         this_1|         array|
|this_1_q0              |   in|   32|   ap_memory|         this_1|         array|
|this_1_address1        |  out|    6|   ap_memory|         this_1|         array|
|this_1_ce1             |  out|    1|   ap_memory|         this_1|         array|
|this_1_q1              |   in|   32|   ap_memory|         this_1|         array|
|this_1_address2        |  out|    6|   ap_memory|         this_1|         array|
|this_1_ce2             |  out|    1|   ap_memory|         this_1|         array|
|this_1_q2              |   in|   32|   ap_memory|         this_1|         array|
|this_1_offset          |   in|    4|     ap_none|  this_1_offset|        scalar|
|b_p_read               |   in|   32|     ap_none|       b_p_read|        scalar|
|p_read3                |   in|   32|     ap_none|        p_read3|        scalar|
|p_read14               |   in|   32|     ap_none|       p_read14|        scalar|
|p_read25               |   in|   32|     ap_none|       p_read25|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 28 4 
4 --> 31 29 28 5 7 11 
5 --> 6 
6 --> 28 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 16 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 28 
22 --> 23 28 
23 --> 24 
24 --> 25 26 
25 --> 26 
26 --> 27 28 
27 --> 28 
28 --> 
29 --> 30 
30 --> 28 
31 --> 32 
32 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read25"   --->   Operation 33 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14"   --->   Operation 34 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 35 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%b_p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read"   --->   Operation 36 'read' 'b_p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%this_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %this_1_offset"   --->   Operation 37 'read' 'this_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%this_p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read"   --->   Operation 38 'read' 'this_p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%agg_result_12_3_loc = alloca i64 1"   --->   Operation 39 'alloca' 'agg_result_12_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%agg_result_112_3_loc = alloca i64 1"   --->   Operation 40 'alloca' 'agg_result_112_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%agg_result_1_4_loc = alloca i64 1"   --->   Operation 41 'alloca' 'agg_result_1_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%agg_result_12_0_loc = alloca i64 1"   --->   Operation 42 'alloca' 'agg_result_12_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%agg_result_112_0_loc = alloca i64 1"   --->   Operation 43 'alloca' 'agg_result_112_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%agg_result_1_1_loc = alloca i64 1"   --->   Operation 44 'alloca' 'agg_result_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 45 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %this_1_offset_read" [../src/ban.cpp:61]   --->   Operation 46 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_97 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %this_1_offset_read, i2 0" [../src/ban.cpp:61]   --->   Operation 47 'bitconcatenate' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%sub_ln61 = sub i6 %tmp_97, i6 %zext_ln61" [../src/ban.cpp:61]   --->   Operation 48 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i6 %sub_ln61" [../src/ban.cpp:61]   --->   Operation 49 'zext' 'zext_ln61_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%this_1_addr = getelementptr i32 %this_1, i64 0, i64 %zext_ln61_4" [../src/ban.cpp:61]   --->   Operation 50 'getelementptr' 'this_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.78ns)   --->   "%add_ln136 = add i6 %sub_ln61, i6 1" [../src/ban.cpp:136]   --->   Operation 51 'add' 'add_ln136' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i6 %add_ln136" [../src/ban.cpp:136]   --->   Operation 52 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%this_1_addr_3 = getelementptr i32 %this_1, i64 0, i64 %zext_ln136" [../src/ban.cpp:136]   --->   Operation 53 'getelementptr' 'this_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.78ns)   --->   "%add_ln136_1 = add i6 %sub_ln61, i6 2" [../src/ban.cpp:136]   --->   Operation 54 'add' 'add_ln136_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i6 %add_ln136_1" [../src/ban.cpp:136]   --->   Operation 55 'zext' 'zext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%this_1_addr_4 = getelementptr i32 %this_1, i64 0, i64 %zext_ln136_1" [../src/ban.cpp:136]   --->   Operation 56 'getelementptr' 'this_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %this_p_read_4, i32 0" [../src/ban.cpp:61]   --->   Operation 57 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %._crit_edge, void" [../src/ban.cpp:61]   --->   Operation 58 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%this_1_load = load i6 %this_1_addr" [../src/ban.cpp:61]   --->   Operation 59 'load' 'this_1_load' <Predicate = (icmp_ln61)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%this_1_load = load i6 %this_1_addr" [../src/ban.cpp:61]   --->   Operation 60 'load' 'this_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %this_1_load" [../src/ban.cpp:61]   --->   Operation 61 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 62 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [../src/ban.cpp:61]   --->   Operation 63 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.84ns)   --->   "%icmp_ln61_12 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:61]   --->   Operation 64 'icmp' 'icmp_ln61_12' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.05ns)   --->   "%icmp_ln61_13 = icmp_eq  i23 %trunc_ln61, i23 0" [../src/ban.cpp:61]   --->   Operation 65 'icmp' 'icmp_ln61_13' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [2/2] (2.78ns)   --->   "%tmp_89 = fcmp_oeq  i32 %this_1_load, i32 0" [../src/ban.cpp:61]   --->   Operation 66 'fcmp' 'tmp_89' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_13, i1 %icmp_ln61_12" [../src/ban.cpp:61]   --->   Operation 67 'or' 'or_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/2] (2.78ns)   --->   "%tmp_89 = fcmp_oeq  i32 %this_1_load, i32 0" [../src/ban.cpp:61]   --->   Operation 68 'fcmp' 'tmp_89' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_89" [../src/ban.cpp:61]   --->   Operation 69 'and' 'and_ln61' <Predicate = (icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.67ns)   --->   "%br_ln61 = br i1 %and_ln61, void %._crit_edge, void %_ZN3Ban4_sumERKS_S1_i.33.39.exit" [../src/ban.cpp:61]   --->   Operation 70 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.67>
ST_3 : Operation 71 [1/1] (0.99ns)   --->   "%icmp_ln61_10 = icmp_eq  i32 %b_p_read_5, i32 0" [../src/ban.cpp:61]   --->   Operation 71 'icmp' 'icmp_ln61_10' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_10, void %.critedge, void" [../src/ban.cpp:61]   --->   Operation 72 'br' 'br_ln61' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (2.78ns)   --->   "%tmp_91 = fcmp_oeq  i32 %p_read_15, i32 0" [../src/ban.cpp:61]   --->   Operation 73 'fcmp' 'tmp_91' <Predicate = (!and_ln61 & icmp_ln61_10) | (!icmp_ln61 & icmp_ln61_10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.06>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln61_2 = bitcast i32 %p_read_15" [../src/ban.cpp:61]   --->   Operation 74 'bitcast' 'bitcast_ln61_2' <Predicate = (icmp_ln61_10)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_2, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 75 'partselect' 'tmp_90' <Predicate = (icmp_ln61_10)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = trunc i32 %bitcast_ln61_2" [../src/ban.cpp:61]   --->   Operation 76 'trunc' 'trunc_ln61_2' <Predicate = (icmp_ln61_10)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.84ns)   --->   "%icmp_ln61_14 = icmp_ne  i8 %tmp_90, i8 255" [../src/ban.cpp:61]   --->   Operation 77 'icmp' 'icmp_ln61_14' <Predicate = (icmp_ln61_10)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.05ns)   --->   "%icmp_ln61_15 = icmp_eq  i23 %trunc_ln61_2, i23 0" [../src/ban.cpp:61]   --->   Operation 78 'icmp' 'icmp_ln61_15' <Predicate = (icmp_ln61_10)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_3)   --->   "%or_ln61_2 = or i1 %icmp_ln61_15, i1 %icmp_ln61_14" [../src/ban.cpp:61]   --->   Operation 79 'or' 'or_ln61_2' <Predicate = (icmp_ln61_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (2.78ns)   --->   "%tmp_91 = fcmp_oeq  i32 %p_read_15, i32 0" [../src/ban.cpp:61]   --->   Operation 80 'fcmp' 'tmp_91' <Predicate = (icmp_ln61_10)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_3 = and i1 %or_ln61_2, i1 %tmp_91" [../src/ban.cpp:61]   --->   Operation 81 'and' 'and_ln61_3' <Predicate = (icmp_ln61_10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_3, void %.critedge, void %_ZNK3BaneqEf.12.exit" [../src/ban.cpp:61]   --->   Operation 82 'br' 'br_ln61' <Predicate = (icmp_ln61_10)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.01ns)   --->   "%diff_p = sub i32 %this_p_read_4, i32 %b_p_read_5" [../src/ban.cpp:138]   --->   Operation 83 'sub' 'diff_p' <Predicate = (!and_ln61_3) | (!icmp_ln61_10)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i32 %diff_p" [../src/ban.cpp:138]   --->   Operation 84 'trunc' 'trunc_ln138' <Predicate = (!and_ln61_3) | (!icmp_ln61_10)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln138_1 = trunc i32 %diff_p" [../src/ban.cpp:138]   --->   Operation 85 'trunc' 'trunc_ln138_1' <Predicate = (!and_ln61_3) | (!icmp_ln61_10)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.99ns)   --->   "%icmp_ln141 = icmp_sgt  i32 %diff_p, i32 2" [../src/ban.cpp:141]   --->   Operation 86 'icmp' 'icmp_ln141' <Predicate = (!and_ln61_3) | (!icmp_ln61_10)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void, void" [../src/ban.cpp:141]   --->   Operation 87 'br' 'br_ln141' <Predicate = (!and_ln61_3) | (!icmp_ln61_10)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.99ns)   --->   "%icmp_ln144 = icmp_slt  i32 %diff_p, i32 4294967294" [../src/ban.cpp:144]   --->   Operation 88 'icmp' 'icmp_ln144' <Predicate = (!and_ln61_3 & !icmp_ln141) | (!icmp_ln61_10 & !icmp_ln141)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.67ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void, void %_ZN3Ban4_sumERKS_S1_i.33.39.exit" [../src/ban.cpp:144]   --->   Operation 89 'br' 'br_ln144' <Predicate = (!and_ln61_3 & !icmp_ln141) | (!icmp_ln61_10 & !icmp_ln141)> <Delay = 0.67>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [../src/ban.cpp:148]   --->   Operation 90 'bitselect' 'tmp' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp, void, void" [../src/ban.cpp:148]   --->   Operation 91 'br' 'br_ln148' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.54ns)   --->   "%diff_p_1 = sub i2 0, i2 %trunc_ln138" [../src/ban.cpp:110]   --->   Operation 92 'sub' 'diff_p_1' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.99ns)   --->   "%icmp_ln116 = icmp_eq  i32 %this_p_read_4, i32 %b_p_read_5" [../src/ban.cpp:116]   --->   Operation 93 'icmp' 'icmp_ln116' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %._crit_edge3, void" [../src/ban.cpp:116]   --->   Operation 94 'br' 'br_ln116' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp)> <Delay = 0.42>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i2 %trunc_ln138" [../src/ban.cpp:117]   --->   Operation 95 'sext' 'sext_ln117' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln117 = add i6 %sub_ln61, i6 %sext_ln117" [../src/ban.cpp:117]   --->   Operation 96 'add' 'add_ln117' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i6 %add_ln117" [../src/ban.cpp:117]   --->   Operation 97 'zext' 'zext_ln117' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%this_1_addr_5 = getelementptr i32 %this_1, i64 0, i64 %zext_ln117" [../src/ban.cpp:117]   --->   Operation 98 'getelementptr' 'this_1_addr_5' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116)> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (1.23ns)   --->   "%this_1_load_10 = load i6 %this_1_addr_5" [../src/ban.cpp:117]   --->   Operation 99 'load' 'this_1_load_10' <Predicate = (!and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116) | (!icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 5 <SV = 23> <Delay = 6.43>
ST_5 : Operation 100 [2/2] (6.43ns)   --->   "%call_ret1 = call i128 @_sum.1, i32 %this_p_read_4, i32 %this_1, i4 %this_1_offset_read, i32 %p_read_15, i32 %p_read_14, i32 %p_read, i2 %trunc_ln138" [../src/ban.cpp:151]   --->   Operation 100 'call' 'call_ret1' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 24> <Delay = 0.67>
ST_6 : Operation 101 [1/2] (0.47ns)   --->   "%call_ret1 = call i128 @_sum.1, i32 %this_p_read_4, i32 %this_1, i4 %this_1_offset_read, i32 %p_read_15, i32 %p_read_14, i32 %p_read, i2 %trunc_ln138" [../src/ban.cpp:151]   --->   Operation 101 'call' 'call_ret1' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%c_p = extractvalue i128 %call_ret1" [../src/ban.cpp:151]   --->   Operation 102 'extractvalue' 'c_p' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%agg_result_1_ret = extractvalue i128 %call_ret1" [../src/ban.cpp:151]   --->   Operation 103 'extractvalue' 'agg_result_1_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%agg_result_11_ret = extractvalue i128 %call_ret1" [../src/ban.cpp:151]   --->   Operation 104 'extractvalue' 'agg_result_11_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%agg_result_12_ret = extractvalue i128 %call_ret1" [../src/ban.cpp:151]   --->   Operation 105 'extractvalue' 'agg_result_12_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.67ns)   --->   "%br_ln151 = br void %_ZN3Ban4_sumERKS_S1_i.33.39.exit" [../src/ban.cpp:151]   --->   Operation 106 'br' 'br_ln151' <Predicate = true> <Delay = 0.67>

State 7 <SV = 4> <Delay = 1.23>
ST_7 : Operation 107 [1/2] (1.23ns)   --->   "%this_1_load_10 = load i6 %this_1_addr_5" [../src/ban.cpp:117]   --->   Operation 107 'load' 'this_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 8 <SV = 5> <Delay = 6.43>
ST_8 : Operation 108 [4/4] (6.43ns)   --->   "%tmp_92 = fadd i32 %this_1_load_10, i32 %p_read_15" [../src/ban.cpp:117]   --->   Operation 108 'fadd' 'tmp_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 6.43>
ST_9 : Operation 109 [3/4] (6.43ns)   --->   "%tmp_92 = fadd i32 %this_1_load_10, i32 %p_read_15" [../src/ban.cpp:117]   --->   Operation 109 'fadd' 'tmp_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 6.43>
ST_10 : Operation 110 [2/4] (6.43ns)   --->   "%tmp_92 = fadd i32 %this_1_load_10, i32 %p_read_15" [../src/ban.cpp:117]   --->   Operation 110 'fadd' 'tmp_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 6.86>
ST_11 : Operation 111 [1/4] (6.43ns)   --->   "%tmp_92 = fadd i32 %this_1_load_10, i32 %p_read_15" [../src/ban.cpp:117]   --->   Operation 111 'fadd' 'tmp_92' <Predicate = (icmp_ln116)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge3" [../src/ban.cpp:119]   --->   Operation 112 'br' 'br_ln119' <Predicate = (icmp_ln116)> <Delay = 0.42>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%agg_result_1_0 = phi i32 %tmp_92, void, i32 %p_read_15, void"   --->   Operation 113 'phi' 'agg_result_1_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %diff_p_1, i32 1" [../src/ban.cpp:116]   --->   Operation 114 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.42ns)   --->   "%br_ln116 = br i1 %tmp_98, void, void %._crit_edge4" [../src/ban.cpp:116]   --->   Operation 115 'br' 'br_ln116' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln117_1)   --->   "%xor_ln117 = xor i1 %trunc_ln138_1, i1 1" [../src/ban.cpp:117]   --->   Operation 116 'xor' 'xor_ln117' <Predicate = (!tmp_98)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln117_1)   --->   "%select_ln117 = select i1 %xor_ln117, i6 63, i6 0" [../src/ban.cpp:117]   --->   Operation 117 'select' 'select_ln117' <Predicate = (!tmp_98)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 118 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln117_1 = add i6 %sub_ln61, i6 %select_ln117" [../src/ban.cpp:117]   --->   Operation 118 'add' 'add_ln117_1' <Predicate = (!tmp_98)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i6 %add_ln117_1" [../src/ban.cpp:117]   --->   Operation 119 'zext' 'zext_ln117_1' <Predicate = (!tmp_98)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%this_1_addr_6 = getelementptr i32 %this_1, i64 0, i64 %zext_ln117_1" [../src/ban.cpp:117]   --->   Operation 120 'getelementptr' 'this_1_addr_6' <Predicate = (!tmp_98)> <Delay = 0.00>
ST_11 : Operation 121 [2/2] (1.23ns)   --->   "%this_1_load_11 = load i6 %this_1_addr_6" [../src/ban.cpp:117]   --->   Operation 121 'load' 'this_1_load_11' <Predicate = (!tmp_98)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 12 <SV = 9> <Delay = 1.23>
ST_12 : Operation 122 [1/2] (1.23ns)   --->   "%this_1_load_11 = load i6 %this_1_addr_6" [../src/ban.cpp:117]   --->   Operation 122 'load' 'this_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 13 <SV = 10> <Delay = 6.43>
ST_13 : Operation 123 [4/4] (6.43ns)   --->   "%tmp_93 = fadd i32 %this_1_load_11, i32 %p_read_14" [../src/ban.cpp:117]   --->   Operation 123 'fadd' 'tmp_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 6.43>
ST_14 : Operation 124 [3/4] (6.43ns)   --->   "%tmp_93 = fadd i32 %this_1_load_11, i32 %p_read_14" [../src/ban.cpp:117]   --->   Operation 124 'fadd' 'tmp_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 6.43>
ST_15 : Operation 125 [2/4] (6.43ns)   --->   "%tmp_93 = fadd i32 %this_1_load_11, i32 %p_read_14" [../src/ban.cpp:117]   --->   Operation 125 'fadd' 'tmp_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.43>
ST_16 : Operation 126 [1/4] (6.43ns)   --->   "%tmp_93 = fadd i32 %this_1_load_11, i32 %p_read_14" [../src/ban.cpp:117]   --->   Operation 126 'fadd' 'tmp_93' <Predicate = (!tmp_98)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.42ns)   --->   "%br_ln119 = br void %._crit_edge4" [../src/ban.cpp:119]   --->   Operation 127 'br' 'br_ln119' <Predicate = (!tmp_98)> <Delay = 0.42>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i1 %trunc_ln138_1" [../src/ban.cpp:117]   --->   Operation 128 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.78ns)   --->   "%add_ln117_2 = add i6 %sub_ln61, i6 %zext_ln117_2" [../src/ban.cpp:117]   --->   Operation 129 'add' 'add_ln117_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln117_3 = zext i6 %add_ln117_2" [../src/ban.cpp:117]   --->   Operation 130 'zext' 'zext_ln117_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%this_1_addr_7 = getelementptr i32 %this_1, i64 0, i64 %zext_ln117_3" [../src/ban.cpp:117]   --->   Operation 131 'getelementptr' 'this_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 132 [2/2] (1.23ns)   --->   "%this_1_load_12 = load i6 %this_1_addr_7" [../src/ban.cpp:117]   --->   Operation 132 'load' 'this_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 17 <SV = 14> <Delay = 1.23>
ST_17 : Operation 133 [1/2] (1.23ns)   --->   "%this_1_load_12 = load i6 %this_1_addr_7" [../src/ban.cpp:117]   --->   Operation 133 'load' 'this_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 18 <SV = 15> <Delay = 6.43>
ST_18 : Operation 134 [4/4] (6.43ns)   --->   "%tmp_94 = fadd i32 %this_1_load_12, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 134 'fadd' 'tmp_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 6.43>
ST_19 : Operation 135 [3/4] (6.43ns)   --->   "%tmp_94 = fadd i32 %this_1_load_12, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 135 'fadd' 'tmp_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 6.43>
ST_20 : Operation 136 [2/4] (6.43ns)   --->   "%tmp_94 = fadd i32 %this_1_load_12, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 136 'fadd' 'tmp_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 6.43>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%agg_result_112_5 = phi i32 %tmp_93, void, i32 %p_read_14, void %._crit_edge3"   --->   Operation 137 'phi' 'agg_result_112_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [1/4] (6.43ns)   --->   "%tmp_94 = fadd i32 %this_1_load_12, i32 %p_read" [../src/ban.cpp:117]   --->   Operation 138 'fadd' 'tmp_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [1/1] (0.67ns)   --->   "%br_ln122 = br i1 %icmp_ln116, void %_ZN3Ban4_sumERKS_S1_i.33.39.exit, void" [../src/ban.cpp:122]   --->   Operation 139 'br' 'br_ln122' <Predicate = true> <Delay = 0.67>
ST_21 : Operation 140 [2/2] (2.78ns)   --->   "%tmp_96 = fcmp_oeq  i32 %agg_result_1_0, i32 0" [../src/ban.cpp:77]   --->   Operation 140 'fcmp' 'tmp_96' <Predicate = (icmp_ln116)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 3.74>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_1_0" [../src/ban.cpp:77]   --->   Operation 141 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 142 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 143 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_95, i8 255" [../src/ban.cpp:77]   --->   Operation 144 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 145 [1/1] (1.05ns)   --->   "%icmp_ln77_4 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 145 'icmp' 'icmp_ln77_4' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_4, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 146 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [1/2] (2.78ns)   --->   "%tmp_96 = fcmp_oeq  i32 %agg_result_1_0, i32 0" [../src/ban.cpp:77]   --->   Operation 147 'fcmp' 'tmp_96' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 148 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_96" [../src/ban.cpp:77]   --->   Operation 148 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.67ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZN3Ban4_sumERKS_S1_i.33.39.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 149 'br' 'br_ln77' <Predicate = true> <Delay = 0.67>
ST_22 : Operation 150 [2/2] (0.00ns)   --->   "%call_ln117 = call void @operator+.2_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_94, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 150 'call' 'call_ln117' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 20> <Delay = 0.44>
ST_23 : Operation 151 [1/2] (0.44ns)   --->   "%call_ln117 = call void @operator+.2_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_94, i32 %idx_tmp_loc" [../src/ban.cpp:117]   --->   Operation 151 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 21> <Delay = 1.41>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 152 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "%empty = trunc i32 %idx_tmp_loc_load"   --->   Operation 153 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 154 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 155 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i.i, void %.lr.ph7.i.i" [../src/ban.cpp:92]   --->   Operation 155 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_24 : Operation 156 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty, i2 3" [../src/ban.cpp:92]   --->   Operation 156 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 157 [2/2] (0.42ns)   --->   "%call_ln117 = call void @operator+.2_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_94, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_1_loc, i32 %agg_result_112_0_loc, i32 %agg_result_12_0_loc" [../src/ban.cpp:117]   --->   Operation 157 'call' 'call_ln117' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 22> <Delay = 0.44>
ST_25 : Operation 158 [1/2] (0.44ns)   --->   "%call_ln117 = call void @operator+.2_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_1_0, i32 %agg_result_112_5, i32 %tmp_94, i2 %empty, i2 %xor_ln92, i32 %agg_result_1_1_loc, i32 %agg_result_112_0_loc, i32 %agg_result_12_0_loc" [../src/ban.cpp:117]   --->   Operation 158 'call' 'call_ln117' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 23> <Delay = 3.39>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%agg_result_1_1_loc_load = load i32 %agg_result_1_1_loc"   --->   Operation 159 'load' 'agg_result_1_1_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%agg_result_112_0_loc_load = load i32 %agg_result_112_0_loc"   --->   Operation 160 'load' 'agg_result_112_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%agg_result_12_0_loc_load = load i32 %agg_result_12_0_loc"   --->   Operation 161 'load' 'agg_result_12_0_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty" [../src/ban.cpp:92]   --->   Operation 162 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 163 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 163 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_100)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 164 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp_100)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 165 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 166 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_100 = add i32 %sext_ln100, i32 %b_p_read_5" [../src/ban.cpp:100]   --->   Operation 166 'add' 'tmp_100' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 167 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 167 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 168 [1/1] (0.67ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i.i, void %_ZN3Ban4_sumERKS_S1_i.33.39.exit" [../src/ban.cpp:104]   --->   Operation 168 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.67>
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%agg_result_1_3 = phi i32 %agg_result_1_0, void %.preheader.preheader, i32 %agg_result_1_1_loc_load, void %.lr.ph7.i.i" [../src/ban.cpp:117]   --->   Operation 169 'phi' 'agg_result_1_3' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%agg_result_112_2 = phi i32 %agg_result_112_5, void %.preheader.preheader, i32 %agg_result_112_0_loc_load, void %.lr.ph7.i.i" [../src/ban.cpp:117]   --->   Operation 170 'phi' 'agg_result_112_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%agg_result_12_2 = phi i32 %tmp_94, void %.preheader.preheader, i32 %agg_result_12_0_loc_load, void %.lr.ph7.i.i"   --->   Operation 171 'phi' 'agg_result_12_2' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%base_0_lcssa_i_i1720 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i.i"   --->   Operation 172 'phi' 'base_0_lcssa_i_i1720' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i_i1720" [../src/ban.cpp:104]   --->   Operation 173 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (0.44ns)   --->   "%icmp_ln104_4 = icmp_ne  i2 %base_0_lcssa_i_i1720, i2 3" [../src/ban.cpp:104]   --->   Operation 174 'icmp' 'icmp_ln104_4' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 175 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 175 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 176 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_4, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 176 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 177 [2/2] (0.42ns)   --->   "%call_ln117 = call void @operator+.2_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_3, i32 %agg_result_112_2, i32 %agg_result_12_2, i2 %base_0_lcssa_i_i1720, i3 %select_ln104, i32 %agg_result_1_4_loc, i32 %agg_result_112_3_loc, i32 %agg_result_12_3_loc" [../src/ban.cpp:117]   --->   Operation 177 'call' 'call_ln117' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 24> <Delay = 1.13>
ST_27 : Operation 178 [1/2] (1.13ns)   --->   "%call_ln117 = call void @operator+.2_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_1_3, i32 %agg_result_112_2, i32 %agg_result_12_2, i2 %base_0_lcssa_i_i1720, i3 %select_ln104, i32 %agg_result_1_4_loc, i32 %agg_result_112_3_loc, i32 %agg_result_12_3_loc" [../src/ban.cpp:117]   --->   Operation 178 'call' 'call_ln117' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 25> <Delay = 0.67>
ST_28 : Operation 179 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 0, void %.preheader.preheader, i32 %tmp_100, void %.lr.ph7.i.i"   --->   Operation 179 'phi' 'agg_result_01_0' <Predicate = (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "%agg_result_1_4_loc_load = load i32 %agg_result_1_4_loc"   --->   Operation 180 'load' 'agg_result_1_4_loc_load' <Predicate = (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%agg_result_112_3_loc_load = load i32 %agg_result_112_3_loc"   --->   Operation 181 'load' 'agg_result_112_3_loc_load' <Predicate = (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "%agg_result_12_3_loc_load = load i32 %agg_result_12_3_loc"   --->   Operation 182 'load' 'agg_result_12_3_loc_load' <Predicate = (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_28 : Operation 183 [1/1] (0.67ns)   --->   "%br_ln0 = br void %_ZN3Ban4_sumERKS_S1_i.33.39.exit"   --->   Operation 183 'br' 'br_ln0' <Predicate = (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!and_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !and_ln61_3 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln104) | (!icmp_ln61 & !icmp_ln61_10 & !icmp_ln141 & !icmp_ln144 & tmp & icmp_ln116 & and_ln77 & !icmp_ln92)> <Delay = 0.67>
ST_28 : Operation 184 [1/1] (0.00ns)   --->   "%agg_result_1_6 = phi i32 %this_1_load_7, void, i32 %agg_result_1_ret, void, i32 %this_1_load_4, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_1_4_loc_load, void %.lr.ph.i.i, i32 %p_read_15, void, i32 %p_read_15, void, i32 %agg_result_1_0, void, i32 %agg_result_1_1_loc_load, void %.lr.ph7.i.i, i32 %agg_result_1_0, void %._crit_edge4" [../src/ban.cpp:142]   --->   Operation 184 'phi' 'agg_result_1_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%agg_result_112_6 = phi i32 %this_1_load_8, void, i32 %agg_result_11_ret, void, i32 %this_1_load_5, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_112_3_loc_load, void %.lr.ph.i.i, i32 %p_read_14, void, i32 %p_read_14, void, i32 %agg_result_112_5, void, i32 %agg_result_112_0_loc_load, void %.lr.ph7.i.i, i32 %agg_result_112_5, void %._crit_edge4" [../src/ban.cpp:142]   --->   Operation 185 'phi' 'agg_result_112_6' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%agg_result_12_5 = phi i32 %this_1_load_9, void, i32 %agg_result_12_ret, void, i32 %this_1_load_6, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_12_3_loc_load, void %.lr.ph.i.i, i32 %p_read, void, i32 %p_read, void, i32 %tmp_94, void, i32 %agg_result_12_0_loc_load, void %.lr.ph7.i.i, i32 %tmp_94, void %._crit_edge4"   --->   Operation 186 'phi' 'agg_result_12_5' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "%agg_result_01_4 = phi i32 %this_p_read_4, void, i32 %c_p, void, i32 %this_p_read_4, void %_ZNK3BaneqEf.12.exit, i32 %agg_result_01_0, void %.lr.ph.i.i, i32 %b_p_read_5, void, i32 %b_p_read_5, void, i32 %b_p_read_5, void, i32 %tmp_100, void %.lr.ph7.i.i, i32 %b_p_read_5, void %._crit_edge4"   --->   Operation 187 'phi' 'agg_result_01_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 188 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_4" [../src/ban.cpp:152]   --->   Operation 188 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 189 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_6" [../src/ban.cpp:152]   --->   Operation 189 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_112_6" [../src/ban.cpp:152]   --->   Operation 190 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 191 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_12_5" [../src/ban.cpp:152]   --->   Operation 191 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln152 = ret i128 %mrv_3" [../src/ban.cpp:152]   --->   Operation 192 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>

State 29 <SV = 23> <Delay = 1.23>
ST_29 : Operation 193 [2/2] (1.23ns)   --->   "%this_1_load_7 = load i6 %this_1_addr" [../src/ban.cpp:142]   --->   Operation 193 'load' 'this_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_29 : Operation 194 [2/2] (1.23ns)   --->   "%this_1_load_8 = load i6 %this_1_addr_3" [../src/ban.cpp:142]   --->   Operation 194 'load' 'this_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_29 : Operation 195 [2/2] (1.23ns)   --->   "%this_1_load_9 = load i6 %this_1_addr_4" [../src/ban.cpp:142]   --->   Operation 195 'load' 'this_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 30 <SV = 24> <Delay = 1.23>
ST_30 : Operation 196 [1/2] (1.23ns)   --->   "%this_1_load_7 = load i6 %this_1_addr" [../src/ban.cpp:142]   --->   Operation 196 'load' 'this_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_30 : Operation 197 [1/2] (1.23ns)   --->   "%this_1_load_8 = load i6 %this_1_addr_3" [../src/ban.cpp:142]   --->   Operation 197 'load' 'this_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_30 : Operation 198 [1/2] (1.23ns)   --->   "%this_1_load_9 = load i6 %this_1_addr_4" [../src/ban.cpp:142]   --->   Operation 198 'load' 'this_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_30 : Operation 199 [1/1] (0.67ns)   --->   "%br_ln142 = br void %_ZN3Ban4_sumERKS_S1_i.33.39.exit" [../src/ban.cpp:142]   --->   Operation 199 'br' 'br_ln142' <Predicate = true> <Delay = 0.67>

State 31 <SV = 23> <Delay = 1.23>
ST_31 : Operation 200 [2/2] (1.23ns)   --->   "%this_1_load_4 = load i6 %this_1_addr" [../src/ban.cpp:136]   --->   Operation 200 'load' 'this_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_31 : Operation 201 [2/2] (1.23ns)   --->   "%this_1_load_5 = load i6 %this_1_addr_3" [../src/ban.cpp:136]   --->   Operation 201 'load' 'this_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_31 : Operation 202 [2/2] (1.23ns)   --->   "%this_1_load_6 = load i6 %this_1_addr_4" [../src/ban.cpp:136]   --->   Operation 202 'load' 'this_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 32 <SV = 24> <Delay = 1.23>
ST_32 : Operation 203 [1/2] (1.23ns)   --->   "%this_1_load_4 = load i6 %this_1_addr" [../src/ban.cpp:136]   --->   Operation 203 'load' 'this_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_32 : Operation 204 [1/2] (1.23ns)   --->   "%this_1_load_5 = load i6 %this_1_addr_3" [../src/ban.cpp:136]   --->   Operation 204 'load' 'this_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_32 : Operation 205 [1/2] (1.23ns)   --->   "%this_1_load_6 = load i6 %this_1_addr_4" [../src/ban.cpp:136]   --->   Operation 205 'load' 'this_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_32 : Operation 206 [1/1] (0.67ns)   --->   "%br_ln136 = br void %_ZN3Ban4_sumERKS_S1_i.33.39.exit" [../src/ban.cpp:136]   --->   Operation 206 'br' 'br_ln136' <Predicate = true> <Delay = 0.67>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11133333333333333]; IO mode=ap_memory:ce=0
Port [ this_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read                    (read          ) [ 001111111111111111111111111111111]
p_read_14                 (read          ) [ 001111111111111111111111111111111]
p_read_15                 (read          ) [ 001111111111111111111111111111111]
b_p_read_5                (read          ) [ 001111111111111111111111111111111]
this_1_offset_read        (read          ) [ 001111100000000000000000000000000]
this_p_read_4             (read          ) [ 001111111111111111111111111111111]
agg_result_12_3_loc       (alloca        ) [ 001111111111111111111111111111111]
agg_result_112_3_loc      (alloca        ) [ 001111111111111111111111111111111]
agg_result_1_4_loc        (alloca        ) [ 001111111111111111111111111111111]
agg_result_12_0_loc       (alloca        ) [ 001110011111111111111111111000000]
agg_result_112_0_loc      (alloca        ) [ 001110011111111111111111111000000]
agg_result_1_1_loc        (alloca        ) [ 001110011111111111111111111000000]
idx_tmp_loc               (alloca        ) [ 001110011111111111111111100000000]
zext_ln61                 (zext          ) [ 000000000000000000000000000000000]
tmp_97                    (bitconcatenate) [ 000000000000000000000000000000000]
sub_ln61                  (sub           ) [ 001110011111111110000000000000000]
zext_ln61_4               (zext          ) [ 000000000000000000000000000000000]
this_1_addr               (getelementptr ) [ 001110000000000000000000000001111]
add_ln136                 (add           ) [ 000000000000000000000000000000000]
zext_ln136                (zext          ) [ 000000000000000000000000000000000]
this_1_addr_3             (getelementptr ) [ 001110000000000000000000000001111]
add_ln136_1               (add           ) [ 000000000000000000000000000000000]
zext_ln136_1              (zext          ) [ 000000000000000000000000000000000]
this_1_addr_4             (getelementptr ) [ 001110000000000000000000000001111]
icmp_ln61                 (icmp          ) [ 011111111111111111111111111111111]
br_ln61                   (br            ) [ 000000000000000000000000000000000]
this_1_load               (load          ) [ 000100000000000000000000000000000]
bitcast_ln61              (bitcast       ) [ 000000000000000000000000000000000]
tmp_s                     (partselect    ) [ 000000000000000000000000000000000]
trunc_ln61                (trunc         ) [ 000000000000000000000000000000000]
icmp_ln61_12              (icmp          ) [ 000100000000000000000000000000000]
icmp_ln61_13              (icmp          ) [ 000100000000000000000000000000000]
or_ln61                   (or            ) [ 000000000000000000000000000000000]
tmp_89                    (fcmp          ) [ 000000000000000000000000000000000]
and_ln61                  (and           ) [ 000111111111111111111111111111111]
br_ln61                   (br            ) [ 000111111111111111111111111111111]
icmp_ln61_10              (icmp          ) [ 000111111111111111111111111111111]
br_ln61                   (br            ) [ 000000000000000000000000000000000]
bitcast_ln61_2            (bitcast       ) [ 000000000000000000000000000000000]
tmp_90                    (partselect    ) [ 000000000000000000000000000000000]
trunc_ln61_2              (trunc         ) [ 000000000000000000000000000000000]
icmp_ln61_14              (icmp          ) [ 000000000000000000000000000000000]
icmp_ln61_15              (icmp          ) [ 000000000000000000000000000000000]
or_ln61_2                 (or            ) [ 000000000000000000000000000000000]
tmp_91                    (fcmp          ) [ 000000000000000000000000000000000]
and_ln61_3                (and           ) [ 000011111111111111111111111111111]
br_ln61                   (br            ) [ 000000000000000000000000000000000]
diff_p                    (sub           ) [ 000000000000000000000000000000000]
trunc_ln138               (trunc         ) [ 000001100000000000000000000000000]
trunc_ln138_1             (trunc         ) [ 000000011111111110000000000000000]
icmp_ln141                (icmp          ) [ 000011111111111111111111111111111]
br_ln141                  (br            ) [ 000000000000000000000000000000000]
icmp_ln144                (icmp          ) [ 000011111111111111111111111111111]
br_ln144                  (br            ) [ 000111111111111111111111111111111]
tmp                       (bitselect     ) [ 000011111111111111111111111111111]
br_ln148                  (br            ) [ 000000000000000000000000000000000]
diff_p_1                  (sub           ) [ 000000011111000000000000000000000]
icmp_ln116                (icmp          ) [ 000011111111111111111111111111111]
br_ln116                  (br            ) [ 000010011111000000000000000000000]
sext_ln117                (sext          ) [ 000000000000000000000000000000000]
add_ln117                 (add           ) [ 000000000000000000000000000000000]
zext_ln117                (zext          ) [ 000000000000000000000000000000000]
this_1_addr_5             (getelementptr ) [ 000000010000000000000000000000000]
call_ret1                 (call          ) [ 000000000000000000000000000000000]
c_p                       (extractvalue  ) [ 000110100000000000000110001010101]
agg_result_1_ret          (extractvalue  ) [ 000110100000000000000110001010101]
agg_result_11_ret         (extractvalue  ) [ 000110100000000000000110001010101]
agg_result_12_ret         (extractvalue  ) [ 000110100000000000000110001010101]
br_ln151                  (br            ) [ 000110100000000000000110001010101]
this_1_load_10            (load          ) [ 000000001111000000000000000000000]
tmp_92                    (fadd          ) [ 000000000000000000000000000000000]
br_ln119                  (br            ) [ 000000000000000000000000000000000]
agg_result_1_0            (phi           ) [ 000111111111111111111111111111111]
tmp_98                    (bitselect     ) [ 000000000001111110000000000000000]
br_ln116                  (br            ) [ 000000000001111111111100000000000]
xor_ln117                 (xor           ) [ 000000000000000000000000000000000]
select_ln117              (select        ) [ 000000000000000000000000000000000]
add_ln117_1               (add           ) [ 000000000000000000000000000000000]
zext_ln117_1              (zext          ) [ 000000000000000000000000000000000]
this_1_addr_6             (getelementptr ) [ 000000000000100000000000000000000]
this_1_load_11            (load          ) [ 000000000000011110000000000000000]
tmp_93                    (fadd          ) [ 000000000001000011111100000000000]
br_ln119                  (br            ) [ 000000000001000011111100000000000]
zext_ln117_2              (zext          ) [ 000000000000000000000000000000000]
add_ln117_2               (add           ) [ 000000000000000000000000000000000]
zext_ln117_3              (zext          ) [ 000000000000000000000000000000000]
this_1_addr_7             (getelementptr ) [ 000000000000000001000000000000000]
this_1_load_12            (load          ) [ 000000000000000000111100000000000]
agg_result_112_5          (phi           ) [ 000110100000000001111111111110101]
tmp_94                    (fadd          ) [ 000110100000000000000111111110101]
br_ln122                  (br            ) [ 000110100000000000000111111110101]
bitcast_ln77              (bitcast       ) [ 000000000000000000000000000000000]
tmp_95                    (partselect    ) [ 000000000000000000000000000000000]
trunc_ln77                (trunc         ) [ 000000000000000000000000000000000]
icmp_ln77                 (icmp          ) [ 000000000000000000000000000000000]
icmp_ln77_4               (icmp          ) [ 000000000000000000000000000000000]
or_ln77                   (or            ) [ 000000000000000000000000000000000]
tmp_96                    (fcmp          ) [ 000000000000000000000000000000000]
and_ln77                  (and           ) [ 000000000000000000000011111110000]
br_ln77                   (br            ) [ 000110100000000000000111111110101]
call_ln117                (call          ) [ 000000000000000000000000000000000]
idx_tmp_loc_load          (load          ) [ 000000000000000000000000000000000]
empty                     (trunc         ) [ 000000000000000000000000011000000]
icmp_ln92                 (icmp          ) [ 000000000000000000000000111110000]
br_ln92                   (br            ) [ 000000000000000000000000111110000]
xor_ln92                  (xor           ) [ 000000000000000000000000010000000]
call_ln117                (call          ) [ 000000000000000000000000000000000]
agg_result_1_1_loc_load   (load          ) [ 000110100000000000000110001110101]
agg_result_112_0_loc_load (load          ) [ 000110100000000000000110001110101]
agg_result_12_0_loc_load  (load          ) [ 000110100000000000000110001110101]
sub_ln92                  (sub           ) [ 000000000000000000000000000000000]
base                      (add           ) [ 000000000000000000000000000000000]
xor_ln100                 (xor           ) [ 000000000000000000000000000000000]
sext_ln100                (sext          ) [ 000000000000000000000000000000000]
tmp_100                   (add           ) [ 000110100000000000000110101110101]
icmp_ln104                (icmp          ) [ 000000000000000000000000001110000]
br_ln104                  (br            ) [ 000110100000000000000110101110101]
agg_result_1_3            (phi           ) [ 000000000000000000000000011100000]
agg_result_112_2          (phi           ) [ 000000000000000000000000011100000]
agg_result_12_2           (phi           ) [ 000000000000000000000000011100000]
base_0_lcssa_i_i1720      (phi           ) [ 000000000000000000000000011100000]
zext_ln104                (zext          ) [ 000000000000000000000000000000000]
icmp_ln104_4              (icmp          ) [ 000000000000000000000000000000000]
add_ln104                 (add           ) [ 000000000000000000000000000000000]
select_ln104              (select        ) [ 000000000000000000000000000100000]
call_ln117                (call          ) [ 000000000000000000000000000000000]
agg_result_01_0           (phi           ) [ 000000000000000000000000000010000]
agg_result_1_4_loc_load   (load          ) [ 000000000000000000000000000000000]
agg_result_112_3_loc_load (load          ) [ 000000000000000000000000000000000]
agg_result_12_3_loc_load  (load          ) [ 000000000000000000000000000000000]
br_ln0                    (br            ) [ 000000000000000000000000000000000]
agg_result_1_6            (phi           ) [ 000000000000000000000000000010000]
agg_result_112_6          (phi           ) [ 000000000000000000000000000010000]
agg_result_12_5           (phi           ) [ 000000000000000000000000000010000]
agg_result_01_4           (phi           ) [ 000000000000000000000000000010000]
mrv                       (insertvalue   ) [ 000000000000000000000000000000000]
mrv_1                     (insertvalue   ) [ 000000000000000000000000000000000]
mrv_2                     (insertvalue   ) [ 000000000000000000000000000000000]
mrv_3                     (insertvalue   ) [ 000000000000000000000000000000000]
ret_ln152                 (ret           ) [ 000000000000000000000000000000000]
this_1_load_7             (load          ) [ 000110100000000000000110001010101]
this_1_load_8             (load          ) [ 000110100000000000000110001010101]
this_1_load_9             (load          ) [ 000110100000000000000110001010101]
br_ln142                  (br            ) [ 000110100000000000000110001010101]
this_1_load_4             (load          ) [ 000110100000000000000110001010101]
this_1_load_5             (load          ) [ 000110100000000000000110001010101]
this_1_load_6             (load          ) [ 000110100000000000000110001010101]
br_ln136                  (br            ) [ 000110100000000000000110001010101]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1"/><MemPortTyVec>1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_1_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read14">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read25">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_sum.1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.2_Pipeline_VITIS_LOOP_84_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.2_Pipeline_VITIS_LOOP_92_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator+.2_Pipeline_VITIS_LOOP_104_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="agg_result_12_3_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_12_3_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="agg_result_112_3_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_112_3_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="agg_result_1_4_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_1_4_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="agg_result_12_0_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_12_0_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="agg_result_112_0_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_112_0_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="agg_result_1_1_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_1_1_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="idx_tmp_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_14_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_15_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="b_p_read_5_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_p_read_5/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="this_1_offset_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_1_offset_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="this_p_read_4_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p_read_4/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="this_1_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_1_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="this_1_addr_3_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="6" slack="0"/>
<pin id="161" dir="1" index="3" bw="6" slack="23"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_1_addr_3/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="this_1_addr_4_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="1" index="3" bw="6" slack="23"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_1_addr_4/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="23"/>
<pin id="201" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="202" dir="0" index="5" bw="32" slack="23"/>
<pin id="203" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="8" bw="6" slack="2147483647"/>
<pin id="206" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
<pin id="204" dir="1" index="7" bw="32" slack="1"/>
<pin id="208" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_1_load/1 this_1_load_10/4 this_1_load_11/11 this_1_load_12/16 this_1_load_7/29 this_1_load_8/29 this_1_load_9/29 this_1_load_4/31 this_1_load_5/31 this_1_load_6/31 "/>
</bind>
</comp>

<comp id="177" class="1004" name="this_1_addr_5_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_1_addr_5/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="this_1_addr_6_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_1_addr_6/11 "/>
</bind>
</comp>

<comp id="193" class="1004" name="this_1_addr_7_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="6" slack="0"/>
<pin id="197" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="this_1_addr_7/16 "/>
</bind>
</comp>

<comp id="209" class="1005" name="agg_result_1_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="10"/>
<pin id="211" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="agg_result_1_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="agg_result_1_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="32" slack="8"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_0/11 "/>
</bind>
</comp>

<comp id="219" class="1005" name="agg_result_112_5_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_112_5 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="agg_result_112_5_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="5"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="32" slack="18"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_112_5/21 "/>
</bind>
</comp>

<comp id="229" class="1005" name="agg_result_1_3_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_3 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="agg_result_1_3_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="15"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_3/26 "/>
</bind>
</comp>

<comp id="240" class="1005" name="agg_result_112_2_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_112_2 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="agg_result_112_2_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="5"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_112_2/26 "/>
</bind>
</comp>

<comp id="251" class="1005" name="agg_result_12_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_12_2 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="agg_result_12_2_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="5"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="32" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_12_2/26 "/>
</bind>
</comp>

<comp id="261" class="1005" name="base_0_lcssa_i_i1720_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="1"/>
<pin id="263" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="base_0_lcssa_i_i1720 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="base_0_lcssa_i_i1720_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="2"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="2" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_0_lcssa_i_i1720/26 "/>
</bind>
</comp>

<comp id="273" class="1005" name="agg_result_01_0_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="4"/>
<pin id="275" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_01_0 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="agg_result_01_0_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="4"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="32" slack="2"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_01_0/28 "/>
</bind>
</comp>

<comp id="284" class="1005" name="agg_result_1_6_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_6 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="agg_result_1_6_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="32" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="4" bw="32" slack="1"/>
<pin id="293" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="6" bw="32" slack="0"/>
<pin id="295" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="8" bw="32" slack="25"/>
<pin id="297" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="10" bw="32" slack="25"/>
<pin id="299" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="12" bw="32" slack="17"/>
<pin id="301" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="16" bw="32" slack="17"/>
<pin id="305" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_6/28 "/>
</bind>
</comp>

<comp id="309" class="1005" name="agg_result_112_6_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="311" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_112_6 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="agg_result_112_6_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="32" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="4" bw="32" slack="1"/>
<pin id="318" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="6" bw="32" slack="0"/>
<pin id="320" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="8" bw="32" slack="25"/>
<pin id="322" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="10" bw="32" slack="25"/>
<pin id="324" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="12" bw="32" slack="7"/>
<pin id="326" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="16" bw="32" slack="7"/>
<pin id="330" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_112_6/28 "/>
</bind>
</comp>

<comp id="334" class="1005" name="agg_result_12_5_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="336" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_12_5 (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="agg_result_12_5_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="32" slack="1"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="4" bw="32" slack="1"/>
<pin id="343" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="6" bw="32" slack="0"/>
<pin id="345" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="8" bw="32" slack="25"/>
<pin id="347" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="10" bw="32" slack="25"/>
<pin id="349" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="12" bw="32" slack="7"/>
<pin id="351" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="16" bw="32" slack="7"/>
<pin id="355" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_12_5/28 "/>
</bind>
</comp>

<comp id="357" class="1005" name="agg_result_01_4_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="359" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_01_4 (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="agg_result_01_4_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="25"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="32" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="4" bw="32" slack="25"/>
<pin id="366" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="6" bw="32" slack="0"/>
<pin id="368" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="8" bw="32" slack="25"/>
<pin id="370" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="10" bw="32" slack="25"/>
<pin id="372" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="12" bw="32" slack="25"/>
<pin id="374" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="14" bw="32" slack="2"/>
<pin id="376" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="16" bw="32" slack="25"/>
<pin id="378" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_01_4/28 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_p_sum_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="128" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="23"/>
<pin id="384" dir="0" index="2" bw="32" slack="0"/>
<pin id="385" dir="0" index="3" bw="4" slack="23"/>
<pin id="386" dir="0" index="4" bw="32" slack="23"/>
<pin id="387" dir="0" index="5" bw="32" slack="23"/>
<pin id="388" dir="0" index="6" bw="32" slack="23"/>
<pin id="389" dir="0" index="7" bw="2" slack="20"/>
<pin id="390" dir="1" index="8" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="0" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="11"/>
<pin id="396" dir="0" index="2" bw="32" slack="1"/>
<pin id="397" dir="0" index="3" bw="32" slack="1"/>
<pin id="398" dir="0" index="4" bw="32" slack="19"/>
<pin id="399" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/22 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="0" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="13"/>
<pin id="406" dir="0" index="2" bw="32" slack="3"/>
<pin id="407" dir="0" index="3" bw="32" slack="3"/>
<pin id="408" dir="0" index="4" bw="2" slack="0"/>
<pin id="409" dir="0" index="5" bw="2" slack="0"/>
<pin id="410" dir="0" index="6" bw="32" slack="21"/>
<pin id="411" dir="0" index="7" bw="32" slack="21"/>
<pin id="412" dir="0" index="8" bw="32" slack="21"/>
<pin id="413" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/24 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="0" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="0" index="2" bw="32" slack="0"/>
<pin id="421" dir="0" index="3" bw="32" slack="0"/>
<pin id="422" dir="0" index="4" bw="2" slack="0"/>
<pin id="423" dir="0" index="5" bw="3" slack="0"/>
<pin id="424" dir="0" index="6" bw="32" slack="23"/>
<pin id="425" dir="0" index="7" bw="32" slack="23"/>
<pin id="426" dir="0" index="8" bw="32" slack="23"/>
<pin id="427" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/26 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="0" index="1" bw="32" slack="5"/>
<pin id="436" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_92/8 tmp_93/13 tmp_94/18 tmp_229/3 tmp_230/6 tmp_231/10 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_89/2 tmp_91/3 tmp_96/21 tmp_233/12 "/>
</bind>
</comp>

<comp id="445" class="1005" name="reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load this_1_load_10 this_1_load_11 this_1_load_12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln61_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="0"/>
<pin id="453" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_97_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="0" index="1" bw="4" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_97/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sub_ln61_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="0"/>
<pin id="465" dir="0" index="1" bw="4" slack="0"/>
<pin id="466" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln61_4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_4/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln136_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="zext_ln136_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln136_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="0" index="1" bw="3" slack="0"/>
<pin id="488" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_1/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln136_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_1/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln61_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="bitcast_ln61_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_s_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="6" slack="0"/>
<pin id="510" dir="0" index="3" bw="6" slack="0"/>
<pin id="511" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln61_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln61_12_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="0" index="1" bw="8" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_12/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln61_13_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="23" slack="0"/>
<pin id="528" dir="0" index="1" bw="23" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_13/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="or_ln61_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="1" slack="1"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="and_ln61_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln61_10_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="2"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_10/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="bitcast_ln61_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="3"/>
<pin id="549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61_2/4 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_90_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="6" slack="0"/>
<pin id="554" dir="0" index="3" bw="6" slack="0"/>
<pin id="555" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_90/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln61_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61_2/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp_ln61_14_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="8" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_14/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="icmp_ln61_15_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="23" slack="0"/>
<pin id="572" dir="0" index="1" bw="23" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_15/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="or_ln61_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_2/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="and_ln61_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61_3/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="diff_p_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="3"/>
<pin id="590" dir="0" index="1" bw="32" slack="3"/>
<pin id="591" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_p/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln138_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln138/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln138_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln138_1/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln141_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln144_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="0" index="2" bw="6" slack="0"/>
<pin id="616" dir="1" index="3" bw="1" slack="22"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="diff_p_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="2" slack="0"/>
<pin id="623" dir="1" index="2" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_p_1/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln116_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="3"/>
<pin id="628" dir="0" index="1" bw="32" slack="3"/>
<pin id="629" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sext_ln117_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="0"/>
<pin id="632" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln117/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln117_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="6" slack="3"/>
<pin id="636" dir="0" index="1" bw="2" slack="0"/>
<pin id="637" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln117_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="c_p_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="128" slack="0"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="c_p/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="agg_result_1_ret_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="128" slack="0"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_1_ret/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="agg_result_11_ret_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="128" slack="0"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_11_ret/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="agg_result_12_ret_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="128" slack="0"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_12_ret/6 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_98_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="2" slack="5"/>
<pin id="663" dir="0" index="2" bw="1" slack="0"/>
<pin id="664" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_98/11 "/>
</bind>
</comp>

<comp id="667" class="1004" name="xor_ln117_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="5"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln117/11 "/>
</bind>
</comp>

<comp id="672" class="1004" name="select_ln117_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="6" slack="0"/>
<pin id="675" dir="0" index="2" bw="6" slack="0"/>
<pin id="676" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln117/11 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln117_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="8"/>
<pin id="682" dir="0" index="1" bw="6" slack="0"/>
<pin id="683" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_1/11 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln117_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="6" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_1/11 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln117_2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="10"/>
<pin id="692" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_2/16 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln117_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="13"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_2/16 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln117_3_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="6" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_3/16 "/>
</bind>
</comp>

<comp id="703" class="1004" name="bitcast_ln77_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="11"/>
<pin id="705" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/22 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_95_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="0" index="2" bw="6" slack="0"/>
<pin id="711" dir="0" index="3" bw="6" slack="0"/>
<pin id="712" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_95/22 "/>
</bind>
</comp>

<comp id="717" class="1004" name="trunc_ln77_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/22 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln77_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="0" index="1" bw="8" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/22 "/>
</bind>
</comp>

<comp id="727" class="1004" name="icmp_ln77_4_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="23" slack="0"/>
<pin id="729" dir="0" index="1" bw="23" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_4/22 "/>
</bind>
</comp>

<comp id="733" class="1004" name="or_ln77_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/22 "/>
</bind>
</comp>

<comp id="739" class="1004" name="and_ln77_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/22 "/>
</bind>
</comp>

<comp id="745" class="1004" name="idx_tmp_loc_load_load_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="21"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_loc_load/24 "/>
</bind>
</comp>

<comp id="748" class="1004" name="empty_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/24 "/>
</bind>
</comp>

<comp id="753" class="1004" name="icmp_ln92_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/24 "/>
</bind>
</comp>

<comp id="759" class="1004" name="xor_ln92_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="2" slack="0"/>
<pin id="761" dir="0" index="1" bw="2" slack="0"/>
<pin id="762" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/24 "/>
</bind>
</comp>

<comp id="766" class="1004" name="agg_result_1_1_loc_load_load_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="23"/>
<pin id="768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_1_1_loc_load/26 "/>
</bind>
</comp>

<comp id="770" class="1004" name="agg_result_112_0_loc_load_load_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="23"/>
<pin id="772" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_112_0_loc_load/26 "/>
</bind>
</comp>

<comp id="774" class="1004" name="agg_result_12_0_loc_load_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="23"/>
<pin id="776" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_12_0_loc_load/26 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sub_ln92_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="2" slack="0"/>
<pin id="780" dir="0" index="1" bw="2" slack="2"/>
<pin id="781" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/26 "/>
</bind>
</comp>

<comp id="783" class="1004" name="base_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="2" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/26 "/>
</bind>
</comp>

<comp id="790" class="1004" name="xor_ln100_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="2" slack="0"/>
<pin id="792" dir="0" index="1" bw="2" slack="0"/>
<pin id="793" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/26 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sext_ln100_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="2" slack="0"/>
<pin id="798" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/26 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_100_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="2" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="23"/>
<pin id="803" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_100/26 "/>
</bind>
</comp>

<comp id="805" class="1004" name="icmp_ln104_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="2" slack="0"/>
<pin id="807" dir="0" index="1" bw="2" slack="0"/>
<pin id="808" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/26 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln104_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="2" slack="0"/>
<pin id="813" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/26 "/>
</bind>
</comp>

<comp id="815" class="1004" name="icmp_ln104_4_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="2" slack="0"/>
<pin id="817" dir="0" index="1" bw="2" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_4/26 "/>
</bind>
</comp>

<comp id="821" class="1004" name="add_ln104_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="2" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/26 "/>
</bind>
</comp>

<comp id="827" class="1004" name="select_ln104_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="3" slack="0"/>
<pin id="830" dir="0" index="2" bw="3" slack="0"/>
<pin id="831" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/26 "/>
</bind>
</comp>

<comp id="836" class="1004" name="agg_result_1_4_loc_load_load_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="25"/>
<pin id="838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_1_4_loc_load/28 "/>
</bind>
</comp>

<comp id="840" class="1004" name="agg_result_112_3_loc_load_load_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="25"/>
<pin id="842" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_112_3_loc_load/28 "/>
</bind>
</comp>

<comp id="844" class="1004" name="agg_result_12_3_loc_load_load_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="25"/>
<pin id="846" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_12_3_loc_load/28 "/>
</bind>
</comp>

<comp id="848" class="1004" name="mrv_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="128" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/28 "/>
</bind>
</comp>

<comp id="854" class="1004" name="mrv_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="128" slack="0"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/28 "/>
</bind>
</comp>

<comp id="860" class="1004" name="mrv_2_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="128" slack="0"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/28 "/>
</bind>
</comp>

<comp id="866" class="1004" name="mrv_3_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="128" slack="0"/>
<pin id="868" dir="0" index="1" bw="32" slack="0"/>
<pin id="869" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/28 "/>
</bind>
</comp>

<comp id="872" class="1005" name="p_read_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="15"/>
<pin id="874" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="880" class="1005" name="p_read_14_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="10"/>
<pin id="882" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="p_read_14 "/>
</bind>
</comp>

<comp id="889" class="1005" name="p_read_15_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="2"/>
<pin id="891" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read_15 "/>
</bind>
</comp>

<comp id="900" class="1005" name="b_p_read_5_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="2"/>
<pin id="902" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_p_read_5 "/>
</bind>
</comp>

<comp id="912" class="1005" name="this_1_offset_read_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="4" slack="23"/>
<pin id="914" dir="1" index="1" bw="4" slack="23"/>
</pin_list>
<bind>
<opset="this_1_offset_read "/>
</bind>
</comp>

<comp id="917" class="1005" name="this_p_read_4_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="3"/>
<pin id="919" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="this_p_read_4 "/>
</bind>
</comp>

<comp id="926" class="1005" name="agg_result_12_3_loc_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="23"/>
<pin id="928" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="agg_result_12_3_loc "/>
</bind>
</comp>

<comp id="932" class="1005" name="agg_result_112_3_loc_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="23"/>
<pin id="934" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="agg_result_112_3_loc "/>
</bind>
</comp>

<comp id="938" class="1005" name="agg_result_1_4_loc_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="23"/>
<pin id="940" dir="1" index="1" bw="32" slack="23"/>
</pin_list>
<bind>
<opset="agg_result_1_4_loc "/>
</bind>
</comp>

<comp id="944" class="1005" name="agg_result_12_0_loc_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="21"/>
<pin id="946" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="agg_result_12_0_loc "/>
</bind>
</comp>

<comp id="950" class="1005" name="agg_result_112_0_loc_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="21"/>
<pin id="952" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="agg_result_112_0_loc "/>
</bind>
</comp>

<comp id="956" class="1005" name="agg_result_1_1_loc_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="21"/>
<pin id="958" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="agg_result_1_1_loc "/>
</bind>
</comp>

<comp id="962" class="1005" name="idx_tmp_loc_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="19"/>
<pin id="964" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="idx_tmp_loc "/>
</bind>
</comp>

<comp id="968" class="1005" name="sub_ln61_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="6" slack="3"/>
<pin id="970" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln61 "/>
</bind>
</comp>

<comp id="975" class="1005" name="this_1_addr_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="6" slack="1"/>
<pin id="977" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_1_addr "/>
</bind>
</comp>

<comp id="981" class="1005" name="this_1_addr_3_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="6" slack="23"/>
<pin id="983" dir="1" index="1" bw="6" slack="23"/>
</pin_list>
<bind>
<opset="this_1_addr_3 "/>
</bind>
</comp>

<comp id="986" class="1005" name="this_1_addr_4_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="6" slack="23"/>
<pin id="988" dir="1" index="1" bw="6" slack="23"/>
</pin_list>
<bind>
<opset="this_1_addr_4 "/>
</bind>
</comp>

<comp id="991" class="1005" name="icmp_ln61_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="2"/>
<pin id="993" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="995" class="1005" name="icmp_ln61_12_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="1" slack="1"/>
<pin id="997" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61_12 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="icmp_ln61_13_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="1"/>
<pin id="1002" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61_13 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="and_ln61_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="23"/>
<pin id="1007" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln61 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="icmp_ln61_10_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="1"/>
<pin id="1011" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61_10 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="and_ln61_3_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="1" slack="22"/>
<pin id="1015" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln61_3 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="trunc_ln138_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="2" slack="20"/>
<pin id="1019" dir="1" index="1" bw="2" slack="20"/>
</pin_list>
<bind>
<opset="trunc_ln138 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="trunc_ln138_1_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="5"/>
<pin id="1024" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln138_1 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="icmp_ln141_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="22"/>
<pin id="1030" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="icmp_ln144_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="22"/>
<pin id="1034" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="tmp_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="22"/>
<pin id="1038" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1040" class="1005" name="diff_p_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="2" slack="5"/>
<pin id="1042" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="diff_p_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="icmp_ln116_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="5"/>
<pin id="1047" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln116 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="this_1_addr_5_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="6" slack="1"/>
<pin id="1051" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_1_addr_5 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="c_p_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="1"/>
<pin id="1056" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_p "/>
</bind>
</comp>

<comp id="1059" class="1005" name="agg_result_1_ret_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_1_ret "/>
</bind>
</comp>

<comp id="1064" class="1005" name="agg_result_11_ret_reg_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_11_ret "/>
</bind>
</comp>

<comp id="1069" class="1005" name="agg_result_12_ret_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="1"/>
<pin id="1071" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_12_ret "/>
</bind>
</comp>

<comp id="1074" class="1005" name="tmp_98_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="5"/>
<pin id="1076" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_98 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="this_1_addr_6_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="6" slack="1"/>
<pin id="1080" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_1_addr_6 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="tmp_93_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="5"/>
<pin id="1085" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="1088" class="1005" name="this_1_addr_7_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="6" slack="1"/>
<pin id="1090" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="this_1_addr_7 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="tmp_94_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="1"/>
<pin id="1095" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="and_ln77_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="6"/>
<pin id="1104" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="empty_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="2" slack="1"/>
<pin id="1108" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1112" class="1005" name="icmp_ln92_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="2"/>
<pin id="1114" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="xor_ln92_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="2" slack="1"/>
<pin id="1118" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="tmp_100_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="2"/>
<pin id="1132" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="icmp_ln104_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="1" slack="2"/>
<pin id="1138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="select_ln104_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="3" slack="1"/>
<pin id="1142" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="this_1_load_7_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="1"/>
<pin id="1147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load_7 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="this_1_load_8_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="1"/>
<pin id="1152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load_8 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="this_1_load_9_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="32" slack="1"/>
<pin id="1157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load_9 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="this_1_load_4_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="1"/>
<pin id="1162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load_4 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="this_1_load_5_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="1"/>
<pin id="1167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load_5 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="this_1_load_6_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="1"/>
<pin id="1172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="this_1_load_6 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="grp_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_227/2 tmp_91/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="150" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="218"><net_src comp="212" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="228"><net_src comp="222" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="238"><net_src comp="209" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="249"><net_src comp="219" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="260"><net_src comp="254" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="307"><net_src comp="209" pin="1"/><net_sink comp="287" pin=12"/></net>

<net id="308"><net_src comp="209" pin="1"/><net_sink comp="287" pin=16"/></net>

<net id="332"><net_src comp="219" pin="1"/><net_sink comp="312" pin=12"/></net>

<net id="333"><net_src comp="219" pin="1"/><net_sink comp="312" pin=16"/></net>

<net id="380"><net_src comp="277" pin="4"/><net_sink comp="360" pin=6"/></net>

<net id="391"><net_src comp="54" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="392"><net_src comp="2" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="209" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="219" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="414"><net_src comp="72" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="415"><net_src comp="209" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="416"><net_src comp="219" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="428"><net_src comp="82" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="429"><net_src comp="232" pin="4"/><net_sink comp="417" pin=1"/></net>

<net id="430"><net_src comp="243" pin="4"/><net_sink comp="417" pin=2"/></net>

<net id="431"><net_src comp="254" pin="4"/><net_sink comp="417" pin=3"/></net>

<net id="432"><net_src comp="265" pin="4"/><net_sink comp="417" pin=4"/></net>

<net id="437"><net_src comp="433" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="442"><net_src comp="171" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="209" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="171" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="454"><net_src comp="138" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="22" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="138" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="24" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="451" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="478"><net_src comp="463" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="28" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="489"><net_src comp="463" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="30" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="500"><net_src comp="144" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="32" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="171" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="34" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="36" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="38" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="519"><net_src comp="502" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="506" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="40" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="516" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="42" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="540"><net_src comp="532" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="438" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="32" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="556"><net_src comp="34" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="36" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="559"><net_src comp="38" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="563"><net_src comp="547" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="550" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="40" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="560" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="42" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="564" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="576" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="438" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="595"><net_src comp="588" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="588" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="588" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="46" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="588" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="48" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="617"><net_src comp="50" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="588" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="52" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="24" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="592" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="633"><net_src comp="592" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="634" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="647"><net_src comp="381" pin="8"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="381" pin="8"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="381" pin="8"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="381" pin="8"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="56" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="58" pin="0"/><net_sink comp="660" pin=2"/></net>

<net id="671"><net_src comp="60" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="667" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="62" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="64" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="672" pin="3"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="693" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="706"><net_src comp="209" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="713"><net_src comp="34" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="703" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="715"><net_src comp="36" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="716"><net_src comp="38" pin="0"/><net_sink comp="707" pin=3"/></net>

<net id="720"><net_src comp="703" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="725"><net_src comp="707" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="40" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="717" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="42" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="727" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="721" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="438" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="403" pin=4"/></net>

<net id="757"><net_src comp="745" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="68" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="748" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="70" pin="0"/><net_sink comp="759" pin=1"/></net>

<net id="765"><net_src comp="759" pin="2"/><net_sink comp="403" pin=5"/></net>

<net id="769"><net_src comp="766" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="773"><net_src comp="770" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="777"><net_src comp="774" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="782"><net_src comp="74" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="778" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="76" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="789"><net_src comp="783" pin="2"/><net_sink comp="265" pin=2"/></net>

<net id="794"><net_src comp="778" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="74" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="796" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="783" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="70" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="265" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="265" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="70" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="811" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="78" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="832"><net_src comp="815" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="80" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="834"><net_src comp="821" pin="2"/><net_sink comp="827" pin=2"/></net>

<net id="835"><net_src comp="827" pin="3"/><net_sink comp="417" pin=5"/></net>

<net id="839"><net_src comp="836" pin="1"/><net_sink comp="287" pin=6"/></net>

<net id="843"><net_src comp="840" pin="1"/><net_sink comp="312" pin=6"/></net>

<net id="847"><net_src comp="844" pin="1"/><net_sink comp="337" pin=6"/></net>

<net id="852"><net_src comp="84" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="360" pin="18"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="287" pin="18"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="854" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="312" pin="18"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="860" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="337" pin="18"/><net_sink comp="866" pin=1"/></net>

<net id="875"><net_src comp="114" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="381" pin=6"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="337" pin=8"/></net>

<net id="879"><net_src comp="872" pin="1"/><net_sink comp="337" pin=10"/></net>

<net id="883"><net_src comp="120" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="381" pin=5"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="886"><net_src comp="880" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="887"><net_src comp="880" pin="1"/><net_sink comp="312" pin=8"/></net>

<net id="888"><net_src comp="880" pin="1"/><net_sink comp="312" pin=10"/></net>

<net id="892"><net_src comp="126" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="894"><net_src comp="889" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="895"><net_src comp="889" pin="1"/><net_sink comp="381" pin=4"/></net>

<net id="896"><net_src comp="889" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="897"><net_src comp="889" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="898"><net_src comp="889" pin="1"/><net_sink comp="287" pin=8"/></net>

<net id="899"><net_src comp="889" pin="1"/><net_sink comp="287" pin=10"/></net>

<net id="903"><net_src comp="132" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="906"><net_src comp="900" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="907"><net_src comp="900" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="908"><net_src comp="900" pin="1"/><net_sink comp="360" pin=8"/></net>

<net id="909"><net_src comp="900" pin="1"/><net_sink comp="360" pin=10"/></net>

<net id="910"><net_src comp="900" pin="1"/><net_sink comp="360" pin=12"/></net>

<net id="911"><net_src comp="900" pin="1"/><net_sink comp="360" pin=16"/></net>

<net id="915"><net_src comp="138" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="381" pin=3"/></net>

<net id="920"><net_src comp="144" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="924"><net_src comp="917" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="360" pin=4"/></net>

<net id="929"><net_src comp="86" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="417" pin=8"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="935"><net_src comp="90" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="417" pin=7"/></net>

<net id="937"><net_src comp="932" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="941"><net_src comp="94" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="417" pin=6"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="947"><net_src comp="98" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="403" pin=8"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="953"><net_src comp="102" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="403" pin=7"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="959"><net_src comp="106" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="403" pin=6"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="965"><net_src comp="110" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="393" pin=4"/></net>

<net id="967"><net_src comp="962" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="971"><net_src comp="463" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="978"><net_src comp="150" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="984"><net_src comp="157" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="989"><net_src comp="164" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="994"><net_src comp="496" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="998"><net_src comp="520" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1003"><net_src comp="526" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1008"><net_src comp="536" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1012"><net_src comp="542" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="582" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1020"><net_src comp="592" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="381" pin=7"/></net>

<net id="1025"><net_src comp="596" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1031"><net_src comp="600" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="606" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1039"><net_src comp="612" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="620" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1048"><net_src comp="626" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="177" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1057"><net_src comp="644" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1062"><net_src comp="648" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1067"><net_src comp="652" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1068"><net_src comp="1064" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1072"><net_src comp="656" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1077"><net_src comp="660" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1081"><net_src comp="185" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1086"><net_src comp="433" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="1091"><net_src comp="193" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1096"><net_src comp="433" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="393" pin=3"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="403" pin=3"/></net>

<net id="1099"><net_src comp="1093" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1100"><net_src comp="1093" pin="1"/><net_sink comp="337" pin=12"/></net>

<net id="1101"><net_src comp="1093" pin="1"/><net_sink comp="337" pin=16"/></net>

<net id="1105"><net_src comp="739" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1109"><net_src comp="748" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="403" pin=4"/></net>

<net id="1111"><net_src comp="1106" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="1115"><net_src comp="753" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1119"><net_src comp="759" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="403" pin=5"/></net>

<net id="1133"><net_src comp="800" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="360" pin=14"/></net>

<net id="1139"><net_src comp="805" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1143"><net_src comp="827" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="417" pin=5"/></net>

<net id="1148"><net_src comp="171" pin="11"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1153"><net_src comp="171" pin="7"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1158"><net_src comp="171" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1163"><net_src comp="171" pin="11"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="287" pin=4"/></net>

<net id="1168"><net_src comp="171" pin="7"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="312" pin=4"/></net>

<net id="1173"><net_src comp="171" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="337" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator+.2 : this_p_read | {1 }
	Port: operator+.2 : this_1 | {1 2 4 5 6 7 11 12 16 17 29 30 31 32 }
	Port: operator+.2 : this_1_offset | {1 }
	Port: operator+.2 : b_p_read | {1 }
	Port: operator+.2 : p_read3 | {1 }
	Port: operator+.2 : p_read14 | {1 }
	Port: operator+.2 : p_read25 | {1 }
  - Chain level:
	State 1
		sub_ln61 : 1
		zext_ln61_4 : 2
		this_1_addr : 3
		add_ln136 : 2
		zext_ln136 : 3
		this_1_addr_3 : 4
		add_ln136_1 : 2
		zext_ln136_1 : 3
		this_1_addr_4 : 4
		br_ln61 : 1
		this_1_load : 4
	State 2
		bitcast_ln61 : 1
		tmp_s : 2
		trunc_ln61 : 2
		icmp_ln61_12 : 3
		icmp_ln61_13 : 3
		tmp_89 : 1
	State 3
		and_ln61 : 1
		br_ln61 : 1
		br_ln61 : 1
	State 4
		tmp_90 : 1
		trunc_ln61_2 : 1
		icmp_ln61_14 : 2
		icmp_ln61_15 : 2
		or_ln61_2 : 3
		and_ln61_3 : 3
		br_ln61 : 3
		trunc_ln138 : 1
		trunc_ln138_1 : 1
		icmp_ln141 : 1
		br_ln141 : 2
		icmp_ln144 : 1
		br_ln144 : 2
		tmp : 1
		br_ln148 : 2
		diff_p_1 : 2
		br_ln116 : 1
		sext_ln117 : 2
		add_ln117 : 3
		zext_ln117 : 4
		this_1_addr_5 : 5
		this_1_load_10 : 6
	State 5
	State 6
		c_p : 1
		agg_result_1_ret : 1
		agg_result_11_ret : 1
		agg_result_12_ret : 1
	State 7
	State 8
	State 9
	State 10
	State 11
		agg_result_1_0 : 1
		br_ln116 : 1
		add_ln117_1 : 1
		zext_ln117_1 : 2
		this_1_addr_6 : 3
		this_1_load_11 : 4
	State 12
	State 13
	State 14
	State 15
	State 16
		add_ln117_2 : 1
		zext_ln117_3 : 2
		this_1_addr_7 : 3
		this_1_load_12 : 4
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_95 : 1
		trunc_ln77 : 1
		icmp_ln77 : 2
		icmp_ln77_4 : 2
		or_ln77 : 3
		and_ln77 : 3
		br_ln77 : 3
	State 23
	State 24
		empty : 1
		icmp_ln92 : 1
		br_ln92 : 2
		xor_ln92 : 2
		call_ln117 : 2
	State 25
	State 26
		base : 1
		xor_ln100 : 1
		sext_ln100 : 1
		tmp_100 : 2
		icmp_ln104 : 2
		br_ln104 : 3
		agg_result_1_3 : 4
		agg_result_112_2 : 4
		agg_result_12_2 : 4
		base_0_lcssa_i_i1720 : 4
		zext_ln104 : 5
		icmp_ln104_4 : 5
		add_ln104 : 6
		select_ln104 : 7
		call_ln117 : 8
	State 27
	State 28
		agg_result_1_6 : 1
		agg_result_112_6 : 1
		agg_result_12_5 : 1
		agg_result_01_4 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln152 : 6
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                grp_p_sum_1_fu_381               |    2    |  4.564  |   1785  |   844   |
|   call   |  grp_operator_2_Pipeline_VITIS_LOOP_84_1_fu_393 |    0    |  0.427  |   199   |   131   |
|          |  grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403 |    0    |    0    |   199   |    41   |
|          | grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417 |    0    |    0    |   224   |   100   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_433                   |    2    |    0    |   227   |   214   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 icmp_ln61_fu_496                |    0    |    0    |    0    |    20   |
|          |               icmp_ln61_12_fu_520               |    0    |    0    |    0    |    11   |
|          |               icmp_ln61_13_fu_526               |    0    |    0    |    0    |    16   |
|          |               icmp_ln61_10_fu_542               |    0    |    0    |    0    |    20   |
|          |               icmp_ln61_14_fu_564               |    0    |    0    |    0    |    11   |
|          |               icmp_ln61_15_fu_570               |    0    |    0    |    0    |    16   |
|   icmp   |                icmp_ln141_fu_600                |    0    |    0    |    0    |    20   |
|          |                icmp_ln144_fu_606                |    0    |    0    |    0    |    20   |
|          |                icmp_ln116_fu_626                |    0    |    0    |    0    |    20   |
|          |                 icmp_ln77_fu_721                |    0    |    0    |    0    |    11   |
|          |                icmp_ln77_4_fu_727               |    0    |    0    |    0    |    16   |
|          |                 icmp_ln92_fu_753                |    0    |    0    |    0    |    20   |
|          |                icmp_ln104_fu_805                |    0    |    0    |    0    |    8    |
|          |               icmp_ln104_4_fu_815               |    0    |    0    |    0    |    8    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln136_fu_474                |    0    |    0    |    0    |    13   |
|          |                add_ln136_1_fu_485               |    0    |    0    |    0    |    13   |
|          |                 add_ln117_fu_634                |    0    |    0    |    0    |    13   |
|    add   |                add_ln117_1_fu_680               |    0    |    0    |    0    |    13   |
|          |                add_ln117_2_fu_693               |    0    |    0    |    0    |    13   |
|          |                   base_fu_783                   |    0    |    0    |    0    |    9    |
|          |                  tmp_100_fu_800                 |    0    |    0    |    0    |    39   |
|          |                 add_ln104_fu_821                |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 sub_ln61_fu_463                 |    0    |    0    |    0    |    13   |
|    sub   |                  diff_p_fu_588                  |    0    |    0    |    0    |    39   |
|          |                 diff_p_1_fu_620                 |    0    |    0    |    0    |    9    |
|          |                 sub_ln92_fu_778                 |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|  select  |               select_ln117_fu_672               |    0    |    0    |    0    |    6    |
|          |               select_ln104_fu_827               |    0    |    0    |    0    |    3    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                  or_ln61_fu_532                 |    0    |    0    |    0    |    2    |
|    or    |                 or_ln61_2_fu_576                |    0    |    0    |    0    |    2    |
|          |                  or_ln77_fu_733                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 and_ln61_fu_536                 |    0    |    0    |    0    |    2    |
|    and   |                and_ln61_3_fu_582                |    0    |    0    |    0    |    2    |
|          |                 and_ln77_fu_739                 |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 xor_ln117_fu_667                |    0    |    0    |    0    |    2    |
|    xor   |                 xor_ln92_fu_759                 |    0    |    0    |    0    |    2    |
|          |                 xor_ln100_fu_790                |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                p_read_read_fu_114               |    0    |    0    |    0    |    0    |
|          |              p_read_14_read_fu_120              |    0    |    0    |    0    |    0    |
|   read   |              p_read_15_read_fu_126              |    0    |    0    |    0    |    0    |
|          |              b_p_read_5_read_fu_132             |    0    |    0    |    0    |    0    |
|          |          this_1_offset_read_read_fu_138         |    0    |    0    |    0    |    0    |
|          |            this_p_read_4_read_fu_144            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                    grp_fu_438                   |    0    |    0    |    0    |    0    |
|          |                   grp_fu_1175                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 zext_ln61_fu_451                |    0    |    0    |    0    |    0    |
|          |                zext_ln61_4_fu_469               |    0    |    0    |    0    |    0    |
|          |                zext_ln136_fu_480                |    0    |    0    |    0    |    0    |
|          |               zext_ln136_1_fu_491               |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln117_fu_639                |    0    |    0    |    0    |    0    |
|          |               zext_ln117_1_fu_685               |    0    |    0    |    0    |    0    |
|          |               zext_ln117_2_fu_690               |    0    |    0    |    0    |    0    |
|          |               zext_ln117_3_fu_698               |    0    |    0    |    0    |    0    |
|          |                zext_ln104_fu_811                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                  tmp_97_fu_455                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                   tmp_s_fu_506                  |    0    |    0    |    0    |    0    |
|partselect|                  tmp_90_fu_550                  |    0    |    0    |    0    |    0    |
|          |                  tmp_95_fu_707                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln61_fu_516                |    0    |    0    |    0    |    0    |
|          |               trunc_ln61_2_fu_560               |    0    |    0    |    0    |    0    |
|   trunc  |                trunc_ln138_fu_592               |    0    |    0    |    0    |    0    |
|          |               trunc_ln138_1_fu_596              |    0    |    0    |    0    |    0    |
|          |                trunc_ln77_fu_717                |    0    |    0    |    0    |    0    |
|          |                   empty_fu_748                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
| bitselect|                    tmp_fu_612                   |    0    |    0    |    0    |    0    |
|          |                  tmp_98_fu_660                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   sext   |                sext_ln117_fu_630                |    0    |    0    |    0    |    0    |
|          |                sext_ln100_fu_796                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                    c_p_fu_644                   |    0    |    0    |    0    |    0    |
|extractvalue|             agg_result_1_ret_fu_648             |    0    |    0    |    0    |    0    |
|          |             agg_result_11_ret_fu_652            |    0    |    0    |    0    |    0    |
|          |             agg_result_12_ret_fu_656            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                    mrv_fu_848                   |    0    |    0    |    0    |    0    |
|insertvalue|                   mrv_1_fu_854                  |    0    |    0    |    0    |    0    |
|          |                   mrv_2_fu_860                  |    0    |    0    |    0    |    0    |
|          |                   mrv_3_fu_866                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    4    |  4.991  |   2634  |   1766  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   agg_result_01_0_reg_273  |   32   |
|   agg_result_01_4_reg_357  |   32   |
|agg_result_112_0_loc_reg_950|   32   |
|  agg_result_112_2_reg_240  |   32   |
|agg_result_112_3_loc_reg_932|   32   |
|  agg_result_112_5_reg_219  |   32   |
|  agg_result_112_6_reg_309  |   32   |
| agg_result_11_ret_reg_1064 |   32   |
| agg_result_12_0_loc_reg_944|   32   |
|   agg_result_12_2_reg_251  |   32   |
| agg_result_12_3_loc_reg_926|   32   |
|   agg_result_12_5_reg_334  |   32   |
| agg_result_12_ret_reg_1069 |   32   |
|   agg_result_1_0_reg_209   |   32   |
| agg_result_1_1_loc_reg_956 |   32   |
|   agg_result_1_3_reg_229   |   32   |
| agg_result_1_4_loc_reg_938 |   32   |
|   agg_result_1_6_reg_284   |   32   |
|  agg_result_1_ret_reg_1059 |   32   |
|     and_ln61_3_reg_1013    |    1   |
|      and_ln61_reg_1005     |    1   |
|      and_ln77_reg_1102     |    1   |
|     b_p_read_5_reg_900     |   32   |
|base_0_lcssa_i_i1720_reg_261|    2   |
|        c_p_reg_1054        |   32   |
|      diff_p_1_reg_1040     |    2   |
|       empty_reg_1106       |    2   |
|     icmp_ln104_reg_1136    |    1   |
|     icmp_ln116_reg_1045    |    1   |
|     icmp_ln141_reg_1028    |    1   |
|     icmp_ln144_reg_1032    |    1   |
|    icmp_ln61_10_reg_1009   |    1   |
|    icmp_ln61_12_reg_995    |    1   |
|    icmp_ln61_13_reg_1000   |    1   |
|      icmp_ln61_reg_991     |    1   |
|     icmp_ln92_reg_1112     |    1   |
|     idx_tmp_loc_reg_962    |   32   |
|      p_read_14_reg_880     |   32   |
|      p_read_15_reg_889     |   32   |
|       p_read_reg_872       |   32   |
|           reg_445          |   32   |
|    select_ln104_reg_1140   |    3   |
|      sub_ln61_reg_968      |    6   |
|    this_1_addr_3_reg_981   |    6   |
|    this_1_addr_4_reg_986   |    6   |
|   this_1_addr_5_reg_1049   |    6   |
|   this_1_addr_6_reg_1078   |    6   |
|   this_1_addr_7_reg_1088   |    6   |
|     this_1_addr_reg_975    |    6   |
|   this_1_load_4_reg_1160   |   32   |
|   this_1_load_5_reg_1165   |   32   |
|   this_1_load_6_reg_1170   |   32   |
|   this_1_load_7_reg_1145   |   32   |
|   this_1_load_8_reg_1150   |   32   |
|   this_1_load_9_reg_1155   |   32   |
| this_1_offset_read_reg_912 |    4   |
|    this_p_read_4_reg_917   |   32   |
|      tmp_100_reg_1130      |   32   |
|       tmp_93_reg_1083      |   32   |
|       tmp_94_reg_1093      |   32   |
|       tmp_98_reg_1074      |    1   |
|        tmp_reg_1036        |    1   |
|   trunc_ln138_1_reg_1022   |    1   |
|    trunc_ln138_reg_1017    |    2   |
|      xor_ln92_reg_1116     |    2   |
+----------------------------+--------+
|            Total           |  1226  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                grp_access_fu_171                |  p0  |   9  |   6  |   54   ||    49   |
|           base_0_lcssa_i_i1720_reg_261          |  p0  |   2  |   2  |    4   ||    9    |
|  grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_operator_2_Pipeline_VITIS_LOOP_92_2_fu_403 |  p5  |   2  |   2  |    4   ||    9    |
| grp_operator_2_Pipeline_VITIS_LOOP_104_3_fu_417 |  p5  |   2  |   3  |    6   ||    9    |
|                    grp_fu_433                   |  p1  |   3  |  32  |   96   ||    14   |
|                    grp_fu_438                   |  p0  |   4  |  32  |   128  ||    20   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   296  ||  3.479  ||   119   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    4   |  2634  |  1766  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   119  |
|  Register |    -   |    -   |  1226  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    8   |  3860  |  1885  |
+-----------+--------+--------+--------+--------+
