#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5a5372b45d50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a5372b47070 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x5a5372b49f40 .functor NOT 1, L_0x5a5372b7d510, C4<0>, C4<0>, C4<0>;
L_0x5a5372b55930 .functor XOR 1, L_0x5a5372b7d0e0, L_0x5a5372b7d260, C4<0>, C4<0>;
L_0x5a5372b7d400 .functor XOR 1, L_0x5a5372b55930, L_0x5a5372b7d330, C4<0>, C4<0>;
v0x5a5372b7c0f0_0 .net *"_ivl_10", 0 0, L_0x5a5372b7d330;  1 drivers
v0x5a5372b7c1f0_0 .net *"_ivl_12", 0 0, L_0x5a5372b7d400;  1 drivers
v0x5a5372b7c2d0_0 .net *"_ivl_2", 0 0, L_0x5a5372b7d020;  1 drivers
v0x5a5372b7c390_0 .net *"_ivl_4", 0 0, L_0x5a5372b7d0e0;  1 drivers
v0x5a5372b7c470_0 .net *"_ivl_6", 0 0, L_0x5a5372b7d260;  1 drivers
v0x5a5372b7c5a0_0 .net *"_ivl_8", 0 0, L_0x5a5372b55930;  1 drivers
v0x5a5372b7c680_0 .net "a", 0 0, v0x5a5372b7b1e0_0;  1 drivers
v0x5a5372b7c720_0 .net "b", 0 0, v0x5a5372b7b280_0;  1 drivers
v0x5a5372b7c7c0_0 .net "c", 0 0, v0x5a5372b7b320_0;  1 drivers
v0x5a5372b7c860_0 .var "clk", 0 0;
v0x5a5372b7c900_0 .net "d", 0 0, v0x5a5372b7b460_0;  1 drivers
v0x5a5372b7c9a0_0 .net "q_dut", 0 0, v0x5a5372b7bd60_0;  1 drivers
v0x5a5372b7ca40_0 .net "q_ref", 0 0, L_0x5a5372b3fb30;  1 drivers
v0x5a5372b7cae0_0 .var/2u "stats1", 159 0;
v0x5a5372b7cb80_0 .var/2u "strobe", 0 0;
v0x5a5372b7cc20_0 .net "tb_match", 0 0, L_0x5a5372b7d510;  1 drivers
v0x5a5372b7cce0_0 .net "tb_mismatch", 0 0, L_0x5a5372b49f40;  1 drivers
v0x5a5372b7cda0_0 .net "wavedrom_enable", 0 0, v0x5a5372b7b550_0;  1 drivers
v0x5a5372b7ce40_0 .net "wavedrom_title", 511 0, v0x5a5372b7b5f0_0;  1 drivers
L_0x5a5372b7d020 .concat [ 1 0 0 0], L_0x5a5372b3fb30;
L_0x5a5372b7d0e0 .concat [ 1 0 0 0], L_0x5a5372b3fb30;
L_0x5a5372b7d260 .concat [ 1 0 0 0], v0x5a5372b7bd60_0;
L_0x5a5372b7d330 .concat [ 1 0 0 0], L_0x5a5372b3fb30;
L_0x5a5372b7d510 .cmp/eeq 1, L_0x5a5372b7d020, L_0x5a5372b7d400;
S_0x5a5372b47200 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x5a5372b47070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5a5372b3fb30 .functor OR 1, v0x5a5372b7b320_0, v0x5a5372b7b280_0, C4<0>, C4<0>;
v0x5a5372b4a0e0_0 .net "a", 0 0, v0x5a5372b7b1e0_0;  alias, 1 drivers
v0x5a5372b4a180_0 .net "b", 0 0, v0x5a5372b7b280_0;  alias, 1 drivers
v0x5a5372b3fc90_0 .net "c", 0 0, v0x5a5372b7b320_0;  alias, 1 drivers
v0x5a5372b3fd30_0 .net "d", 0 0, v0x5a5372b7b460_0;  alias, 1 drivers
v0x5a5372b7a820_0 .net "q", 0 0, L_0x5a5372b3fb30;  alias, 1 drivers
S_0x5a5372b7a9d0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x5a5372b47070;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x5a5372b7b1e0_0 .var "a", 0 0;
v0x5a5372b7b280_0 .var "b", 0 0;
v0x5a5372b7b320_0 .var "c", 0 0;
v0x5a5372b7b3c0_0 .net "clk", 0 0, v0x5a5372b7c860_0;  1 drivers
v0x5a5372b7b460_0 .var "d", 0 0;
v0x5a5372b7b550_0 .var "wavedrom_enable", 0 0;
v0x5a5372b7b5f0_0 .var "wavedrom_title", 511 0;
E_0x5a5372b4fd50/0 .event negedge, v0x5a5372b7b3c0_0;
E_0x5a5372b4fd50/1 .event posedge, v0x5a5372b7b3c0_0;
E_0x5a5372b4fd50 .event/or E_0x5a5372b4fd50/0, E_0x5a5372b4fd50/1;
E_0x5a5372b4ffa0 .event posedge, v0x5a5372b7b3c0_0;
E_0x5a5372b38820 .event negedge, v0x5a5372b7b3c0_0;
S_0x5a5372b7ace0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x5a5372b7a9d0;
 .timescale -12 -12;
v0x5a5372b7aee0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5a5372b7afe0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x5a5372b7a9d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5a5372b7b750 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x5a5372b47070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
v0x5a5372b7b960_0 .net "a", 0 0, v0x5a5372b7b1e0_0;  alias, 1 drivers
v0x5a5372b7ba70_0 .net "b", 0 0, v0x5a5372b7b280_0;  alias, 1 drivers
v0x5a5372b7bb80_0 .net "c", 0 0, v0x5a5372b7b320_0;  alias, 1 drivers
v0x5a5372b7bc70_0 .net "d", 0 0, v0x5a5372b7b460_0;  alias, 1 drivers
v0x5a5372b7bd60_0 .var "q", 0 0;
E_0x5a5372b4faf0 .event anyedge, v0x5a5372b4a0e0_0, v0x5a5372b4a180_0, v0x5a5372b3fc90_0, v0x5a5372b3fd30_0;
S_0x5a5372b7bed0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x5a5372b47070;
 .timescale -12 -12;
E_0x5a5372b4a050 .event anyedge, v0x5a5372b7cb80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5a5372b7cb80_0;
    %nor/r;
    %assign/vec4 v0x5a5372b7cb80_0, 0;
    %wait E_0x5a5372b4a050;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5a5372b7a9d0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5a5372b7b460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5372b7b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5372b7b280_0, 0;
    %assign/vec4 v0x5a5372b7b1e0_0, 0;
    %wait E_0x5a5372b38820;
    %wait E_0x5a5372b4ffa0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5a5372b7b460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5372b7b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5372b7b280_0, 0;
    %assign/vec4 v0x5a5372b7b1e0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a5372b4fd50;
    %load/vec4 v0x5a5372b7b1e0_0;
    %load/vec4 v0x5a5372b7b280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a5372b7b320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5a5372b7b460_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5a5372b7b460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5372b7b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5372b7b280_0, 0;
    %assign/vec4 v0x5a5372b7b1e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5a5372b7afe0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a5372b4fd50;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x5a5372b7b460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5372b7b320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5a5372b7b280_0, 0;
    %assign/vec4 v0x5a5372b7b1e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5a5372b7b750;
T_4 ;
    %wait E_0x5a5372b4faf0;
    %load/vec4 v0x5a5372b7b960_0;
    %load/vec4 v0x5a5372b7ba70_0;
    %and;
    %load/vec4 v0x5a5372b7bb80_0;
    %and;
    %load/vec4 v0x5a5372b7bc70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a5372b7bd60_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5a5372b7b960_0;
    %inv;
    %load/vec4 v0x5a5372b7ba70_0;
    %inv;
    %and;
    %load/vec4 v0x5a5372b7bb80_0;
    %and;
    %load/vec4 v0x5a5372b7bc70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a5372b7bd60_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5a5372b7b960_0;
    %inv;
    %load/vec4 v0x5a5372b7ba70_0;
    %and;
    %load/vec4 v0x5a5372b7bb80_0;
    %and;
    %load/vec4 v0x5a5372b7bc70_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a5372b7bd60_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a5372b7bd60_0, 0, 1;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5a5372b47070;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a5372b7c860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a5372b7cb80_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x5a5372b47070;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x5a5372b7c860_0;
    %inv;
    %store/vec4 v0x5a5372b7c860_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x5a5372b47070;
T_7 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5a5372b7b3c0_0, v0x5a5372b7cce0_0, v0x5a5372b7c680_0, v0x5a5372b7c720_0, v0x5a5372b7c7c0_0, v0x5a5372b7c900_0, v0x5a5372b7ca40_0, v0x5a5372b7c9a0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5a5372b47070;
T_8 ;
    %load/vec4 v0x5a5372b7cae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5a5372b7cae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5a5372b7cae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_8.1 ;
    %load/vec4 v0x5a5372b7cae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5a5372b7cae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5a5372b7cae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5a5372b7cae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x5a5372b47070;
T_9 ;
    %wait E_0x5a5372b4fd50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a5372b7cae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a5372b7cae0_0, 4, 32;
    %load/vec4 v0x5a5372b7cc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5a5372b7cae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a5372b7cae0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5a5372b7cae0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a5372b7cae0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x5a5372b7ca40_0;
    %load/vec4 v0x5a5372b7ca40_0;
    %load/vec4 v0x5a5372b7c9a0_0;
    %xor;
    %load/vec4 v0x5a5372b7ca40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x5a5372b7cae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a5372b7cae0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x5a5372b7cae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5a5372b7cae0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth10/circuit4/iter7/response2/top_module.sv";
