
*** Running vivado
    with args -log ALU.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ALU.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jul 28 20:12:57 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source ALU.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1412.934 ; gain = 0.023 ; free physical = 17968 ; free virtual = 25731
Command: link_design -top ALU -part xc7a35tcpg236-2L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: [Device 21-9227] Part: xc7a35tcpg236-2L does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1717.035 ; gain = 0.000 ; free physical = 17692 ; free virtual = 25455
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yates/Documents/GitHub/Building-A-Computer-From-First-Principles/Hardware/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/yates/Documents/GitHub/Building-A-Computer-From-First-Principles/Hardware/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1929.625 ; gain = 0.000 ; free physical = 17580 ; free virtual = 25343
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1933.594 ; gain = 520.660 ; free physical = 17577 ; free virtual = 25340
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2026.344 ; gain = 92.750 ; free physical = 17551 ; free virtual = 25314

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1849c1b01

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2473.125 ; gain = 446.781 ; free physical = 17148 ; free virtual = 24910

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1849c1b01

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1849c1b01

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591
Phase 1 Initialization | Checksum: 1849c1b01

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1849c1b01

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1849c1b01

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591
Phase 2 Timer Update And Timing Data Collection | Checksum: 1849c1b01

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1849c1b01

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591
Retarget | Checksum: 1849c1b01
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1849c1b01

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591
Constant propagation | Checksum: 1849c1b01
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1f9050ec4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591
Sweep | Checksum: 1f9050ec4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1f9050ec4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591
BUFG optimization | Checksum: 1f9050ec4
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1f9050ec4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591
Shift Register Optimization | Checksum: 1f9050ec4
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1f9050ec4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591
Post Processing Netlist | Checksum: 1f9050ec4
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1e69f2622

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1e69f2622

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591
Phase 9 Finalization | Checksum: 1e69f2622

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1e69f2622

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e69f2622

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e69f2622

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591
Ending Netlist Obfuscation Task | Checksum: 1e69f2622

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2788.930 ; gain = 0.000 ; free physical = 16828 ; free virtual = 24591
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2788.930 ; gain = 855.336 ; free physical = 16828 ; free virtual = 24591
INFO: [Vivado 12-24828] Executing command : report_drc -file ALU_drc_opted.rpt -pb ALU_drc_opted.pb -rpx ALU_drc_opted.rpx
Command: report_drc -file ALU_drc_opted.rpt -pb ALU_drc_opted.pb -rpx ALU_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/yates/HDD/Vivado/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/yates/Documents/GitHub/Building-A-Computer-From-First-Principles/Hardware/Hardware/Hardware.runs/impl_1/ALU_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.973 ; gain = 0.000 ; free physical = 16807 ; free virtual = 24570
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.973 ; gain = 0.000 ; free physical = 16807 ; free virtual = 24570
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2876.973 ; gain = 0.000 ; free physical = 16807 ; free virtual = 24570
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2876.973 ; gain = 0.000 ; free physical = 16807 ; free virtual = 24570
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.973 ; gain = 0.000 ; free physical = 16807 ; free virtual = 24570
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2876.973 ; gain = 0.000 ; free physical = 16807 ; free virtual = 24570
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2876.973 ; gain = 0.000 ; free physical = 16807 ; free virtual = 24570
INFO: [Common 17-1381] The checkpoint '/home/yates/Documents/GitHub/Building-A-Computer-From-First-Principles/Hardware/Hardware/Hardware.runs/impl_1/ALU_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.973 ; gain = 0.000 ; free physical = 16805 ; free virtual = 24568
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1afde5e09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.973 ; gain = 0.000 ; free physical = 16805 ; free virtual = 24568
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2876.973 ; gain = 0.000 ; free physical = 16805 ; free virtual = 24568

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced IO Ports (24) is greater than number of available pins (12).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 12 sites available on device, but needs 22 sites.
	Term: y[0]
	Term: y[1]
	Term: y[2]
	Term: y[3]
	Term: y[4]
	Term: y[5]
	Term: y[6]
	Term: y[7]
	Term: y[8]
	Term: y[9]
	Term: y[10]
	Term: y[11]
	Term: y[12]
	Term: y[13]
	Term: y[14]
	Term: y[15]
	Term: f
	Term: no
	Term: nx
	Term: ny
	Term: zx
	Term: zy


Resolution: Consider using Xilinx part with greater number of IO pins
ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 14 |    50 |    17 | LVCMOS33(17)                                                           |                                          |        |  +3.30 |    YES |     |
| 16 |    12 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    24 |    11 | LVCMOS33(11)                                                           |                                          |        |  +3.30 |    YES |     |
| 35 |    20 |     4 | LVCMOS33(4)                                                            |                                          |        |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   106 |    32 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 14     | LED[0]               | LVCMOS33        | IOB_X0Y3             | U16                  |                      |
|        | LED[1]               | LVCMOS33        | IOB_X0Y43            | E19                  |                      |
|        | LED[2]               | LVCMOS33        | IOB_X0Y20            | U19                  |                      |
|        | LED[3]               | LVCMOS33        | IOB_X0Y19            | V19                  |                      |
|        | LED[4]               | LVCMOS33        | IOB_X0Y18            | W18                  |                      |
|        | LED[5]               | LVCMOS33        | IOB_X0Y4             | U15                  |                      |
|        | LED[6]               | LVCMOS33        | IOB_X0Y0             | U14                  |                      |
|        | LED[7]               | LVCMOS33        | IOB_X0Y1             | V14                  |                      |
|        | LED[8]               | LVCMOS33        | IOB_X0Y2             | V13                  |                      |
|        | SW[0]                | LVCMOS33        | IOB_X0Y11            | V17                  | *                    |
|        | SW[1]                | LVCMOS33        | IOB_X0Y12            | V16                  |                      |
|        | SW[2]                | LVCMOS33        | IOB_X0Y10            | W16                  |                      |
|        | SW[3]                | LVCMOS33        | IOB_X0Y9             | W17                  |                      |
|        | SW[4]                | LVCMOS33        | IOB_X0Y7             | W15                  |                      |
|        | SW[5]                | LVCMOS33        | IOB_X0Y8             | V15                  |                      |
|        | SW[6]                | LVCMOS33        | IOB_X0Y5             | W14                  |                      |
|        | SW[7]                | LVCMOS33        | IOB_X0Y6             | W13                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | LED[10]              | LVCMOS33        | IOB_X1Y37            | W3                   | *                    |
|        | LED[11]              | LVCMOS33        | IOB_X1Y32            | U3                   |                      |
|        | LED[9]               | LVCMOS33        | IOB_X1Y38            | V3                   |                      |
|        | SW[10]               | LVCMOS33        | IOB_X1Y47            | T2                   |                      |
|        | SW[11]               | LVCMOS33        | IOB_X1Y46            | R3                   |                      |
|        | SW[12]               | LVCMOS33        | IOB_X1Y39            | W2                   |                      |
|        | SW[13]               | LVCMOS33        | IOB_X1Y43            | U1                   |                      |
|        | SW[14]               | LVCMOS33        | IOB_X1Y44            | T1                   |                      |
|        | SW[15]               | LVCMOS33        | IOB_X1Y48            | R2                   |                      |
|        | SW[8]                | LVCMOS33        | IOB_X1Y40            | V2                   |                      |
|        | SW[9]                | LVCMOS33        | IOB_X1Y45            | T3                   |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | LED[12]              | LVCMOS33        | IOB_X1Y75            | P3                   |                      |
|        | LED[13]              | LVCMOS33        | IOB_X1Y76            | N3                   |                      |
|        | LED[14]              | LVCMOS33        | IOB_X1Y61            | P1                   | *                    |
|        | LED[15]              | LVCMOS33        | IOB_X1Y87            | L1                   | *                    |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1afde5e09

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2876.973 ; gain = 0.000 ; free physical = 16793 ; free virtual = 24557
Phase 1 Placer Initialization | Checksum: 1afde5e09

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2876.973 ; gain = 0.000 ; free physical = 16793 ; free virtual = 24557
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 1afde5e09

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2876.973 ; gain = 0.000 ; free physical = 16793 ; free virtual = 24557
44 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Sun Jul 28 20:13:24 2024...
