

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6'
================================================================
* Date:           Thu Dec 29 14:58:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      226|      226|  2.260 us|  2.260 us|  226|  226|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_460_6  |      224|      224|         7|          7|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    18022|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      239|    -|
|Register             |        -|     -|      145|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      145|    18261|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln460_fu_307_p2   |         +|   0|  0|    13|           6|           1|
    |add_ln464_fu_466_p2   |         +|   0|  0|    20|          13|           6|
    |add_ln466_fu_600_p2   |         +|   0|  0|    20|          13|           6|
    |add_ln467_fu_624_p2   |         +|   0|  0|    20|          13|           7|
    |add_ln468_fu_733_p2   |         +|   0|  0|    20|          13|           7|
    |add_ln471_fu_399_p2   |         +|   0|  0|    19|          12|           1|
    |add_ln473_fu_514_p2   |         +|   0|  0|    19|          12|           2|
    |add_ln474_fu_524_p2   |         +|   0|  0|    19|          12|           2|
    |add_ln476_fu_648_p2   |         +|   0|  0|    19|          12|           3|
    |add_ln478_fu_658_p2   |         +|   0|  0|    19|          12|           3|
    |add_ln479_fu_781_p2   |         +|   0|  0|    19|          12|           3|
    |add_ln481_fu_791_p2   |         +|   0|  0|    19|          12|           3|
    |add_ln482_fu_866_p2   |         +|   0|  0|    19|          12|           4|
    |add_ln484_fu_876_p2   |         +|   0|  0|    19|          12|           4|
    |add_ln486_fu_886_p2   |         +|   0|  0|    19|          12|           4|
    |add_ln487_fu_896_p2   |         +|   0|  0|    19|          12|           4|
    |add_ln489_fu_906_p2   |         +|   0|  0|    19|          12|           4|
    |add_ln490_fu_449_p2   |         +|   0|  0|    39|          32|           4|
    |t_10_fu_508_p2        |         -|   0|  0|    24|          13|          17|
    |t_11_fu_618_p2        |         -|   0|  0|    27|          13|          20|
    |t_12_fu_642_p2        |         -|   0|  0|    22|          13|          15|
    |t_13_fu_751_p2        |         -|   0|  0|    25|          13|          18|
    |t_14_fu_775_p2        |         -|   0|  0|    21|          14|          13|
    |t_8_fu_365_p2         |         -|   0|  0|    26|          13|          19|
    |t_9_fu_484_p2         |         -|   0|  0|    21|          13|          14|
    |t_fu_339_p2           |         -|   0|  0|    23|          13|          16|
    |icmp_ln460_fu_301_p2  |      icmp|   0|  0|    10|           6|           7|
    |lshr_ln462_fu_329_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln463_fu_355_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln464_fu_475_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln465_fu_499_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln466_fu_609_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln467_fu_633_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln468_fu_742_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln469_fu_766_p2  |      lshr|   0|  0|  2171|        8192|        8192|
    |or_ln463_fu_345_p2    |        or|   0|  0|    13|          13|           6|
    |or_ln465_fu_490_p2    |        or|   0|  0|    13|          13|           7|
    |or_ln469_fu_757_p2    |        or|   0|  0|    13|          13|           8|
    |or_ln472_fu_422_p2    |        or|   0|  0|     8|           8|           8|
    |or_ln475_fu_546_p2    |        or|   0|  0|     8|           8|           8|
    |or_ln477_fu_574_p2    |        or|   0|  0|     8|           8|           8|
    |or_ln480_fu_680_p2    |        or|   0|  0|     8|           8|           8|
    |or_ln483_fu_717_p2    |        or|   0|  0|     8|           8|           8|
    |or_ln485_fu_813_p2    |        or|   0|  0|     8|           8|           8|
    |or_ln488_fu_850_p2    |        or|   0|  0|     8|           8|           8|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0| 18022|       65976|       65820|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  43|          8|    1|          8|
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    6|         12|
    |i_29_fu_170         |   9|          2|    6|         12|
    |ptr_o               |   9|          2|   32|         64|
    |sk_address0         |  43|          8|   12|         96|
    |sk_address1         |  37|          7|   12|         84|
    |sk_d0               |  43|          8|    8|         64|
    |sk_d1               |  37|          7|    8|         56|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 239|         46|   86|        398|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   7|   0|    7|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_29_fu_170            |   6|   0|    6|          0|
    |or_ln463_reg_942       |   5|   0|   13|          8|
    |or_ln465_reg_972       |   5|   0|   13|          8|
    |or_ln477_reg_979       |   8|   0|    8|          0|
    |or_ln480_reg_994       |   8|   0|    8|          0|
    |or_ln483_reg_1004      |   8|   0|    8|          0|
    |or_ln485_reg_1014      |   8|   0|    8|          0|
    |or_ln488_reg_1024      |   8|   0|    8|          0|
    |shl_ln_reg_936         |   5|   0|   13|          8|
    |trunc_ln10_reg_989     |   8|   0|    8|          0|
    |trunc_ln11_reg_999     |   8|   0|    8|          0|
    |trunc_ln13_reg_1009    |   8|   0|    8|          0|
    |trunc_ln14_reg_1019    |   8|   0|    8|          0|
    |trunc_ln16_reg_1029    |   8|   0|    8|          0|
    |trunc_ln470_1_reg_947  |  12|   0|   12|          0|
    |trunc_ln6_reg_962      |   8|   0|    8|          0|
    |trunc_ln7_reg_967      |   8|   0|    8|          0|
    |trunc_ln9_reg_984      |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 145|   0|  169|         24|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+------+------------+--------------------------------------+--------------+
|    RTL Ports    | Dir | Bits |  Protocol  |             Source Object            |    C Type    |
+-----------------+-----+------+------------+--------------------------------------+--------------+
|ap_clk           |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_460_6|  return value|
|ap_rst           |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_460_6|  return value|
|ap_start         |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_460_6|  return value|
|ap_done          |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_460_6|  return value|
|ap_idle          |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_460_6|  return value|
|ap_ready         |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_460_6|  return value|
|this_5_5_reload  |   in|  8192|     ap_none|                       this_5_5_reload|        scalar|
|sk_address0      |  out|    12|   ap_memory|                                    sk|         array|
|sk_ce0           |  out|     1|   ap_memory|                                    sk|         array|
|sk_we0           |  out|     1|   ap_memory|                                    sk|         array|
|sk_d0            |  out|     8|   ap_memory|                                    sk|         array|
|sk_address1      |  out|    12|   ap_memory|                                    sk|         array|
|sk_ce1           |  out|     1|   ap_memory|                                    sk|         array|
|sk_we1           |  out|     1|   ap_memory|                                    sk|         array|
|sk_d1            |  out|     8|   ap_memory|                                    sk|         array|
|ptr_i            |   in|    32|     ap_ovld|                                   ptr|       pointer|
|ptr_o            |  out|    32|     ap_ovld|                                   ptr|       pointer|
|ptr_o_ap_vld     |  out|     1|     ap_ovld|                                   ptr|       pointer|
+-----------------+-----+------+------------+--------------------------------------+--------------+

