<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>dds_ctrl</spirit:name>
  <spirit:version>1.1</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI:M00_AXIS_1</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_data_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_data_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_data_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_data_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>dds_ctrl_v1_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e4cbd7d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>dds_ctrl_v1_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e4cbd7d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>05877694</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m00_axis_data_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_data_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_data_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_data_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_dds_ctrl_v1_1_S00_AXI_inst/dds_instance</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/dds_ctrl_v1_1_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/dds_ctrl_v1_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_145ab691</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_dds_ctrl_v1_1_S00_AXI_inst/dds_instance</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/dds_ctrl_v1_1_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/dds_ctrl_v1_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/dds_ctrl_v1_0/data/dds_ctrl.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/dds_ctrl_v1_0/data/dds_ctrl.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/dds_ctrl_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/dds_ctrl_v1_0/src/dds_ctrl.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/dds_ctrl_v1_0/src/dds_ctrl.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/dds_ctrl_v1_0/src/dds_ctrl_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/dds_ctrl_v1_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Control aspects of dds via AXI-lite controlled registers.  1.2 adds the tlast bit to the master stream out.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">dds_ctrl_v1_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>dds_ctrl_v1.1</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-06-20T00:22:17Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d645bc2_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5af0d1d0_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60ed1944_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b28a87c_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43487a4d_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@735b10f0_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3257908a_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@131c9315_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@760069d7_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@364779f6_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e160943_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7917f116_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@176c3204_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2805af83_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49dbd25d_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@108a58f0_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@794fbd21_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bdc6ae0_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46c8efba_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c50608b_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@387636b4_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39fc7716_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53a7e65a_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6810ce95_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c41c22c_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6364423_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5de12f03_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@473805bc_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fd8826b_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bd53e29_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e5cdfa5_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21f24690_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20954f30_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4efda361_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8f5cd76_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@465ae412_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69d8646d_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40ce416a_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e71ebf3_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d11c50b_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f6f0b41_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67b4bec0_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c4c5aa0_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@137c4145_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54e0c434_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b5e980f_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5392b309_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ab1f70e_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e44bc67_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34b42413_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ab26996_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18db099a_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29c8f9be_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cedf3ca_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c503572_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d60066c_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63650d88_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69967861_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@545a9acf_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c32759d_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62a87418_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77fbd672_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31de5461_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b9b1ab0_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3545951f_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39aed493_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3685fa13_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41c80f9d_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@708ff0ee_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d1a33f4_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bc52fe4_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27e9ac13_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2508b83b_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@139c0b98_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b6cb706_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@456fdffa_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@713c191f_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c40124f_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b5a393a_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9fb5f82_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35cd2642_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ee8e2d2_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ba22f82_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2acc89a_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c2b2718_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f266459_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30e4bbe5_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f3e0483_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@408e051e_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e60bcbc_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b539cac_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c72c17_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23eff63b_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@464a2afb_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79a7e4fe_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75b90bf9_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26a85c33_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24b620f1_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c4bfce5_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60fae1a1_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7169d74_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@126fc5df_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ed3bd3a_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16af1962_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4963d680_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6777b361_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75105a60_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18e359d4_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b6943c4_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13df7066_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60eae8f8_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3543394d_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b146637_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@575afd63_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22c92526_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@672e1000_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c7f1588_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b7a73c3_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39ddce5c_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e212be3_ARCHIVE_LOCATION">d:/Projects/ip_repo/dds_ctrl/dds_ctrl_1.1</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="33b6acae"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="fe898ecc"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6d52c9b7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e7b50784"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ac88abf0"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
