Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Thu Mar 31 17:59:39 2016
| Host              : Daedalus running 64-bit Ubuntu 14.04.4 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Interface_Master_BD_wrapper_timing_summary_routed.rpt -rpx Interface_Master_BD_wrapper_timing_summary_routed.rpx
| Design            : Interface_Master_BD_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/addressing_on_reg/C (HIGH)

 There are 16 register/latch pins with no clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 3 unexpandable clock pairs. (HIGH)


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.729     -265.110                     82                 3406        0.001        0.000                      0                 3406        4.020        0.000                       0                  1757  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                       ------------         ----------      --------------
Interface_Master_BD_i/clk_wiz_0/U0/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_Interface_Master_BD_clk_wiz_0_0  {0.000 6.983}        13.966          71.602          
  clk_out2_Interface_Master_BD_clk_wiz_0_0  {0.000 69.424}       138.847         7.202           
  clkfbout_Interface_Master_BD_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          
clk_fpga_0                                  {0.000 5.000}        10.000          100.000         
clk_fpga_1                                  {0.000 3.333}        6.666           150.015         
clk_fpga_2                                  {0.000 40.769}       81.538          12.264          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Interface_Master_BD_i/clk_wiz_0/U0/clk_in1                                                                                                                                                    8.751        0.000                       0                     1  
  clk_out1_Interface_Master_BD_clk_wiz_0_0        2.256        0.000                      0                  505        0.129        0.000                      0                  505        6.483        0.000                       0                   307  
  clk_out2_Interface_Master_BD_clk_wiz_0_0      136.446        0.000                      0                   12        0.200        0.000                      0                   12       68.924        0.000                       0                    15  
  clkfbout_Interface_Master_BD_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  
clk_fpga_0                                        1.523        0.000                      0                 2865        0.053        0.000                      0                 2865        4.020        0.000                       0                  1431  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_Interface_Master_BD_clk_wiz_0_0  clk_out1_Interface_Master_BD_clk_wiz_0_0       -3.122       -3.122                      1                    1        0.104        0.000                      0                    1  
clk_fpga_0                                clk_out1_Interface_Master_BD_clk_wiz_0_0       -3.729     -193.427                     57                   57        0.001        0.000                      0                   57  
clk_out1_Interface_Master_BD_clk_wiz_0_0  clk_fpga_0                                     -3.550      -68.561                     24                   24        0.077        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
  To Clock:  Interface_Master_BD_i/clk_wiz_0/U0/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { Interface_Master_BD_i/clk_wiz_0/U0/clk_in1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                      
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Interface_Master_BD_clk_wiz_0_0
  To Clock:  clk_out1_Interface_Master_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.594ns  (logic 2.550ns (21.994%)  route 9.044ns (78.006%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 15.459 - 13.966 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.674     1.674    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y34                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/Q
                         net (fo=1, routed)           0.884     3.076    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[2]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.119     3.195 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[6]_i_4/O
                         net (fo=140, routed)         2.083     5.278    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[2]
    SLICE_X20Y19         LUT4 (Prop_lut4_I2_O)        0.377     5.655 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/store_back_i_8/O
                         net (fo=3, routed)           1.258     6.912    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_store_back_i_8
    SLICE_X23Y23         LUT3 (Prop_lut3_I2_O)        0.356     7.268 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_58/O
                         net (fo=8, routed)           0.959     8.228    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_58
    SLICE_X22Y20         LUT6 (Prop_lut6_I0_O)        0.326     8.554 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[1]_i_111/O
                         net (fo=3, routed)           0.774     9.328    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[1]_i_111
    SLICE_X23Y19         LUT5 (Prop_lut5_I3_O)        0.150     9.478 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[1]_i_78/O
                         net (fo=1, routed)           0.644    10.122    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[1]_i_78
    SLICE_X22Y19         LUT6 (Prop_lut6_I5_O)        0.332    10.454 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[1]_i_34/O
                         net (fo=1, routed)           0.639    11.093    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[1]_i_34
    SLICE_X22Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.217 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[1]_i_12/O
                         net (fo=1, routed)           0.561    11.778    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[1]_i_12
    SLICE_X21Y25         LUT5 (Prop_lut5_I3_O)        0.124    11.902 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[1]_i_3/O
                         net (fo=1, routed)           1.242    13.144    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[1]_i_3
    SLICE_X6Y27          LUT6 (Prop_lut6_I1_O)        0.124    13.268 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[1]_i_1/O
                         net (fo=1, routed)           0.000    13.268    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[1]_i_1
    SLICE_X6Y27          FDCE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.492    15.459    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X6Y27                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[1]/C
                         clock pessimism              0.115    15.573    
                         clock uncertainty           -0.128    15.445    
    SLICE_X6Y27          FDCE (Setup_fdce_C_D)        0.079    15.524    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[1]
  -------------------------------------------------------------------
                         required time                         15.524    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/instruction_info_reg[5]_i_10/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.050ns  (logic 2.142ns (19.384%)  route 8.908ns (80.616%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 15.471 - 13.966 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.676     1.676    Interface_Master_BD_i/AXIinterfacefor65816_0/clk
    SLICE_X11Y35                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/instruction_info_reg[5]_i_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.456     2.132 r  Interface_Master_BD_i/AXIinterfacefor65816_0/instruction_info_reg[5]_i_10/Q
                         net (fo=1, routed)           0.726     2.858    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I1[0]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.153     3.011 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[5]_i_5/O
                         net (fo=120, routed)         3.052     6.064    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[0]
    SLICE_X22Y20         LUT6 (Prop_lut6_I1_O)        0.331     6.395 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_106/O
                         net (fo=3, routed)           0.741     7.136    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_106
    SLICE_X21Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.260 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_59/O
                         net (fo=3, routed)           0.748     8.008    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_59
    SLICE_X22Y20         LUT2 (Prop_lut2_I1_O)        0.150     8.158 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_23/O
                         net (fo=19, routed)          1.074     9.232    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_23
    SLICE_X14Y22         LUT6 (Prop_lut6_I2_O)        0.326     9.558 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[12]_i_6/O
                         net (fo=1, routed)           1.110    10.667    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[12]_i_6
    SLICE_X12Y23         LUT3 (Prop_lut3_I2_O)        0.150    10.817 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[12]_i_5/O
                         net (fo=1, routed)           0.464    11.282    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[12]_i_5
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.328    11.610 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[12]_i_2/O
                         net (fo=1, routed)           0.993    12.602    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[12]_i_2
    SLICE_X13Y38         LUT4 (Prop_lut4_I1_O)        0.124    12.726 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[12]_i_1/O
                         net (fo=1, routed)           0.000    12.726    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[12]
    SLICE_X13Y38         FDCE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.504    15.471    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X13Y38                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[12]/C
                         clock pessimism              0.149    15.619    
                         clock uncertainty           -0.128    15.491    
    SLICE_X13Y38         FDCE (Setup_fdce_C_D)        0.031    15.522    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[12]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.426ns  (logic 2.056ns (19.721%)  route 8.370ns (80.279%))
  Logic Levels:           9  (LUT2=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 15.462 - 13.966 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.674     1.674    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y34                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     2.192 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/Q
                         net (fo=1, routed)           0.884     3.076    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[2]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.119     3.195 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[6]_i_4/O
                         net (fo=140, routed)         2.178     5.373    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[2]
    SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.355     5.728 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_61/O
                         net (fo=2, routed)           0.274     6.002    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_61
    SLICE_X23Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.126 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_60/O
                         net (fo=3, routed)           0.687     6.813    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_60
    SLICE_X22Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.937 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[6]_i_16/O
                         net (fo=2, routed)           0.930     7.868    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[6]_i_16
    SLICE_X24Y27         LUT2 (Prop_lut2_I1_O)        0.116     7.984 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[6]_i_6/O
                         net (fo=4, routed)           0.828     8.812    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[6]_i_6
    SLICE_X23Y21         LUT6 (Prop_lut6_I4_O)        0.328     9.140 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_24/O
                         net (fo=1, routed)           0.439     9.578    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_24
    SLICE_X21Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.702 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_10/O
                         net (fo=1, routed)           0.309    10.011    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_10
    SLICE_X17Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.135 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_3/O
                         net (fo=1, routed)           0.402    10.537    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_3
    SLICE_X17Y22         LUT5 (Prop_lut5_I0_O)        0.124    10.661 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_1/O
                         net (fo=16, routed)          1.438    12.100    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_1
    SLICE_X30Y37         FDCE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.495    15.462    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X30Y37                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[15]/C
                         clock pessimism              0.014    15.476    
                         clock uncertainty           -0.128    15.348    
    SLICE_X30Y37         FDCE (Setup_fdce_C_CE)      -0.169    15.179    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[15]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/instruction_info_reg[5]_i_10/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.481ns  (logic 2.108ns (20.113%)  route 8.373ns (79.887%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 15.459 - 13.966 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.676     1.676    Interface_Master_BD_i/AXIinterfacefor65816_0/clk
    SLICE_X11Y35                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/instruction_info_reg[5]_i_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDCE (Prop_fdce_C_Q)         0.456     2.132 r  Interface_Master_BD_i/AXIinterfacefor65816_0/instruction_info_reg[5]_i_10/Q
                         net (fo=1, routed)           0.726     2.858    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I1[0]
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.153     3.011 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[5]_i_5/O
                         net (fo=120, routed)         3.052     6.064    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[0]
    SLICE_X22Y20         LUT6 (Prop_lut6_I1_O)        0.331     6.395 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_106/O
                         net (fo=3, routed)           0.741     7.136    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_106
    SLICE_X21Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.260 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_59/O
                         net (fo=3, routed)           0.748     8.008    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_59
    SLICE_X22Y20         LUT2 (Prop_lut2_I1_O)        0.150     8.158 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_23/O
                         net (fo=19, routed)          1.017     9.175    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_23
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.326     9.501 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[1]_i_6/O
                         net (fo=1, routed)           0.843    10.344    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[1]_i_6
    SLICE_X16Y23         LUT3 (Prop_lut3_I2_O)        0.116    10.460 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[1]_i_5/O
                         net (fo=1, routed)           0.800    11.260    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[1]_i_5
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.328    11.588 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[1]_i_2/O
                         net (fo=1, routed)           0.445    12.033    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[1]_i_2
    SLICE_X9Y26          LUT4 (Prop_lut4_I1_O)        0.124    12.157 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[1]_i_1/O
                         net (fo=1, routed)           0.000    12.157    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[1]
    SLICE_X9Y26          FDCE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.492    15.459    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X9Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[1]/C
                         clock pessimism              0.115    15.573    
                         clock uncertainty           -0.128    15.445    
    SLICE_X9Y26          FDCE (Setup_fdce_C_D)        0.029    15.474    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[1]
  -------------------------------------------------------------------
                         required time                         15.474    
                         arrival time                         -12.157    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.515ns  (logic 2.428ns (23.090%)  route 8.087ns (76.910%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 15.463 - 13.966 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.674     1.674    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y34                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     2.192 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/Q
                         net (fo=1, routed)           0.884     3.076    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[2]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.119     3.195 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[6]_i_4/O
                         net (fo=140, routed)         2.083     5.278    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[2]
    SLICE_X20Y19         LUT4 (Prop_lut4_I2_O)        0.377     5.655 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/store_back_i_8/O
                         net (fo=3, routed)           1.258     6.912    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_store_back_i_8
    SLICE_X23Y23         LUT3 (Prop_lut3_I2_O)        0.356     7.268 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_58/O
                         net (fo=8, routed)           0.999     8.268    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_58
    SLICE_X22Y20         LUT5 (Prop_lut5_I2_O)        0.354     8.622 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_78/O
                         net (fo=1, routed)           0.553     9.174    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_78
    SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.332     9.506 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_42/O
                         net (fo=1, routed)           0.746    10.252    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_42
    SLICE_X24Y25         LUT6 (Prop_lut6_I4_O)        0.124    10.376 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_13/O
                         net (fo=1, routed)           0.466    10.842    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_13
    SLICE_X24Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.966 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_4/O
                         net (fo=1, routed)           1.099    12.065    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]
    SLICE_X11Y29         LUT6 (Prop_lut6_I2_O)        0.124    12.189 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_1/O
                         net (fo=1, routed)           0.000    12.189    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_1
    SLICE_X11Y29         FDCE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.496    15.463    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X11Y29                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[7]/C
                         clock pessimism              0.149    15.611    
                         clock uncertainty           -0.128    15.483    
    SLICE_X11Y29         FDCE (Setup_fdce_C_D)        0.031    15.514    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[7]
  -------------------------------------------------------------------
                         required time                         15.514    
                         arrival time                         -12.189    
  -------------------------------------------------------------------
                         slack                                  3.325    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.318ns  (logic 2.056ns (19.926%)  route 8.262ns (80.074%))
  Logic Levels:           9  (LUT2=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 15.472 - 13.966 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.674     1.674    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y34                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     2.192 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/Q
                         net (fo=1, routed)           0.884     3.076    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[2]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.119     3.195 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[6]_i_4/O
                         net (fo=140, routed)         2.178     5.373    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[2]
    SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.355     5.728 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_61/O
                         net (fo=2, routed)           0.274     6.002    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_61
    SLICE_X23Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.126 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_60/O
                         net (fo=3, routed)           0.687     6.813    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_60
    SLICE_X22Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.937 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[6]_i_16/O
                         net (fo=2, routed)           0.930     7.868    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[6]_i_16
    SLICE_X24Y27         LUT2 (Prop_lut2_I1_O)        0.116     7.984 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[6]_i_6/O
                         net (fo=4, routed)           0.828     8.812    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[6]_i_6
    SLICE_X23Y21         LUT6 (Prop_lut6_I4_O)        0.328     9.140 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_24/O
                         net (fo=1, routed)           0.439     9.578    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_24
    SLICE_X21Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.702 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_10/O
                         net (fo=1, routed)           0.309    10.011    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_10
    SLICE_X17Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.135 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_3/O
                         net (fo=1, routed)           0.402    10.537    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_3
    SLICE_X17Y22         LUT5 (Prop_lut5_I0_O)        0.124    10.661 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_1/O
                         net (fo=16, routed)          1.331    11.992    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_1
    SLICE_X12Y40         FDCE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.505    15.472    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X12Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[11]/C
                         clock pessimism              0.149    15.620    
                         clock uncertainty           -0.128    15.492    
    SLICE_X12Y40         FDCE (Setup_fdce_C_CE)      -0.169    15.323    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[11]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.291ns  (logic 2.056ns (19.978%)  route 8.235ns (80.022%))
  Logic Levels:           9  (LUT2=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 15.470 - 13.966 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.674     1.674    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y34                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     2.192 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/Q
                         net (fo=1, routed)           0.884     3.076    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[2]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.119     3.195 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[6]_i_4/O
                         net (fo=140, routed)         2.178     5.373    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[2]
    SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.355     5.728 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_61/O
                         net (fo=2, routed)           0.274     6.002    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_61
    SLICE_X23Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.126 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_60/O
                         net (fo=3, routed)           0.687     6.813    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_60
    SLICE_X22Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.937 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[6]_i_16/O
                         net (fo=2, routed)           0.930     7.868    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[6]_i_16
    SLICE_X24Y27         LUT2 (Prop_lut2_I1_O)        0.116     7.984 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[6]_i_6/O
                         net (fo=4, routed)           0.828     8.812    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[6]_i_6
    SLICE_X23Y21         LUT6 (Prop_lut6_I4_O)        0.328     9.140 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_24/O
                         net (fo=1, routed)           0.439     9.578    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_24
    SLICE_X21Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.702 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_10/O
                         net (fo=1, routed)           0.309    10.011    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_10
    SLICE_X17Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.135 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_3/O
                         net (fo=1, routed)           0.402    10.537    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_3
    SLICE_X17Y22         LUT5 (Prop_lut5_I0_O)        0.124    10.661 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_1/O
                         net (fo=16, routed)          1.304    11.965    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_1
    SLICE_X12Y37         FDCE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.503    15.470    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X12Y37                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[10]/C
                         clock pessimism              0.149    15.618    
                         clock uncertainty           -0.128    15.490    
    SLICE_X12Y37         FDCE (Setup_fdce_C_CE)      -0.169    15.321    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[10]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.176ns  (logic 2.056ns (20.204%)  route 8.120ns (79.796%))
  Logic Levels:           9  (LUT2=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 15.463 - 13.966 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.674     1.674    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y34                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     2.192 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/Q
                         net (fo=1, routed)           0.884     3.076    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[2]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.119     3.195 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[6]_i_4/O
                         net (fo=140, routed)         2.178     5.373    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[2]
    SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.355     5.728 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_61/O
                         net (fo=2, routed)           0.274     6.002    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_61
    SLICE_X23Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.126 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_60/O
                         net (fo=3, routed)           0.687     6.813    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_60
    SLICE_X22Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.937 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[6]_i_16/O
                         net (fo=2, routed)           0.930     7.868    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[6]_i_16
    SLICE_X24Y27         LUT2 (Prop_lut2_I1_O)        0.116     7.984 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[6]_i_6/O
                         net (fo=4, routed)           0.828     8.812    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[6]_i_6
    SLICE_X23Y21         LUT6 (Prop_lut6_I4_O)        0.328     9.140 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_24/O
                         net (fo=1, routed)           0.439     9.578    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_24
    SLICE_X21Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.702 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_10/O
                         net (fo=1, routed)           0.309    10.011    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_10
    SLICE_X17Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.135 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_3/O
                         net (fo=1, routed)           0.402    10.537    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_3
    SLICE_X17Y22         LUT5 (Prop_lut5_I0_O)        0.124    10.661 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_1/O
                         net (fo=16, routed)          1.189    11.850    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_1
    SLICE_X9Y30          FDCE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.496    15.463    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X9Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[5]/C
                         clock pessimism              0.115    15.577    
                         clock uncertainty           -0.128    15.449    
    SLICE_X9Y30          FDCE (Setup_fdce_C_CE)      -0.205    15.244    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[5]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.406ns  (logic 2.100ns (20.180%)  route 8.306ns (79.820%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 15.463 - 13.966 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.674     1.674    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y34                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     2.192 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[1]/Q
                         net (fo=1, routed)           0.831     3.023    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[1]
    SLICE_X10Y36         LUT2 (Prop_lut2_I0_O)        0.124     3.147 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[5]_i_4/O
                         net (fo=145, routed)         1.946     5.093    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[1]
    SLICE_X25Y22         LUT2 (Prop_lut2_I0_O)        0.124     5.217 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/adr_type_reg[1]_i_14/O
                         net (fo=5, routed)           1.135     6.352    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_adr_type_reg[1]_i_14
    SLICE_X21Y21         LUT5 (Prop_lut5_I4_O)        0.152     6.504 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_102/O
                         net (fo=4, routed)           0.849     7.354    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_102
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.360     7.714 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_56/O
                         net (fo=2, routed)           0.663     8.377    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_56
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.326     8.703 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_22/O
                         net (fo=1, routed)           0.778     9.480    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_22
    SLICE_X22Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.604 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_7/O
                         net (fo=5, routed)           0.934    10.538    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_7
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.124    10.662 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_done_i_6/O
                         net (fo=2, routed)           0.701    11.363    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_done_i_6
    SLICE_X13Y20         LUT5 (Prop_lut5_I0_O)        0.124    11.487 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_done_i_3/O
                         net (fo=1, routed)           0.469    11.956    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_done_i_3
    SLICE_X13Y20         LUT5 (Prop_lut5_I1_O)        0.124    12.080 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_done_i_1/O
                         net (fo=1, routed)           0.000    12.080    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_math_done_i_1
    SLICE_X13Y20         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.496    15.463    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X13Y20                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_done_reg/C
                         clock pessimism              0.115    15.577    
                         clock uncertainty           -0.128    15.449    
    SLICE_X13Y20         FDRE (Setup_fdre_C_D)        0.029    15.478    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/math_done_reg
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                         -12.080    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.402ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.966ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@13.966ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.210ns  (logic 2.056ns (20.136%)  route 8.154ns (79.864%))
  Logic Levels:           9  (LUT2=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 15.471 - 13.966 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.674     1.674    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y34                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     2.192 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[2]/Q
                         net (fo=1, routed)           0.884     3.076    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_op_code_retimed_reg[2]
    SLICE_X10Y35         LUT2 (Prop_lut2_I0_O)        0.119     3.195 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/instruction_info_reg[6]_i_4/O
                         net (fo=140, routed)         2.178     5.373    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code[2]
    SLICE_X23Y18         LUT6 (Prop_lut6_I0_O)        0.355     5.728 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_61/O
                         net (fo=2, routed)           0.274     6.002    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_61
    SLICE_X23Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.126 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[7]_i_60/O
                         net (fo=3, routed)           0.687     6.813    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[7]_i_60
    SLICE_X22Y18         LUT6 (Prop_lut6_I1_O)        0.124     6.937 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[6]_i_16/O
                         net (fo=2, routed)           0.930     7.868    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[6]_i_16
    SLICE_X24Y27         LUT2 (Prop_lut2_I1_O)        0.116     7.984 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P[6]_i_6/O
                         net (fo=4, routed)           0.828     8.812    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P[6]_i_6
    SLICE_X23Y21         LUT6 (Prop_lut6_I4_O)        0.328     9.140 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_24/O
                         net (fo=1, routed)           0.439     9.578    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_24
    SLICE_X21Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.702 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_10/O
                         net (fo=1, routed)           0.309    10.011    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_10
    SLICE_X17Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.135 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_3/O
                         net (fo=1, routed)           0.402    10.537    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_3
    SLICE_X17Y22         LUT5 (Prop_lut5_I0_O)        0.124    10.661 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG[15]_i_1/O
                         net (fo=16, routed)          1.223    11.884    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG[15]_i_1
    SLICE_X13Y38         FDCE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                     13.966    13.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487    15.454    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178    12.276 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599    13.875    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.504    15.471    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X13Y38                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[12]/C
                         clock pessimism              0.149    15.619    
                         clock uncertainty           -0.128    15.491    
    SLICE_X13Y38         FDCE (Setup_fdce_C_CE)      -0.205    15.286    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[12]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -11.884    
  -------------------------------------------------------------------
                         slack                                  3.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.558     0.558    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X7Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141     0.699 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[4]/Q
                         net (fo=6, routed)           0.077     0.776    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_PC_reg[4]
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.045     0.821 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.821    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[4]
    SLICE_X6Y30          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.824     0.824    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X6Y30                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[4]/C
                         clock pessimism             -0.253     0.571    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121     0.692    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.557     0.557    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X25Y37                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[13]/Q
                         net (fo=1, routed)           0.087     0.785    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location[13]
    SLICE_X24Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.830 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[13]_i_1/O
                         net (fo=1, routed)           0.000     0.830    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[13]
    SLICE_X24Y37         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.824     0.824    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X24Y37                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[13]/C
                         clock pessimism             -0.254     0.570    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.120     0.690    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.072%)  route 0.316ns (62.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.555     0.555    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X22Y33                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[10]/Q
                         net (fo=1, routed)           0.316     1.011    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location[10]
    SLICE_X14Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.056 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.056    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[10]
    SLICE_X14Y39         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.829     0.829    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X14Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[10]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X14Y39         FDRE (Hold_fdre_C_D)         0.092     0.916    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.015%)  route 0.345ns (64.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.555     0.555    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X22Y33                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[9]/Q
                         net (fo=1, routed)           0.345     1.041    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location[9]
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.086 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.086    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[9]
    SLICE_X14Y36         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.826     0.826    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X14Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[9]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.091     0.912    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.631%)  route 0.165ns (56.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.029ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.128     0.272 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.165     0.437    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1                                                     r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/I0
                         clock pessimism              0.049     0.020    
                         clock uncertainty            0.128     0.148    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.106     0.254    Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer_retimed_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.223%)  route 0.327ns (63.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.561     0.561    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X19Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer_retimed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer_retimed_reg[13]/Q
                         net (fo=1, routed)           0.209     0.911    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_effective_memory_pointer_retimed_reg[13]
    SLICE_X25Y38         LUT2 (Prop_lut2_I0_O)        0.045     0.956 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location[13]_i_1/O
                         net (fo=2, routed)           0.118     1.074    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer[13]
    SLICE_X25Y37         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.824     0.824    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X25Y37                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[13]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X25Y37         FDRE (Hold_fdre_C_D)         0.070     0.889    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/write_back_location_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer_retimed_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.031%)  route 0.361ns (65.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.558     0.558    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X22Y38                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[13]/Q
                         net (fo=14, routed)          0.361     1.059    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_StackPointer_reg[13]
    SLICE_X19Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.104 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer_retimed[13]_i_1/O
                         net (fo=1, routed)           0.000     1.104    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_effective_memory_pointer_retimed[13]_i_1
    SLICE_X19Y39         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer_retimed_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.829     0.829    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X19Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer_retimed_reg[13]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.091     0.915    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/effective_memory_pointer_retimed_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.141     0.285 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.104     0.389    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1[0]
    SLICE_X21Y46         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.406    -0.151    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf_en/O
                         net (fo=8, routed)           0.497     0.389    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X21Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1_reg[1]/C
                         clock pessimism             -0.245     0.144    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.047     0.191    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/data_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.426%)  route 0.096ns (31.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.553     0.553    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X8Y24                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.164     0.717 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[2]/Q
                         net (fo=12, routed)          0.096     0.813    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_FSM_onehot_state_reg[2]
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.045     0.858 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/data_enable_i_1/O
                         net (fo=1, routed)           0.000     0.858    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_data_enable_i_1
    SLICE_X9Y24          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/data_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.818     0.818    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X9Y24                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/data_enable_reg/C
                         clock pessimism             -0.252     0.566    
    SLICE_X9Y24          FDRE (Hold_fdre_C_D)         0.092     0.658    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/data_enable_reg
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.286%)  route 0.127ns (37.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.557     0.557    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y29                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDPE (Prop_fdpe_C_Q)         0.164     0.721 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[8]/Q
                         net (fo=14, routed)          0.127     0.847    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_StackPointer_reg[8]
    SLICE_X10Y27         LUT6 (Prop_lut6_I5_O)        0.045     0.892 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[8]_i_1/O
                         net (fo=1, routed)           0.000     0.892    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out[8]
    SLICE_X10Y27         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.821     0.821    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y27                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[8]/C
                         clock pessimism             -0.252     0.569    
    SLICE_X10Y27         FDRE (Hold_fdre_C_D)         0.121     0.690    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Interface_Master_BD_clk_wiz_0_0
Waveform:           { 0 6.98305 }
Period:             13.966
Sources:            { Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                      
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     13.966  11.811   BUFGCTRL_X0Y1    Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/I0                                                                        
Min Period        n/a     BUFH/I              n/a            2.155     13.966  11.811   BUFHCE_X0Y0      Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf_en/I                                                                      
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     13.966  12.717   MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0                                                                 
Min Period        n/a     FDCE/C              n/a            1.000     13.966  12.966   SLICE_X6Y32      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[0]/C              
Min Period        n/a     FDCE/C              n/a            1.000     13.966  12.966   SLICE_X12Y37     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[10]/C             
Min Period        n/a     FDCE/C              n/a            1.000     13.966  12.966   SLICE_X12Y40     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[11]/C             
Min Period        n/a     FDCE/C              n/a            1.000     13.966  12.966   SLICE_X13Y38     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[12]/C             
Min Period        n/a     FDCE/C              n/a            1.000     13.966  12.966   SLICE_X20Y39     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[13]/C             
Min Period        n/a     FDCE/C              n/a            1.000     13.966  12.966   SLICE_X16Y38     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[14]/C             
Min Period        n/a     FDCE/C              n/a            1.000     13.966  12.966   SLICE_X30Y37     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[15]/C             
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   13.966  199.394  MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0                                                                 
Low Pulse Width   Slow    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X12Y37     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[10]/C             
Low Pulse Width   Slow    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X13Y37     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/X_REG_reg[10]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.983   6.483    SLICE_X10Y36     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[0]/C    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.983   6.483    SLICE_X10Y36     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[3]/C    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.983   6.483    SLICE_X10Y36     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[4]/C    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.983   6.483    SLICE_X10Y36     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[5]/C    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.983   6.483    SLICE_X11Y36     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[6]/C    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.983   6.483    SLICE_X10Y35     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/op_code_retimed_reg[7]/C    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     6.983   6.483    SLICE_X12Y36     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/requested_values_reg[12]/C  
Low Pulse Width   Slow    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X11Y37     Interface_Master_BD_i/AXIinterfacefor65816_0/X_REG_reg[15]_i_12/C                                                        
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X11Y28     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[7]/C              
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X10Y21     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[11]/C  
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X12Y21     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[14]/C  
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X11Y21     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[15]/C  
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X12Y21     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[16]/C  
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X10Y21     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/FSM_onehot_state_reg[8]/C   
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X8Y28      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[1]/C       
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X8Y28      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[6]/C       
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X8Y28      Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[7]/C       
High Pulse Width  Fast    FDCE/C              n/a            0.500     6.983   6.483    SLICE_X15Y31     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[9]/C       



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Interface_Master_BD_clk_wiz_0_0
  To Clock:  clk_out2_Interface_Master_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      136.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       68.924ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             136.446ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.478ns (40.632%)  route 0.698ns (59.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 138.756 - 138.847 ) 
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.307    -0.554    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -0.422 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.838     0.416    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.478     0.894 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.698     1.592    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599   138.756    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3                                                     r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/I0
                         clock pessimism             -0.171   138.586    
                         clock uncertainty           -0.200   138.386    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.348   138.038    Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf
  -------------------------------------------------------------------
                         required time                        138.038    
                         arrival time                          -1.592    
  -------------------------------------------------------------------
                         slack                                136.446    

Slack (MET) :             136.777ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.580ns (30.503%)  route 1.321ns (69.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 140.337 - 138.847 ) 
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.662     1.662    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X17Y19                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.456     2.118 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/Q
                         net (fo=2, routed)           1.321     3.439    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[3]
    SLICE_X17Y19         LUT4 (Prop_lut4_I3_O)        0.124     3.563 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     3.563    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/plusOp__0[3]
    SLICE_X17Y19         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599   138.756    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   138.847 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.489   140.337    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X17Y19                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C
                         clock pessimism              0.173   140.509    
                         clock uncertainty           -0.200   140.310    
    SLICE_X17Y19         FDRE (Setup_fdre_C_D)        0.031   140.341    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                        140.341    
                         arrival time                          -3.563    
  -------------------------------------------------------------------
                         slack                                136.777    

Slack (MET) :             137.217ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.580ns (40.364%)  route 0.857ns (59.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 140.337 - 138.847 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.661     1.661    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X18Y20                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/Q
                         net (fo=5, routed)           0.857     2.974    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[0]
    SLICE_X17Y19         LUT2 (Prop_lut2_I0_O)        0.124     3.098 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     3.098    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/plusOp__0[1]
    SLICE_X17Y19         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599   138.756    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   138.847 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.489   140.337    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X17Y19                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C
                         clock pessimism              0.149   140.485    
                         clock uncertainty           -0.200   140.286    
    SLICE_X17Y19         FDRE (Setup_fdre_C_D)        0.029   140.315    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                        140.315    
                         arrival time                          -3.098    
  -------------------------------------------------------------------
                         slack                                137.217    

Slack (MET) :             137.217ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.580ns (40.308%)  route 0.859ns (59.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 140.337 - 138.847 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.661     1.661    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X18Y20                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/Q
                         net (fo=5, routed)           0.859     2.976    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[0]
    SLICE_X17Y19         LUT3 (Prop_lut3_I0_O)        0.124     3.100 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     3.100    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/plusOp__0[2]
    SLICE_X17Y19         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599   138.756    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   138.847 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.489   140.337    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X17Y19                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/C
                         clock pessimism              0.149   140.485    
                         clock uncertainty           -0.200   140.286    
    SLICE_X17Y19         FDRE (Setup_fdre_C_D)        0.031   140.317    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                        140.317    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                137.217    

Slack (MET) :             137.330ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.478ns (42.369%)  route 0.650ns (57.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 139.187 - 138.847 ) 
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.307    -0.554    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -0.422 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.838     0.416    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.478     0.894 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.650     1.544    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[5]
    SLICE_X20Y46         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.170   138.327    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081   138.408 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.779   139.187    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/C
                         clock pessimism              0.076   139.263    
                         clock uncertainty           -0.200   139.064    
    SLICE_X20Y46         FDRE (Setup_fdre_C_D)       -0.190   138.874    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                        138.874    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                137.330    

Slack (MET) :             137.408ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.580ns (45.645%)  route 0.691ns (54.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 140.337 - 138.847 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760    -0.101    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.661     1.661    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X18Y20                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/Q
                         net (fo=5, routed)           0.691     2.808    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[0]
    SLICE_X18Y20         LUT1 (Prop_lut1_I0_O)        0.124     2.932 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.932    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/plusOp__0[0]
    SLICE_X18Y20         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.599   138.756    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   138.847 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           1.489   140.337    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X18Y20                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
                         clock pessimism              0.172   140.508    
                         clock uncertainty           -0.200   140.309    
    SLICE_X18Y20         FDRE (Setup_fdre_C_D)        0.031   140.340    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                        140.340    
                         arrival time                          -2.932    
  -------------------------------------------------------------------
                         slack                                137.408    

Slack (MET) :             137.479ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.478ns (48.593%)  route 0.506ns (51.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 139.187 - 138.847 ) 
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.307    -0.554    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -0.422 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.838     0.416    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.478     0.894 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.506     1.400    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[6]
    SLICE_X20Y46         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.170   138.327    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081   138.408 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.779   139.187    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/C
                         clock pessimism              0.076   139.263    
                         clock uncertainty           -0.200   139.064    
    SLICE_X20Y46         FDRE (Setup_fdre_C_D)       -0.185   138.879    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                        138.879    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                137.479    

Slack (MET) :             137.485ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.518ns (46.269%)  route 0.602ns (53.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 139.187 - 138.847 ) 
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.307    -0.554    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -0.422 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.838     0.416    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     0.934 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.602     1.536    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[0]
    SLICE_X20Y46         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.170   138.327    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081   138.408 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.779   139.187    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C
                         clock pessimism              0.076   139.263    
                         clock uncertainty           -0.200   139.064    
    SLICE_X20Y46         FDRE (Setup_fdre_C_D)       -0.043   139.021    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                        139.021    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                137.485    

Slack (MET) :             137.496ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.518ns (46.785%)  route 0.589ns (53.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 139.187 - 138.847 ) 
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.307    -0.554    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -0.422 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.838     0.416    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.518     0.934 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.589     1.523    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[1]
    SLICE_X20Y46         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.170   138.327    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081   138.408 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.779   139.187    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C
                         clock pessimism              0.076   139.263    
                         clock uncertainty           -0.200   139.064    
    SLICE_X20Y46         FDRE (Setup_fdre_C_D)       -0.045   139.019    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                        139.019    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                137.496    

Slack (MET) :             137.587ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            138.847ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@138.847ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.340ns = ( 139.187 - 138.847 ) 
    Source Clock Delay      (SCD):    0.416ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677     1.677    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.307    -0.554    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.132    -0.422 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.838     0.416    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.478     0.894 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.382     1.276    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[4]
    SLICE_X20Y46         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    138.847   138.847 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   138.847 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   140.335    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.178   137.157 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.170   138.327    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081   138.408 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.779   139.187    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/C
                         clock pessimism              0.076   139.263    
                         clock uncertainty           -0.200   139.064    
    SLICE_X20Y46         FDRE (Setup_fdre_C_D)       -0.201   138.863    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                        138.863    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                137.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     0.308 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.112     0.420    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[2]
    SLICE_X20Y46         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -0.151    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.389    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/C
                         clock pessimism             -0.245     0.144    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.076     0.220    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     0.308 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.112     0.420    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[3]
    SLICE_X20Y46         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -0.151    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.389    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/C
                         clock pessimism             -0.245     0.144    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.060     0.204    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.148ns (34.709%)  route 0.278ns (65.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.029ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.148     0.292 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.278     0.571    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[7]
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3                                                     r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/I0
                         clock pessimism              0.049     0.020    
                         clock uncertainty            0.200     0.220    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.106     0.326    Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf
  -------------------------------------------------------------------
                         required time                         -0.326    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.504%)  route 0.168ns (47.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           0.555     0.555    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X17Y19                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/Q
                         net (fo=4, routed)           0.168     0.864    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[1]
    SLICE_X17Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.909 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.909    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/plusOp__0[3]
    SLICE_X17Y19         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           0.821     0.821    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X17Y19                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X17Y19         FDRE (Hold_fdre_C_D)         0.092     0.647    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.148     0.292 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.119     0.411    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[4]
    SLICE_X20Y46         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -0.151    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.389    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]/C
                         clock pessimism             -0.245     0.144    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.000     0.144    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           0.555     0.555    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X17Y19                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/Q
                         net (fo=4, routed)           0.179     0.875    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[1]
    SLICE_X17Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.920 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.920    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/plusOp__0[1]
    SLICE_X17Y19         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           0.821     0.821    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X17Y19                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X17Y19         FDRE (Hold_fdre_C_D)         0.091     0.646    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           0.555     0.555    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X17Y19                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/Q
                         net (fo=4, routed)           0.181     0.877    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[1]
    SLICE_X17Y19         LUT3 (Prop_lut3_I1_O)        0.045     0.922 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.922    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/plusOp__0[2]
    SLICE_X17Y19         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           0.821     0.821    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X17Y19                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X17Y19         FDRE (Hold_fdre_C_D)         0.092     0.647    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.032%)  route 0.226ns (57.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     0.308 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.226     0.534    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[1]
    SLICE_X20Y46         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -0.151    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.389    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C
                         clock pessimism             -0.245     0.144    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.076     0.220    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.779%)  route 0.229ns (58.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.164     0.308 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.229     0.537    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[0]
    SLICE_X20Y46         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -0.151    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.389    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C
                         clock pessimism             -0.245     0.144    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.076     0.220    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Path Group:             clk_out2_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.165%)  route 0.180ns (54.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.389ns
    Source Clock Delay      (SCD):    0.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.362    -0.146    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -0.126 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.270     0.144    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDRE (Prop_fdre_C_Q)         0.148     0.292 r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.180     0.472    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2[6]
    SLICE_X20Y46         FDRE                                         r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.406    -0.151    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -0.108 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/O
                         net (fo=8, routed)           0.497     0.389    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0_en_clk
    SLICE_X20Y46                                                      r  Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]/C
                         clock pessimism             -0.245     0.144    
    SLICE_X20Y46         FDRE (Hold_fdre_C_D)         0.011     0.155    Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Interface_Master_BD_clk_wiz_0_0
Waveform:           { 0 69.4237 }
Period:             138.847
Sources:            { Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual   Slack    Location         Pin                                                                                                                 
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     138.847  136.692  BUFGCTRL_X0Y3    Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/I0                                                                   
Min Period        n/a     BUFH/I              n/a            2.155     138.847  136.692  BUFHCE_X0Y1      Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf_en/I                                                                 
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     138.847  137.598  MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1                                                            
Min Period        n/a     FDRE/C              n/a            1.000     138.847  137.847  SLICE_X18Y20     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C  
Min Period        n/a     FDRE/C              n/a            1.000     138.847  137.847  SLICE_X17Y19     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C  
Min Period        n/a     FDRE/C              n/a            1.000     138.847  137.847  SLICE_X17Y19     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/C  
Min Period        n/a     FDRE/C              n/a            1.000     138.847  137.847  SLICE_X17Y19     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C  
Min Period        n/a     FDRE/C              n/a            1.000     138.847  137.847  SLICE_X20Y46     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/C                                                                
Min Period        n/a     FDRE/C              n/a            1.000     138.847  137.847  SLICE_X20Y46     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C                                                                
Min Period        n/a     FDRE/C              n/a            1.000     138.847  137.847  SLICE_X20Y46     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C                                                                
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   138.847  74.513   MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1                                                            
Low Pulse Width   Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X17Y19     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X17Y19     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X17Y19     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y46     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/C                                                                
Low Pulse Width   Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y46     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/C                                                                
Low Pulse Width   Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y46     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C                                                                
Low Pulse Width   Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y46     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C                                                                
Low Pulse Width   Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y46     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C                                                                
Low Pulse Width   Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y46     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C                                                                
Low Pulse Width   Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y46     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[3]/C                                                                
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X18Y20     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X17Y19     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X17Y19     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[1]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X17Y19     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X17Y19     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[2]/C  
High Pulse Width  Slow    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X17Y19     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X17Y19     Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[3]/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y46     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[0]/C                                                                
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y46     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[1]/C                                                                
High Pulse Width  Fast    FDRE/C              n/a            0.500     69.424   68.924   SLICE_X20Y46     Interface_Master_BD_i/clk_wiz_0/U0/seq_reg2_reg[2]/C                                                                



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Interface_Master_BD_clk_wiz_0_0
  To Clock:  clkfbout_Interface_Master_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Interface_Master_BD_clk_wiz_0_0
Waveform:           { 0 20 }
Period:             40.000
Sources:            { Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                        
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y4    Interface_Master_BD_i/clk_wiz_0/U0/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X0Y0  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg19_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 0.642ns (8.293%)  route 7.100ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.670     2.978    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X24Y49                                                      r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           1.466     4.962    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X10Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.086 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=656, routed)         5.634    10.720    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X32Y39         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg19_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.498    12.690    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg19_reg[17]/C
                         clock pessimism              0.231    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X32Y39         FDRE (Setup_fdre_C_R)       -0.524    12.243    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg19_reg[17]
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg23_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 0.642ns (8.293%)  route 7.100ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.670     2.978    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X24Y49                                                      r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           1.466     4.962    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X10Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.086 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=656, routed)         5.634    10.720    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X32Y39         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg23_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.498    12.690    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg23_reg[17]/C
                         clock pessimism              0.231    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X32Y39         FDRE (Setup_fdre_C_R)       -0.524    12.243    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg23_reg[17]
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 1.158ns (13.964%)  route 7.135ns (86.036%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.681     2.989    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y44                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDSE (Prop_fdse_C_Q)         0.518     3.507 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/Q
                         net (fo=104, routed)         5.908     9.415    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_araddr_reg[2]_rep
    SLICE_X5Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.539 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata[2]_i_9/O
                         net (fo=1, routed)           0.000     9.539    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_rdata[2]_i_9
    SLICE_X5Y18          MUXF7 (Prop_muxf7_I1_O)      0.217     9.756 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]_i_3/O
                         net (fo=1, routed)           1.227    10.983    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I36
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.299    11.282 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000    11.282    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X4Y28          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.539    12.731    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y28                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.231    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.081    12.889    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                         -11.282    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg16_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 0.642ns (8.293%)  route 7.100ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.670     2.978    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X24Y49                                                      r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           1.466     4.962    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X10Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.086 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=656, routed)         5.634    10.720    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X33Y39         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg16_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.498    12.690    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg16_reg[17]/C
                         clock pessimism              0.231    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X33Y39         FDRE (Setup_fdre_C_R)       -0.429    12.338    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg16_reg[17]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg18_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 0.642ns (8.293%)  route 7.100ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.670     2.978    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X24Y49                                                      r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           1.466     4.962    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X10Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.086 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=656, routed)         5.634    10.720    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X33Y39         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg18_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.498    12.690    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg18_reg[17]/C
                         clock pessimism              0.231    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X33Y39         FDRE (Setup_fdre_C_R)       -0.429    12.338    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg18_reg[17]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg22_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 0.642ns (8.293%)  route 7.100ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.670     2.978    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X24Y49                                                      r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           1.466     4.962    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X10Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.086 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=656, routed)         5.634    10.720    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X33Y39         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg22_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.498    12.690    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg22_reg[17]/C
                         clock pessimism              0.231    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X33Y39         FDRE (Setup_fdre_C_R)       -0.429    12.338    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg22_reg[17]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg24_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 0.642ns (8.293%)  route 7.100ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.670     2.978    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X24Y49                                                      r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           1.466     4.962    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X10Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.086 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=656, routed)         5.634    10.720    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X33Y39         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg24_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.498    12.690    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg24_reg[18]/C
                         clock pessimism              0.231    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X33Y39         FDRE (Setup_fdre_C_R)       -0.429    12.338    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg24_reg[18]
  -------------------------------------------------------------------
                         required time                         12.338    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.212ns  (logic 1.158ns (14.101%)  route 7.054ns (85.899%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.681     2.989    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y44                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDSE (Prop_fdse_C_Q)         0.518     3.507 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/Q
                         net (fo=104, routed)         5.834     9.341    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_araddr_reg[2]_rep
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.465 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata[4]_i_9/O
                         net (fo=1, routed)           0.000     9.465    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_rdata[4]_i_9
    SLICE_X2Y18          MUXF7 (Prop_muxf7_I1_O)      0.217     9.682 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/O
                         net (fo=1, routed)           1.220    10.902    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I42
    SLICE_X6Y31          LUT6 (Prop_lut6_I1_O)        0.299    11.201 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    11.201    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X6Y31          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.496    12.688    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.231    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)        0.079    12.844    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  1.643    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg17_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 0.642ns (8.437%)  route 6.967ns (91.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.670     2.978    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X24Y49                                                      r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           1.466     4.962    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X10Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.086 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=656, routed)         5.501    10.587    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X32Y44         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg17_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.500    12.692    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y44                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg17_reg[18]/C
                         clock pessimism              0.231    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X32Y44         FDRE (Setup_fdre_C_R)       -0.524    12.245    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg17_reg[18]
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg18_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 0.642ns (8.437%)  route 6.967ns (91.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.670     2.978    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X24Y49                                                      r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.518     3.496 f  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=8, routed)           1.466     4.962    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X10Y48         LUT1 (Prop_lut1_I0_O)        0.124     5.086 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=656, routed)         5.501    10.587    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/n_0_axi_awready_i_1
    SLICE_X32Y44         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg18_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.500    12.692    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y44                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg18_reg[18]/C
                         clock pessimism              0.231    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X32Y44         FDRE (Setup_fdre_C_R)       -0.524    12.245    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg18_reg[18]
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                         -10.587    
  -------------------------------------------------------------------
                         slack                                  1.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.095%)  route 0.226ns (57.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.561     0.901    Interface_Master_BD_i/rst_processing_system7_0_71M/U0/slowest_sync_clk
    SLICE_X24Y49                                                      r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  Interface_Master_BD_i/rst_processing_system7_0_71M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.226     1.291    Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn
    SLICE_X19Y49         FDRE                                         r  Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.832     1.202    Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X19Y49                                                      r  Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                         clock pessimism             -0.034     1.168    
    SLICE_X19Y49         FDRE (Hold_fdre_C_D)         0.070     1.238    Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.565     0.905    Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y40                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.110     1.180    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X8Y39          SRLC32E                                      r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.832     1.202    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y39                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X8Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.262%)  route 0.186ns (55.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.582     0.923    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.186     1.257    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.893     1.263    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    Interface_Master_BD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.226ns (49.677%)  route 0.229ns (50.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.586     0.926    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y49                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[61]/Q
                         net (fo=1, routed)           0.229     1.283    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/n_0_skid_buffer_reg[61]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.098     1.381 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[61]_i_1/O
                         net (fo=1, routed)           0.000     1.381    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[61]
    SLICE_X3Y50          FDRE                                         r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.853     1.223    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X3Y50                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.107     1.301    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.457%)  route 0.193ns (56.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.582     0.923    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.193     1.263    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.893     1.263    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.053     1.181    Interface_Master_BD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.148ns (43.439%)  route 0.193ns (56.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.582     0.923    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.193     1.263    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.893     1.263    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.054     1.180    Interface_Master_BD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.364%)  route 0.280ns (68.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.586     0.926    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y48                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.280     1.335    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X4Y50          SRL16E                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.853     1.223    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y50                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.249    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.459%)  route 0.169ns (54.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.562     0.902    Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y36                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Interface_Master_BD_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.169     1.213    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X6Y37          SRLC32E                                      r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.830     1.200    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y37                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.263     0.938    
    SLICE_X6Y37          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.120    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.618%)  route 0.240ns (59.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.582     0.923    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.240     1.326    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.893     1.263    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    Interface_Master_BD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.239%)  route 0.244ns (59.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.582     0.923    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50                                                       r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.244     1.330    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.893     1.263    Interface_Master_BD_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    Interface_Master_BD_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                              
Min Period        n/a     BUFG/I       n/a            2.155     10.000  7.845  BUFGCTRL_X0Y0  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I                                                                                              
Min Period        n/a     FDSE/C       n/a            1.000     10.000  9.000  SLICE_X10Y44   Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C                                                                       
Min Period        n/a     FDSE/C       n/a            1.000     10.000  9.000  SLICE_X10Y44   Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C                                                                   
Min Period        n/a     FDSE/C       n/a            1.000     10.000  9.000  SLICE_X10Y37   Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C                                                                       
Min Period        n/a     FDSE/C       n/a            1.000     10.000  9.000  SLICE_X10Y37   Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C                                                                   
Min Period        n/a     FDSE/C       n/a            1.000     10.000  9.000  SLICE_X8Y44    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C                                                                       
Min Period        n/a     FDSE/C       n/a            1.000     10.000  9.000  SLICE_X8Y44    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C                                                                       
Min Period        n/a     FDSE/C       n/a            1.000     10.000  9.000  SLICE_X8Y44    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C                                                                       
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000  SLICE_X6Y45    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_arready_reg/C                                                                         
Min Period        n/a     FDRE/C       n/a            1.000     10.000  9.000  SLICE_X10Y42   Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C                                                                       
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X6Y50    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK         
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X6Y50    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK         
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X8Y50    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK         
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X8Y50    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK         
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X8Y50    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK         
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X8Y50    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK         
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X8Y50    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK         
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X8Y50    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK         
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980     5.000   4.020  SLICE_X12Y51   Interface_Master_BD_i/rst_processing_system7_0_71M/U0/EXT_LPF/POR_SRL_I/CLK                                                                                                      
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X6Y37    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y39    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK   
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y40    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y40    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y40    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y40    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X8Y39    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X8Y39    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X8Y39    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X4Y39    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK   
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980     5.000   4.020  SLICE_X8Y43    Interface_Master_BD_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Interface_Master_BD_clk_wiz_0_0
  To Clock:  clk_out1_Interface_Master_BD_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.122ns,  Total Violation       -3.122ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_Interface_Master_BD_clk_wiz_0_0'  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.136ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@11941.017ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@11940.882ns)
  Data Path Delay:        6.194ns  (logic 0.225ns (3.633%)  route 5.969ns (96.367%))
  Logic Levels:           2  (BUFGCTRL=1 LUT4=1)
  Clock Path Skew:        3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 11942.506 - 11941.017 ) 
    Source Clock Delay      (SCD):    -1.861ns = ( 11939.021 - 11940.882 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                  11940.882 11940.882 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 11940.882 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677 11942.559    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538 11939.021 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.760 11940.780    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101 11940.881 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           4.209 11945.090    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X16Y19         LUT4 (Prop_lut4_I2_O)        0.124 11945.214 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_i_1/O
                         net (fo=1, routed)           0.000 11945.214    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_ready_up_i_1
    SLICE_X16Y19         FDCE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                  11941.017 11941.017 r  
    BUFGCTRL_X0Y0        BUFG                         0.000 11941.017 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487 11942.504    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178 11939.326 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599 11940.925    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091 11941.016 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.489 11942.505    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X16Y19                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg/C
                         clock pessimism             -0.171 11942.334    
                         clock uncertainty           -0.320 11942.015    
    SLICE_X16Y19         FDCE (Setup_fdce_C_D)        0.077 11942.092    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg
  -------------------------------------------------------------------
                         required time                      11942.093    
                         arrival time                       -11945.214    
  -------------------------------------------------------------------
                         slack                                 -3.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@69.424ns period=138.847ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_out2_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.231ns (26.861%)  route 0.629ns (73.139%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out2_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout2_buf/O
                         net (fo=5, routed)           0.554     0.554    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk
    SLICE_X18Y20                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y20         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg[0]/Q
                         net (fo=5, routed)           0.286     0.981    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/tru_clk_cntr_reg__0[0]
    SLICE_X17Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.026 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_i_2/O
                         net (fo=1, routed)           0.343     1.369    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_ready_up_i_2
    SLICE_X16Y19         LUT4 (Prop_lut4_I0_O)        0.045     1.414 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_i_1/O
                         net (fo=1, routed)           0.000     1.414    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_ready_up_i_1
    SLICE_X16Y19         FDCE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.821     0.821    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X16Y19                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg/C
                         clock pessimism              0.049     0.870    
                         clock uncertainty            0.320     1.190    
    SLICE_X16Y19         FDCE (Hold_fdce_C_D)         0.120     1.310    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/ready_up_reg
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.104    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Interface_Master_BD_clk_wiz_0_0

Setup :           57  Failing Endpoints,  Worst Slack       -3.729ns,  Total Violation     -193.427ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.729ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.708ns  (logic 0.580ns (33.960%)  route 1.128ns (66.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 811.534 - 810.034 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 812.980 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.672   812.980    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y32                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456   813.436 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.436   813.872    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.124   813.996 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.692   814.688    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X11Y33         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.500   811.534    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X11Y33                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[16]/C
                         clock pessimism              0.000   811.534    
                         clock uncertainty           -0.371   811.164    
    SLICE_X11Y33         FDRE (Setup_fdre_C_CE)      -0.205   810.959    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[16]
  -------------------------------------------------------------------
                         required time                        810.959    
                         arrival time                        -814.688    
  -------------------------------------------------------------------
                         slack                                 -3.729    

Slack (VIOLATED) :        -3.729ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.708ns  (logic 0.580ns (33.960%)  route 1.128ns (66.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 811.534 - 810.034 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 812.980 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.672   812.980    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y32                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456   813.436 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.436   813.872    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.124   813.996 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.692   814.688    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X11Y33         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.500   811.534    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X11Y33                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[18]/C
                         clock pessimism              0.000   811.534    
                         clock uncertainty           -0.371   811.164    
    SLICE_X11Y33         FDRE (Setup_fdre_C_CE)      -0.205   810.959    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[18]
  -------------------------------------------------------------------
                         required time                        810.959    
                         arrival time                        -814.688    
  -------------------------------------------------------------------
                         slack                                 -3.729    

Slack (VIOLATED) :        -3.691ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.704ns  (logic 0.580ns (34.032%)  route 1.124ns (65.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 811.533 - 810.034 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 812.980 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.672   812.980    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y32                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456   813.436 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.436   813.872    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.124   813.996 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.688   814.684    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X10Y32         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.499   811.533    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y32                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[14]/C
                         clock pessimism              0.000   811.533    
                         clock uncertainty           -0.371   811.163    
    SLICE_X10Y32         FDRE (Setup_fdre_C_CE)      -0.169   810.994    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[14]
  -------------------------------------------------------------------
                         required time                        810.994    
                         arrival time                        -814.684    
  -------------------------------------------------------------------
                         slack                                 -3.691    

Slack (VIOLATED) :        -3.691ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.704ns  (logic 0.580ns (34.032%)  route 1.124ns (65.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 811.533 - 810.034 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 812.980 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.672   812.980    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y32                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456   813.436 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.436   813.872    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.124   813.996 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.688   814.684    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X10Y32         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.499   811.533    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y32                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[24]/C
                         clock pessimism              0.000   811.533    
                         clock uncertainty           -0.371   811.163    
    SLICE_X10Y32         FDRE (Setup_fdre_C_CE)      -0.169   810.994    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[24]
  -------------------------------------------------------------------
                         required time                        810.994    
                         arrival time                        -814.684    
  -------------------------------------------------------------------
                         slack                                 -3.691    

Slack (VIOLATED) :        -3.644ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.748ns  (logic 0.518ns (29.628%)  route 1.230ns (70.372%))
  Logic Levels:           0  
  Clock Path Skew:        -1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 811.578 - 810.034 ) 
    Source Clock Delay      (SCD):    3.028ns = ( 813.028 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.720   813.028    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.518   813.546 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[13]/Q
                         net (fo=3, routed)           1.230   814.776    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I31[13]
    SLICE_X5Y33          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.544   811.578    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X5Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[13]/C
                         clock pessimism              0.000   811.578    
                         clock uncertainty           -0.371   811.208    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)       -0.075   811.133    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[13]
  -------------------------------------------------------------------
                         required time                        811.133    
                         arrival time                        -814.776    
  -------------------------------------------------------------------
                         slack                                 -3.644    

Slack (VIOLATED) :        -3.594ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.617ns  (logic 0.580ns (35.876%)  route 1.037ns (64.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 811.578 - 810.034 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 812.980 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.672   812.980    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y32                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456   813.436 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.436   813.872    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.124   813.996 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.600   814.597    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X5Y33          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.544   811.578    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X5Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[11]/C
                         clock pessimism              0.000   811.578    
                         clock uncertainty           -0.371   811.208    
    SLICE_X5Y33          FDRE (Setup_fdre_C_CE)      -0.205   811.003    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[11]
  -------------------------------------------------------------------
                         required time                        811.003    
                         arrival time                        -814.597    
  -------------------------------------------------------------------
                         slack                                 -3.594    

Slack (VIOLATED) :        -3.594ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.617ns  (logic 0.580ns (35.876%)  route 1.037ns (64.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 811.578 - 810.034 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 812.980 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.672   812.980    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y32                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456   813.436 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.436   813.872    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.124   813.996 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.600   814.597    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X5Y33          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.544   811.578    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X5Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[12]/C
                         clock pessimism              0.000   811.578    
                         clock uncertainty           -0.371   811.208    
    SLICE_X5Y33          FDRE (Setup_fdre_C_CE)      -0.205   811.003    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[12]
  -------------------------------------------------------------------
                         required time                        811.003    
                         arrival time                        -814.597    
  -------------------------------------------------------------------
                         slack                                 -3.594    

Slack (VIOLATED) :        -3.594ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.617ns  (logic 0.580ns (35.876%)  route 1.037ns (64.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 811.578 - 810.034 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 812.980 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.672   812.980    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y32                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456   813.436 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.436   813.872    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.124   813.996 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.600   814.597    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X5Y33          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.544   811.578    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X5Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[13]/C
                         clock pessimism              0.000   811.578    
                         clock uncertainty           -0.371   811.208    
    SLICE_X5Y33          FDRE (Setup_fdre_C_CE)      -0.205   811.003    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[13]
  -------------------------------------------------------------------
                         required time                        811.003    
                         arrival time                        -814.597    
  -------------------------------------------------------------------
                         slack                                 -3.594    

Slack (VIOLATED) :        -3.594ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.617ns  (logic 0.580ns (35.876%)  route 1.037ns (64.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 811.578 - 810.034 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 812.980 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.672   812.980    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y32                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456   813.436 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.436   813.872    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.124   813.996 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.600   814.597    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X5Y33          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.544   811.578    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X5Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[15]/C
                         clock pessimism              0.000   811.578    
                         clock uncertainty           -0.371   811.208    
    SLICE_X5Y33          FDRE (Setup_fdre_C_CE)      -0.205   811.003    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[15]
  -------------------------------------------------------------------
                         required time                        811.003    
                         arrival time                        -814.597    
  -------------------------------------------------------------------
                         slack                                 -3.594    

Slack (VIOLATED) :        -3.594ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@810.034ns - clk_fpga_0 rise@810.000ns)
  Data Path Delay:        1.617ns  (logic 0.580ns (35.876%)  route 1.037ns (64.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 811.578 - 810.034 ) 
    Source Clock Delay      (SCD):    2.980ns = ( 812.980 - 810.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    810.000   810.000 r  
    PS7_X0Y0             PS7                          0.000   810.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   811.207    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   811.308 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.672   812.980    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y32                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456   813.436 f  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg12_reg[0]/Q
                         net (fo=5, routed)           0.436   813.872    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/DATA_RDY
    SLICE_X7Y33          LUT2 (Prop_lut2_I1_O)        0.124   813.996 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull[31]_i_1/O
                         net (fo=24, routed)          0.600   814.597    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_chunk_pull[31]_i_1
    SLICE_X5Y33          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                    810.034   810.034 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   810.034 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.487   811.521    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.178   808.344 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.599   809.943    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   810.034 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.544   811.578    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X5Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[17]/C
                         clock pessimism              0.000   811.578    
                         clock uncertainty           -0.371   811.208    
    SLICE_X5Y33          FDRE (Setup_fdre_C_CE)      -0.205   811.003    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[17]
  -------------------------------------------------------------------
                         required time                        811.003    
                         arrival time                        -814.597    
  -------------------------------------------------------------------
                         slack                                 -3.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.197%)  route 0.210ns (59.803%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.562     0.902    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[18]/Q
                         net (fo=3, routed)           0.210     1.253    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I31[18]
    SLICE_X11Y33         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.827     0.827    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X11Y33                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[18]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.371     1.198    
    SLICE_X11Y33         FDRE (Hold_fdre_C_D)         0.055     1.253    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.112%)  route 0.285ns (66.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.561     0.901    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[26]/Q
                         net (fo=3, routed)           0.285     1.327    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I31[26]
    SLICE_X10Y33         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.827     0.827    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y33                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[26]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.371     1.198    
    SLICE_X10Y33         FDRE (Hold_fdre_C_D)         0.083     1.281    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.753%)  route 0.289ns (67.247%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.561     0.901    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[25]/Q
                         net (fo=3, routed)           0.289     1.332    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I31[25]
    SLICE_X10Y33         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.827     0.827    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y33                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[25]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.371     1.198    
    SLICE_X10Y33         FDRE (Hold_fdre_C_D)         0.085     1.283    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.579%)  route 0.279ns (66.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.581     0.921    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y34                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[22]/Q
                         net (fo=3, routed)           0.279     1.341    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I31[22]
    SLICE_X5Y33          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.846     0.846    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X5Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[22]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.371     1.217    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.071     1.288    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.088%)  route 0.285ns (66.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.580     0.920    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[11]/Q
                         net (fo=3, routed)           0.285     1.347    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I31[11]
    SLICE_X5Y33          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.846     0.846    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X5Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[11]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.371     1.217    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.057     1.274    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.050%)  route 0.286ns (66.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.562     0.902    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[21]/Q
                         net (fo=3, routed)           0.286     1.329    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I31[21]
    SLICE_X7Y35          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.829     0.829    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X7Y35                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[21]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.371     1.200    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.055     1.255    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.210%)  route 0.265ns (61.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.560     0.900    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y32                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[16]/Q
                         net (fo=3, routed)           0.265     1.330    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I31[16]
    SLICE_X11Y33         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.827     0.827    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X11Y33                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[16]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.371     1.198    
    SLICE_X11Y33         FDRE (Hold_fdre_C_D)         0.057     1.255    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.355%)  route 0.309ns (68.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.562     0.902    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[28]/Q
                         net (fo=3, routed)           0.309     1.352    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I31[28]
    SLICE_X7Y35          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.829     0.829    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X7Y35                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[28]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.371     1.200    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.072     1.272    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.410%)  route 0.308ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.562     0.902    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y36                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[30]/Q
                         net (fo=3, routed)           0.308     1.351    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I31[30]
    SLICE_X7Y35          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.829     0.829    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X7Y35                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[30]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.371     1.200    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.071     1.271    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Path Group:             clk_out1_Interface_Master_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.761%)  route 0.317ns (69.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.562     0.902    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/slv_reg11_reg[29]/Q
                         net (fo=3, routed)           0.317     1.361    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/I31[29]
    SLICE_X7Y35          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.812     0.812    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.528    -0.029    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.829     0.829    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X7Y35                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[29]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.371     1.200    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.075     1.275    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/chunk_pull_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.086    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Interface_Master_BD_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :           24  Failing Endpoints,  Worst Slack       -3.550ns,  Total Violation      -68.561ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.550ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        4.266ns  (logic 1.091ns (25.576%)  route 3.175ns (74.424%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 3312.688 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 3311.633 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.667  3311.633    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X11Y28                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.456  3312.089 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/A_REG_reg[7]/Q
                         net (fo=22, routed)          2.012  3314.101    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_A_REG_reg[7]
    SLICE_X9Y29          LUT5 (Prop_lut5_I1_O)        0.124  3314.225 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[7]_i_12/O
                         net (fo=1, routed)           0.000  3314.225    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[7]_i_12
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I0_O)      0.212  3314.437 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[7]_i_5/O
                         net (fo=1, routed)           1.163  3315.600    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[7]_i_5
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.299  3315.899 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000  3315.899    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X7Y29          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.495  3312.688    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y29                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000  3312.688    
                         clock uncertainty           -0.371  3312.317    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)        0.032  3312.349    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                       3312.349    
                         arrival time                       -3315.899    
  -------------------------------------------------------------------
                         slack                                 -3.550    

Slack (VIOLATED) :        -3.328ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        4.089ns  (logic 1.091ns (26.680%)  route 2.998ns (73.320%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 3312.688 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.672ns = ( 3311.638 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.672  3311.638    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X9Y32                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDRE (Prop_fdre_C_Q)         0.456  3312.094 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[5]/Q
                         net (fo=6, routed)           1.303  3313.397    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_state_machine_onehot_reg[5]
    SLICE_X7Y32          LUT4 (Prop_lut4_I2_O)        0.124  3313.521 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[5]_i_10/O
                         net (fo=1, routed)           0.000  3313.521    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[5]_i_10
    SLICE_X7Y32          MUXF7 (Prop_muxf7_I0_O)      0.212  3313.733 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[5]_i_4/O
                         net (fo=1, routed)           1.695  3315.428    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[5]_i_4
    SLICE_X6Y31          LUT6 (Prop_lut6_I3_O)        0.299  3315.728 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000  3315.728    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X6Y31          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.496  3312.688    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000  3312.688    
                         clock uncertainty           -0.371  3312.318    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)        0.081  3312.399    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                       3312.399    
                         arrival time                       -3315.727    
  -------------------------------------------------------------------
                         slack                                 -3.328    

Slack (VIOLATED) :        -3.195ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        3.998ns  (logic 1.148ns (28.713%)  route 2.850ns (71.287%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 3312.731 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 3311.639 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.673  3311.639    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X8Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518  3312.157 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[2]/Q
                         net (fo=6, routed)           1.523  3313.681    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_state_machine_onehot_reg[2]
    SLICE_X6Y28          LUT4 (Prop_lut4_I2_O)        0.124  3313.805 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[2]_i_10/O
                         net (fo=1, routed)           0.000  3313.805    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[2]_i_10
    SLICE_X6Y28          MUXF7 (Prop_muxf7_I0_O)      0.209  3314.014 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[2]_i_4/O
                         net (fo=1, routed)           1.327  3315.341    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[2]_i_4
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.297  3315.638 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000  3315.638    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X4Y28          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.539  3312.731    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y28                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000  3312.731    
                         clock uncertainty           -0.371  3312.361    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.081  3312.442    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                       3312.442    
                         arrival time                       -3315.637    
  -------------------------------------------------------------------
                         slack                                 -3.195    

Slack (VIOLATED) :        -3.193ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        3.951ns  (logic 1.187ns (30.042%)  route 2.764ns (69.958%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 3312.688 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 3311.639 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.673  3311.639    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X6Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.518  3312.157 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[0]/Q
                         net (fo=7, routed)           1.678  3313.836    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_PC_reg[0]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.124  3313.960 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[0]_i_13/O
                         net (fo=1, routed)           0.000  3313.960    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[0]_i_13
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I1_O)      0.247  3314.207 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[0]_i_5/O
                         net (fo=1, routed)           1.086  3315.292    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[0]_i_5
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.298  3315.591 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000  3315.591    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X6Y31          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.496  3312.688    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000  3312.688    
                         clock uncertainty           -0.371  3312.318    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)        0.079  3312.397    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                       3312.397    
                         arrival time                       -3315.590    
  -------------------------------------------------------------------
                         slack                                 -3.193    

Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        3.860ns  (logic 1.181ns (30.596%)  route 2.679ns (69.404%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 3312.686 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 3311.639 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.673  3311.639    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X8Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518  3312.157 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[1]/Q
                         net (fo=6, routed)           1.502  3313.660    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_state_machine_onehot_reg[1]
    SLICE_X8Y29          LUT4 (Prop_lut4_I2_O)        0.124  3313.784 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[1]_i_10/O
                         net (fo=1, routed)           0.000  3313.784    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[1]_i_10
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I0_O)      0.241  3314.025 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[1]_i_4/O
                         net (fo=1, routed)           1.177  3315.201    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[1]_i_4
    SLICE_X9Y27          LUT6 (Prop_lut6_I3_O)        0.298  3315.499 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000  3315.499    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X9Y27          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.493  3312.686    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y27                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000  3312.686    
                         clock uncertainty           -0.371  3312.315    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)        0.032  3312.347    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                       3312.347    
                         arrival time                       -3315.499    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.062ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        3.781ns  (logic 1.187ns (31.393%)  route 2.594ns (68.607%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 3312.688 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 3311.629 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.663  3311.629    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X8Y26                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.518  3312.147 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[6]/Q
                         net (fo=3, routed)           1.254  3313.401    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P_reg[6]
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124  3313.525 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[6]_i_13/O
                         net (fo=1, routed)           0.000  3313.525    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[6]_i_13
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.247  3313.772 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[6]_i_5/O
                         net (fo=1, routed)           1.340  3315.112    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[6]_i_5
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.298  3315.410 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000  3315.410    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X7Y29          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.495  3312.688    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y29                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000  3312.688    
                         clock uncertainty           -0.371  3312.317    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)        0.031  3312.348    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                       3312.348    
                         arrival time                       -3315.410    
  -------------------------------------------------------------------
                         slack                                 -3.062    

Slack (VIOLATED) :        -3.055ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        3.771ns  (logic 1.123ns (29.777%)  route 2.648ns (70.223%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 3312.688 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 3311.632 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.666  3311.632    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X22Y38                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDCE (Prop_fdce_C_Q)         0.456  3312.088 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[13]/Q
                         net (fo=14, routed)          1.659  3313.748    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_StackPointer_reg[13]
    SLICE_X21Y38         LUT5 (Prop_lut5_I2_O)        0.124  3313.872 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[13]_i_12/O
                         net (fo=1, routed)           0.000  3313.872    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[13]_i_12
    SLICE_X21Y38         MUXF7 (Prop_muxf7_I1_O)      0.245  3314.117 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[13]_i_5/O
                         net (fo=1, routed)           0.989  3315.105    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[13]_i_5
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.298  3315.404 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000  3315.404    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X21Y38         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.496  3312.688    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000  3312.688    
                         clock uncertainty           -0.371  3312.318    
    SLICE_X21Y38         FDRE (Setup_fdre_C_D)        0.031  3312.349    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                       3312.349    
                         arrival time                       -3315.404    
  -------------------------------------------------------------------
                         slack                                 -3.055    

Slack (VIOLATED) :        -3.039ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        3.750ns  (logic 1.185ns (31.602%)  route 2.565ns (68.398%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 3312.687 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 3311.636 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.670  3311.636    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X28Y37                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y37         FDCE (Prop_fdce_C_Q)         0.518  3312.154 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/PC_reg[15]/Q
                         net (fo=7, routed)           1.426  3313.580    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_PC_reg[15]
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.124  3313.704 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[15]_i_12/O
                         net (fo=1, routed)           0.000  3313.704    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[15]_i_12
    SLICE_X29Y36         MUXF7 (Prop_muxf7_I1_O)      0.245  3313.949 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[15]_i_5/O
                         net (fo=1, routed)           1.139  3315.088    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[15]_i_5
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.298  3315.386 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000  3315.386    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X31Y36         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.494  3312.687    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000  3312.687    
                         clock uncertainty           -0.371  3312.316    
    SLICE_X31Y36         FDRE (Setup_fdre_C_D)        0.031  3312.347    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                       3312.347    
                         arrival time                       -3315.386    
  -------------------------------------------------------------------
                         slack                                 -3.039    

Slack (VIOLATED) :        -3.023ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        3.781ns  (logic 1.153ns (30.493%)  route 2.628ns (69.507%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 3312.688 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.673ns = ( 3311.639 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.673  3311.639    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X8Y33                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.518  3312.157 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/state_machine_onehot_reg[4]/Q
                         net (fo=6, routed)           1.060  3313.217    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_state_machine_onehot_reg[4]
    SLICE_X7Y34          LUT4 (Prop_lut4_I2_O)        0.124  3313.341 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[4]_i_10/O
                         net (fo=1, routed)           0.000  3313.341    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[4]_i_10
    SLICE_X7Y34          MUXF7 (Prop_muxf7_I0_O)      0.212  3313.553 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[4]_i_4/O
                         net (fo=1, routed)           1.568  3315.121    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[4]_i_4
    SLICE_X6Y31          LUT6 (Prop_lut6_I3_O)        0.299  3315.420 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000  3315.420    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X6Y31          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.496  3312.688    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y31                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000  3312.688    
                         clock uncertainty           -0.371  3312.318    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)        0.079  3312.397    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                       3312.397    
                         arrival time                       -3315.420    
  -------------------------------------------------------------------
                         slack                                 -3.023    

Slack (VIOLATED) :        -2.981ns  (required time - arrival time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_fpga_0 rise@3310.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@3309.966ns)
  Data Path Delay:        3.741ns  (logic 1.158ns (30.957%)  route 2.583ns (69.043%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 3312.686 - 3310.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 3311.634 - 3309.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                   3309.966  3309.966 r  
    BUFGCTRL_X0Y0        BUFG                         0.000  3309.966 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.677  3311.643    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538  3308.105 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.760  3309.865    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101  3309.966 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         1.668  3311.634    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X10Y29                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDPE (Prop_fdpe_C_Q)         0.518  3312.152 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/StackPointer_reg[8]/Q
                         net (fo=14, routed)          1.556  3313.708    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_StackPointer_reg[8]
    SLICE_X13Y27         LUT5 (Prop_lut5_I2_O)        0.124  3313.832 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[8]_i_12/O
                         net (fo=1, routed)           0.000  3313.832    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[8]_i_12
    SLICE_X13Y27         MUXF7 (Prop_muxf7_I1_O)      0.217  3314.049 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[8]_i_5/O
                         net (fo=1, routed)           1.027  3315.076    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[8]_i_5
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.299  3315.375 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000  3315.375    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X12Y27         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   3310.000  3310.000 r  
    PS7_X0Y0             PS7                          0.000  3310.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101  3311.101    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  3311.192 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        1.493  3312.686    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y27                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000  3312.686    
                         clock uncertainty           -0.371  3312.315    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)        0.079  3312.394    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                       3312.394    
                         arrival time                       -3315.375    
  -------------------------------------------------------------------
                         slack                                 -2.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.356ns (30.156%)  route 0.825ns (69.844%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.558     0.558    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X21Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[14]/Q
                         net (fo=1, routed)           0.486     1.185    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Addr_Bus[14]
    SLICE_X17Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.230 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[14]_i_11/O
                         net (fo=1, routed)           0.000     1.230    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[14]_i_11
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     1.292 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[14]_i_5/O
                         net (fo=1, routed)           0.338     1.630    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[14]_i_5
    SLICE_X17Y38         LUT6 (Prop_lut6_I5_O)        0.108     1.738 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.738    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X17Y38         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.829     1.199    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y38                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.371     1.570    
    SLICE_X17Y38         FDRE (Hold_fdre_C_D)         0.092     1.662    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Y_REG_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.359ns (30.460%)  route 0.820ns (69.540%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.556     0.556    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X9Y28                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Y_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     0.697 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Y_REG_reg[7]/Q
                         net (fo=16, routed)          0.415     1.112    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_Y_REG_reg[7]
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.045     1.157 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[7]_i_13/O
                         net (fo=1, routed)           0.000     1.157    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[7]_i_13
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I1_O)      0.065     1.222 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[7]_i_5/O
                         net (fo=1, routed)           0.405     1.626    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[7]_i_5
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.108     1.734 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.734    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X7Y29          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.823     1.193    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y29                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.371     1.564    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.092     1.656    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.296ns (25.017%)  route 0.887ns (74.983%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.561     0.561    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X26Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[20]/Q
                         net (fo=1, routed)           0.511     1.212    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Addr_Bus[20]
    SLICE_X26Y40         LUT4 (Prop_lut4_I1_O)        0.043     1.255 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[20]_i_5/O
                         net (fo=1, routed)           0.377     1.632    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[20]_i_5
    SLICE_X26Y41         LUT6 (Prop_lut6_I5_O)        0.112     1.744 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     1.744    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X26Y41         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.830     1.200    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y41                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.371     1.571    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.092     1.663    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.365ns (30.641%)  route 0.826ns (69.359%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.559     0.559    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X29Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[15]/Q
                         net (fo=1, routed)           0.443     1.143    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Addr_Bus[15]
    SLICE_X29Y36         LUT5 (Prop_lut5_I3_O)        0.045     1.188 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[15]_i_11/O
                         net (fo=1, routed)           0.000     1.188    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[15]_i_11
    SLICE_X29Y36         MUXF7 (Prop_muxf7_I0_O)      0.071     1.259 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[15]_i_5/O
                         net (fo=1, routed)           0.383     1.642    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[15]_i_5
    SLICE_X31Y36         LUT6 (Prop_lut6_I5_O)        0.108     1.750 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.750    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X31Y36         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.826     1.196    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y36                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.371     1.567    
    SLICE_X31Y36         FDRE (Hold_fdre_C_D)         0.092     1.659    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.231ns (19.335%)  route 0.964ns (80.665%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.561     0.561    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X26Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[19]/Q
                         net (fo=1, routed)           0.448     1.149    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Addr_Bus[19]
    SLICE_X26Y40         LUT4 (Prop_lut4_I1_O)        0.045     1.194 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[19]_i_5/O
                         net (fo=1, routed)           0.516     1.710    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[19]_i_5
    SLICE_X26Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     1.755    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X26Y40         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.830     1.200    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.371     1.571    
    SLICE_X26Y40         FDRE (Hold_fdre_C_D)         0.091     1.662    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Y_REG_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.369ns (30.901%)  route 0.825ns (69.099%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.556     0.556    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X7Y27                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Y_REG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.141     0.697 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Y_REG_reg[6]/Q
                         net (fo=13, routed)          0.359     1.056    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_Y_REG_reg[6]
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.045     1.101 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[6]_i_13/O
                         net (fo=1, routed)           0.000     1.101    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[6]_i_13
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.075     1.176 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[6]_i_5/O
                         net (fo=1, routed)           0.466     1.642    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[6]_i_5
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.108     1.750 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.750    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X7Y29          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.823     1.193    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y29                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.371     1.564    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.092     1.656    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.254ns (21.072%)  route 0.951ns (78.928%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.559     0.559    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X24Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[18]/Q
                         net (fo=1, routed)           0.496     1.218    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Addr_Bus[18]
    SLICE_X25Y40         LUT4 (Prop_lut4_I1_O)        0.045     1.263 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[18]_i_5/O
                         net (fo=1, routed)           0.456     1.719    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[18]_i_5
    SLICE_X25Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.764 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.764    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X25Y40         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.827     1.197    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.371     1.568    
    SLICE_X25Y40         FDRE (Hold_fdre_C_D)         0.091     1.659    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.254ns (21.001%)  route 0.955ns (78.998%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.562     0.562    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X30Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[17]/Q
                         net (fo=1, routed)           0.333     1.059    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Addr_Bus[17]
    SLICE_X31Y40         LUT4 (Prop_lut4_I1_O)        0.045     1.104 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[17]_i_5/O
                         net (fo=1, routed)           0.622     1.726    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[17]_i_5
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.771 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.771    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X31Y40         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.830     1.200    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.371     1.571    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.091     1.662    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.382ns (31.386%)  route 0.835ns (68.614%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.556     0.556    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X6Y27                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164     0.720 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/P_reg[1]/Q
                         net (fo=3, routed)           0.491     1.210    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_P_reg[1]
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.045     1.255 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[1]_i_13/O
                         net (fo=1, routed)           0.000     1.255    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[1]_i_13
    SLICE_X7Y27          MUXF7 (Prop_muxf7_I1_O)      0.065     1.320 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata_reg[1]_i_5/O
                         net (fo=1, routed)           0.345     1.665    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata_reg[1]_i_5
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.108     1.773 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X9Y27          FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.821     1.191    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y27                                                       r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.371     1.562    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.092     1.654    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Interface_Master_BD_clk_wiz_0_0  {rise@0.000ns fall@6.983ns period=13.966ns})
  Destination:            Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Interface_Master_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.231ns (18.914%)  route 0.990ns (81.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.371ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.243ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Interface_Master_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.546     0.546    Interface_Master_BD_i/clk_wiz_0/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Interface_Master_BD_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.482    -0.026    Interface_Master_BD_i/clk_wiz_0/U0/clk_out1_Interface_Master_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.000 r  Interface_Master_BD_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=297, routed)         0.558     0.558    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/clk
    SLICE_X23Y39                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/address_out_reg[16]/Q
                         net (fo=1, routed)           0.381     1.080    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/Addr_Bus[16]
    SLICE_X23Y39         LUT4 (Prop_lut4_I1_O)        0.045     1.125 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[16]_i_5/O
                         net (fo=1, routed)           0.609     1.734    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/n_0_axi_rdata[16]_i_5
    SLICE_X22Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.779 r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/HEART/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     1.779    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X22Y40         FDRE                                         r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Interface_Master_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Interface_Master_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Interface_Master_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1432, routed)        0.827     1.197    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y40                                                      r  Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.371     1.568    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.091     1.659    Interface_Master_BD_i/AXIinterfacefor65816_0/U0/AXIinterfacefor65816_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.120    





