<profile>

<section name = "Vitis HLS Report for 'top_kernel'" level="0">
<item name = "Date">Mon Jan 26 22:00:11 2026
</item>
<item name = "Version">2025.1.1 (Build 6214317 on Sep 11 2025)</item>
<item name = "Project">project_1</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.277 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">41805, 41805, 0.418 ms, 0.418 ms, 41806, 41806, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_54_3_fu_602">top_kernel_Pipeline_VITIS_LOOP_54_3, 66, 66, 0.660 us, 0.660 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7_fu_616">top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7, 4098, 4098, 40.980 us, 40.980 us, 4097, 4097, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_64_4_fu_692">top_kernel_Pipeline_VITIS_LOOP_64_4, 61, 61, 0.610 us, 0.610 us, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_96_9_fu_714">top_kernel_Pipeline_VITIS_LOOP_96_9, 66, 66, 0.660 us, 0.660 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11_fu_846">top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11, 4099, 4099, 40.990 us, 40.990 us, 4097, 4097, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_49_2">33536, 33536, 131, -, -, 256, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 119, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 13, 17688, 15279, -</column>
<column name="Memory">24, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, 0, 376, -</column>
<column name="Register">-, -, 56, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">5, 3, 12, 22, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11_fu_846">top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11, 0, 8, 250, 1195, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_54_3_fu_602">top_kernel_Pipeline_VITIS_LOOP_54_3, 0, 0, 36, 213, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_64_4_fu_692">top_kernel_Pipeline_VITIS_LOOP_64_4, 0, 0, 14176, 11180, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7_fu_616">top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7, 0, 0, 1574, 2119, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_96_9_fu_714">top_kernel_Pipeline_VITIS_LOOP_96_9, 0, 5, 1652, 572, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U">top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W, 6, 0, 0, 0, 4096, 24, 1, 98304</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U">top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W, 6, 0, 0, 0, 4096, 24, 1, 98304</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U">top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W, 6, 0, 0, 0, 4096, 24, 1, 98304</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U">top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W, 6, 0, 0, 0, 4096, 24, 1, 98304</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln49_fu_944_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln61_fu_967_p2">+, 0, 0, 32, 25, 17</column>
<column name="and_ln61_fu_999_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln49_fu_938_p2">icmp, 0, 0, 17, 9, 10</column>
<column name="denom_1_fu_1019_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln61_fu_1011_p3">select, 0, 0, 24, 1, 23</column>
<column name="xor_ln61_1_fu_1005_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln61_fu_993_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_0_address0">14, 3, 12, 36</column>
<column name="A_0_ce0">14, 3, 1, 3</column>
<column name="A_1_address0">14, 3, 12, 36</column>
<column name="A_1_ce0">14, 3, 1, 3</column>
<column name="A_2_address0">14, 3, 12, 36</column>
<column name="A_2_ce0">14, 3, 1, 3</column>
<column name="A_3_address0">14, 3, 12, 36</column>
<column name="A_3_ce0">14, 3, 1, 3</column>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="i_fu_82">9, 2, 9, 18</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0">20, 4, 12, 48</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0">20, 4, 1, 4</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0">20, 4, 12, 48</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0">20, 4, 1, 4</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0">20, 4, 12, 48</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0">20, 4, 1, 4</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0">9, 2, 1, 2</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0">20, 4, 12, 48</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0">20, 4, 1, 4</column>
<column name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="denom_1_reg_2330">24, 0, 24, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11_fu_846_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_54_3_fu_602_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_64_4_fu_692_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7_fu_616_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_top_kernel_Pipeline_VITIS_LOOP_96_9_fu_714_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_82">9, 0, 9, 0</column>
<column name="trunc_ln49_reg_2324">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top_kernel, return value</column>
<column name="A_0_address0">out, 12, ap_memory, A_0, array</column>
<column name="A_0_ce0">out, 1, ap_memory, A_0, array</column>
<column name="A_0_q0">in, 24, ap_memory, A_0, array</column>
<column name="A_1_address0">out, 12, ap_memory, A_1, array</column>
<column name="A_1_ce0">out, 1, ap_memory, A_1, array</column>
<column name="A_1_q0">in, 24, ap_memory, A_1, array</column>
<column name="A_2_address0">out, 12, ap_memory, A_2, array</column>
<column name="A_2_ce0">out, 1, ap_memory, A_2, array</column>
<column name="A_2_q0">in, 24, ap_memory, A_2, array</column>
<column name="A_3_address0">out, 12, ap_memory, A_3, array</column>
<column name="A_3_ce0">out, 1, ap_memory, A_3, array</column>
<column name="A_3_q0">in, 24, ap_memory, A_3, array</column>
<column name="C_0_address0">out, 12, ap_memory, C_0, array</column>
<column name="C_0_ce0">out, 1, ap_memory, C_0, array</column>
<column name="C_0_we0">out, 1, ap_memory, C_0, array</column>
<column name="C_0_d0">out, 24, ap_memory, C_0, array</column>
<column name="C_1_address0">out, 12, ap_memory, C_1, array</column>
<column name="C_1_ce0">out, 1, ap_memory, C_1, array</column>
<column name="C_1_we0">out, 1, ap_memory, C_1, array</column>
<column name="C_1_d0">out, 24, ap_memory, C_1, array</column>
<column name="C_2_address0">out, 12, ap_memory, C_2, array</column>
<column name="C_2_ce0">out, 1, ap_memory, C_2, array</column>
<column name="C_2_we0">out, 1, ap_memory, C_2, array</column>
<column name="C_2_d0">out, 24, ap_memory, C_2, array</column>
<column name="C_3_address0">out, 12, ap_memory, C_3, array</column>
<column name="C_3_ce0">out, 1, ap_memory, C_3, array</column>
<column name="C_3_we0">out, 1, ap_memory, C_3, array</column>
<column name="C_3_d0">out, 24, ap_memory, C_3, array</column>
</table>
</item>
</section>
</profile>
