timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_34365194_X4_Y1_1677844197_1677844198 PMOS_S_34365194_X4_Y1_1677844197_1677844198_0 -1 0 1032 0 1 1512
use NMOS_S_73579002_X4_Y1_1677844196_1677844198 NMOS_S_73579002_X4_Y1_1677844196_1677844198_0 -1 0 1032 0 -1 1512
node "m1_484_1400#" 1 149.83 484 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_570_560#" 5 845.119 570 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_484_1400#" "m1_570_560#" 88.5206
cap "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_230_462#" "NMOS_S_73579002_X4_Y1_1677844196_1677844198_0/a_147_462#" -3.00832
cap "NMOS_S_73579002_X4_Y1_1677844196_1677844198_0/a_147_462#" "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" 56.075
cap "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_230_462#" 70.127
cap "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" 13.4625
cap "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "NMOS_S_73579002_X4_Y1_1677844196_1677844198_0/a_147_462#" 348.348
cap "NMOS_S_73579002_X4_Y1_1677844196_1677844198_0/a_147_462#" "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" 1.19191
cap "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_230_462#" 24.3273
cap "NMOS_S_73579002_X4_Y1_1677844196_1677844198_0/a_147_462#" "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" 63.9099
cap "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/w_0_0#" "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" 383.338
cap "NMOS_S_73579002_X4_Y1_1677844196_1677844198_0/a_147_462#" "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_230_462#" 2.18649
cap "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_230_462#" 136.769
merge "NMOS_S_73579002_X4_Y1_1677844196_1677844198_0/a_147_462#" "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/VSUBS" "VSUBS"
merge "NMOS_S_73579002_X4_Y1_1677844196_1677844198_0/a_200_252#" "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" -693.581 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_200_252#" "m1_570_560#"
merge "NMOS_S_73579002_X4_Y1_1677844196_1677844198_0/a_230_462#" "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_230_462#" -380.608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_34365194_X4_Y1_1677844197_1677844198_0/a_230_462#" "m1_484_1400#"
