Add RiscV to supported architectures
