# VHDL

1. [design-philosophy](1-design-philosophy.md)
2. [entities-and-architecture](2-entities-and-architecture.md)
3. [IEEE-library-and-std-logic](3-IEEE-library-and-std-logic.md)
4. [User-defined-types](4-User-defined-types.md)
5. [operators](5-operators.md)
6. [attributes](6-attributes.md)
7. [hierarchical-design](7-hierarchical-design.md)
8. [special-port-mapping](8-special-port-mapping.md)
9. [constants-and-generics](9-constants-and-generics.md)
10. [process-transactions-events](10-process-transactions-events.md)
11. [Wait-statement](11-Wait-statement.md)
12. [mux-vhdl](12-mux-vhdl.md)
13. [latches](13-14-15-latches.md)
16. [Registers-in-VHDL](16-Registers-in-VHDL.md)
17. [pipelining-in-VHDL](17-pipelining-in-VHDL.md)
18. [variables-and-signals](18-variables-and-signals.md)
19. [Counters](19-Counters.md)
20. [Memories-in-VHDL](20-Memories-in-VHDL.md)
21. [fsm](21-fsm.md)
23. [loops](23-loops.md)
24. [software-testbench](24-software-testbench.md)
25. [file-io](25-file-io.md)
26. [functions](26-functions.md)
27. [procedures-and-overloading](27-procedures-and-overloading.md)
28. [configurations](28-configurations.md)
29. [Packages](29-Packages.md)
30. [good-design-practices](30-good-design-practices.md)
