// Seed: 1353364903
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2
);
  logic [-1 : 1] id_4;
  ;
  assign module_1.id_2 = 0;
  assign id_4 = id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd87
) (
    output uwire id_0,
    output tri1 id_1,
    output tri1 _id_2,
    input supply0 id_3,
    input tri id_4,
    input wand id_5,
    input uwire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6
  );
  wire id_9;
  logic [id_2 : -1] id_10;
  wire id_11;
endmodule
