
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.gen/sources_1/bd/design_1/ip/design_1_imginfile_0_0/design_1_imginfile_0_0.dcp' for cell 'design_1_i/imginfile_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1710.203 ; gain = 0.000 ; free physical = 51469 ; free virtual = 59313
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc]
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_23'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_23'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_25'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_25'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_6'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_6'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_24'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_24'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_12'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_12'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'design_1_i/imginfile_0/U0/pixel_reg_i_1'... design_1_i/imginfile_0/U0/pixel_reg_i_2 
	to bel F7BMUX. Conflicting nets for physical connection C6LUT_O6 driven by SLICE_X98Y134.C6LUT.O6: 1: design_1_i/imginfile_0/U0/pixel_reg_i_6_n_0, 2: design_1_i/imginfile_0/U0/pixel_reg_i_5_n_0 [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:127]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_8'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_8'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_5'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_5'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_10'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_10'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_1'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_1'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/pixel_reg_i_8'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/pixel_reg_i_8'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_20'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_20'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_2'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_2'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_26'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_26'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_7'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:234]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:234]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_7'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:235]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:235]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_3'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:260]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:260]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_3'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_4'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_4'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:263]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:263]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_9'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/imginfile_0/U0/data_valid_INST_0_i_9'. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/constrs_1/new/long_wire.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1918.789 ; gain = 0.000 ; free physical = 51368 ; free virtual = 59213
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 34 Warnings, 35 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1918.789 ; gain = 510.902 ; free physical = 51368 ; free virtual = 59213
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.57 . Memory (MB): peak = 1922.527 ; gain = 3.738 ; free physical = 51358 ; free virtual = 59203

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b4db2ba8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2321.379 ; gain = 398.852 ; free physical = 50981 ; free virtual = 58826

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10473a8bb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2600.270 ; gain = 0.000 ; free physical = 50734 ; free virtual = 58579
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 24 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10473a8bb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2600.270 ; gain = 0.000 ; free physical = 50734 ; free virtual = 58579
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 172129e1d

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2600.270 ; gain = 0.000 ; free physical = 50733 ; free virtual = 58578
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/imginfile_0/U0/data_valid_BUFG_inst to drive 37 load(s) on clock net design_1_i/imginfile_0/U0/data_valid_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/imginfile_0/U0/send.n_line_reg[31]_i_2_n_0_BUFG_inst to drive 32 load(s) on clock net design_1_i/imginfile_0/U0/send.n_line_reg[31]_i_2_n_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 106525818

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2632.285 ; gain = 32.016 ; free physical = 50732 ; free virtual = 58577
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 106525818

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2632.285 ; gain = 32.016 ; free physical = 50732 ; free virtual = 58577
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 106525818

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2632.285 ; gain = 32.016 ; free physical = 50733 ; free virtual = 58577
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              24  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               3  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2632.285 ; gain = 0.000 ; free physical = 50732 ; free virtual = 58577
Ending Logic Optimization Task | Checksum: 13b6ddcad

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2632.285 ; gain = 32.016 ; free physical = 50732 ; free virtual = 58577

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13b6ddcad

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2632.285 ; gain = 0.000 ; free physical = 50732 ; free virtual = 58577

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13b6ddcad

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.285 ; gain = 0.000 ; free physical = 50732 ; free virtual = 58577

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.285 ; gain = 0.000 ; free physical = 50732 ; free virtual = 58577
Ending Netlist Obfuscation Task | Checksum: 13b6ddcad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.285 ; gain = 0.000 ; free physical = 50732 ; free virtual = 58577
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 34 Warnings, 35 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2632.285 ; gain = 713.496 ; free physical = 50732 ; free virtual = 58577
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2680.309 ; gain = 40.020 ; free physical = 50723 ; free virtual = 58570
INFO: [Common 17-1381] The checkpoint '/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50711 ; free virtual = 58557
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fc0ef6cf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50711 ; free virtual = 58557
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50711 ; free virtual = 58557

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10009b7cb

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50704 ; free virtual = 58550

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14544dd16

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50703 ; free virtual = 58549

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14544dd16

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50703 ; free virtual = 58549
Phase 1 Placer Initialization | Checksum: 14544dd16

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50701 ; free virtual = 58547

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14544dd16

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50701 ; free virtual = 58547

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14544dd16

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50701 ; free virtual = 58547

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14544dd16

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50701 ; free virtual = 58547

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 1d46550f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50669 ; free virtual = 58515
Phase 2 Global Placement | Checksum: 1d46550f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50669 ; free virtual = 58515

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d46550f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50669 ; free virtual = 58515

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ad93441b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50669 ; free virtual = 58515

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16d63e330

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50669 ; free virtual = 58515

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16d63e330

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50669 ; free virtual = 58515

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 201b7a938

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50666 ; free virtual = 58512

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 201b7a938

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50666 ; free virtual = 58512

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 201b7a938

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50666 ; free virtual = 58512
Phase 3 Detail Placement | Checksum: 201b7a938

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50666 ; free virtual = 58512

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 201b7a938

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50666 ; free virtual = 58512

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 201b7a938

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50668 ; free virtual = 58514

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 201b7a938

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50668 ; free virtual = 58514
Phase 4.3 Placer Reporting | Checksum: 201b7a938

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50668 ; free virtual = 58514

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50668 ; free virtual = 58514

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50668 ; free virtual = 58514
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 201b7a938

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50668 ; free virtual = 58514
Ending Placer Task | Checksum: 1a4da78ed

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50668 ; free virtual = 58514
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 35 Warnings, 35 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50689 ; free virtual = 58536
INFO: [Common 17-1381] The checkpoint '/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50681 ; free virtual = 58527
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50692 ; free virtual = 58539
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50680 ; free virtual = 58527
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 35 Warnings, 35 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2752.344 ; gain = 0.000 ; free physical = 50676 ; free virtual = 58524
INFO: [Common 17-1381] The checkpoint '/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e23e7bac ConstDB: 0 ShapeSum: c29bfd41 RouteDB: 0
Post Restoration Checksum: NetGraph: b6103f3c NumContArr: edae9edb Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1a3bede17

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2795.801 ; gain = 43.457 ; free physical = 50534 ; free virtual = 58382

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a3bede17

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2827.801 ; gain = 75.457 ; free physical = 50501 ; free virtual = 58349

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a3bede17

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2827.801 ; gain = 75.457 ; free physical = 50501 ; free virtual = 58349
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 386
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 386
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b63d59bb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2853.684 ; gain = 101.340 ; free physical = 50488 ; free virtual = 58336

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b63d59bb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2853.684 ; gain = 101.340 ; free physical = 50488 ; free virtual = 58336
Phase 3 Initial Routing | Checksum: 14ffb6cb0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2853.684 ; gain = 101.340 ; free physical = 50491 ; free virtual = 58339

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1c838e054

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2853.684 ; gain = 101.340 ; free physical = 50491 ; free virtual = 58339
Phase 4 Rip-up And Reroute | Checksum: 1c838e054

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2853.684 ; gain = 101.340 ; free physical = 50491 ; free virtual = 58339

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1c838e054

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2853.684 ; gain = 101.340 ; free physical = 50491 ; free virtual = 58339

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1c838e054

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2853.684 ; gain = 101.340 ; free physical = 50491 ; free virtual = 58339
Phase 6 Post Hold Fix | Checksum: 1c838e054

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2853.684 ; gain = 101.340 ; free physical = 50491 ; free virtual = 58339

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0411101 %
  Global Horizontal Routing Utilization  = 0.0469067 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 19.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1c838e054

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2853.684 ; gain = 101.340 ; free physical = 50490 ; free virtual = 58338

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c838e054

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2853.684 ; gain = 101.340 ; free physical = 50488 ; free virtual = 58336

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dc8f7cc1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2869.691 ; gain = 117.348 ; free physical = 50488 ; free virtual = 58336
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2869.691 ; gain = 117.348 ; free physical = 50527 ; free virtual = 58375

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 35 Warnings, 35 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2869.691 ; gain = 117.348 ; free physical = 50527 ; free virtual = 58375
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2869.691 ; gain = 0.000 ; free physical = 50523 ; free virtual = 58373
INFO: [Common 17-1381] The checkpoint '/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 36 Warnings, 35 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Mar  1 11:38:31 2023...
